<?xml version="1.0" encoding="UTF-8"?>
<device>
    <name>CC2340R5</name>
  <version>1.0</version>
  <description>CC2340R5 SimpleLink(TM) Bluetooth(R) 5.2 Low Energy Wireless MCU</description>
  <cpu>
    <name>CM0P</name>
    <revision>1.0</revision>
    <endian>other</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>true</fpuPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>FLASH_MAIN</name>
      <baseAddress>0x00000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x80000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>ROM</name>
      <baseAddress>0x0F000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x3000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>SRAM</name>
      <baseAddress>0x20000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x9000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>PMCTL</name>
      <baseAddress>0x40000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is the Power Management controller. Together with the System Controller, it controls system resets and the power states of the device.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. 
This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD7410010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register.
This register shows ULL IP availability and memory size configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>FLASHSZ</name>
              <description>[31:30] System flash availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SZ3</name>
                  <value>3</value>
                  <description>Flash size set to level 3 (Max size)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ2</name>
                  <value>2</value>
                  <description>Flash size set to level 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ1</name>
                  <value>1</value>
                  <description>Flash size set to level 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ0</name>
                  <value>0</value>
                  <description>Flash size set to level 0 (Min size)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SRAMSZ</name>
              <description>[29:28] System SRAM availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SZ3</name>
                  <value>3</value>
                  <description>SRAM size set to level 3 (Max size)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ2</name>
                  <value>2</value>
                  <description>SRAM size set to level 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ1</name>
                  <value>1</value>
                  <description>SRAM size set to level 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ0</name>
                  <value>0</value>
                  <description>SRAM size set to level 0 (Min size)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSD</name>
              <description>[27:27] TSD (thermal shutdown) IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LPCMP</name>
              <description>[26:26] LPCMP (low power comparator) IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[25:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFC000000</resetValue>
        </register>
        <register>
          <name>SHTDWN</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Shutdown Register.
This register controls SHUTDOWN mode entry.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>KEY</name>
              <description>[15:0] Setting a valid key will trigger the device to enter SHUTDOWN mode.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VALID</name>
                  <value>42405</value>
                  <description>This is the only valid key value that will trigger SHUTDOWN mode.
All other values are invalid and will have no effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SLPCTL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Sleep Control Register.
This register controls I/O pad sleep mode. When I/O pad sleep mode is enabled all I/O pad outputs and I/O pad configurations are latched. Inputs are transparent if I/O pad is configured as input.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SLPN</name>
              <description>[0:0] The boot code will set this bit field and disable sleep mode, automatically unless waking up from a SHUTDOWN RSTSTA.SDDET is set.
Application software must reconfigure the state for all IO's before setting this bit field upon waking up from a SHUTDOWN to avoid glitches on pins.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>I/O pad sleep mode is disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN</name>
                  <value>0</value>
                  <description>I/O pad sleep mode is enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WUSTA</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Wakeup Status Register
This register shows the device wakeup source. Used to distinguish between wakeup from STANDBY, SHUTDOWN and reset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <description>[1:0] This field shows the device wakeup source.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STBY</name>
                  <value>2</value>
                  <description>Wakeup from STANDBY mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RST_SHTDWN</name>
                  <value>1</value>
                  <description>Wakeup from system reset / SHUTDOWN mode. 
See RSTSTA for more status information.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>VDDRCTL</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>VDDR Control Register.
This register contains VDDR regulator settings for the device.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STBY</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PSUEDO</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SELECT</name>
              <description>[0:0] Select between GLDO and DCDC as VDDR regulator (in ACTIVE, IDLE and STANDBY mode).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DCDC</name>
                  <value>1</value>
                  <description>DCDC enabled for regulation of VDDR voltage</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GLDO</name>
                  <value>0</value>
                  <description>GLDO enabled for regulation of VDDR voltage</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOSEGSET</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VDDS3</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VDDS2</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOSEGCLR</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VDDS3</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VDDS2</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSFSET</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>[2:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG1</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG0</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSFCLR</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>[2:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG1</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG0</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSFSTA</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAG2</name>
              <description>[2:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG1</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLAG0</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RSTCTL</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Reset Control Register.
This register configures and controls system reset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFLOSS</name>
              <description>[2:2] LF clock loss reset enable.
Trigger system reset when LF clock loss is detected, which reset the entire device and causes a reboot of the system.
The system reset event is captured as RSTSTA.RESETSRC set to SYSRESET and RSTSTA.SYSSRC set to LFLOSSEV.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ARMED</name>
                  <value>1</value>
                  <description>LF clock loss detection will trigger a system reset.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISARMED</name>
                  <value>0</value>
                  <description>LF clock loss detection will not trigger a system reset.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSDEN</name>
              <description>[1:1] TSD (Thermal Shutdown) enable.  
TSD will trigger an immediate system reset, which reset the entire device and causes a reboot of the system.
The device will be in reset until released by the TSD IP.
The system reset event is captured as RSTSTA.TSDEV flag set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Temperature shutdown comparator enable. 
Note: If TSD IP not present, see DESCEX.TSD, enable will have no effect.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSRST</name>
              <description>[0:0] Trigger system reset, which will reset the entire device and causes a reboot of the system.
The system reset event is captured as RSTSTA.RESETSRC set to SYSRESET and RSTSTA.SYSSRC set to SYSRSTEV.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Trigger a system reset.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RSTSTA</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Reset Status. 
This register contains the reset source and SHUTDOWN wakeup source for the system.
Check WUSTA.SRC first to ensure that wakeup from STANDBY is not set.
The capture feature is not rearmed until all of the possible reset sources have been released and the result has been copied to this register. 
During the copy and rearm process it is one 24MHz period in which an eventual new system reset will be reported as Power on reset regardless of the root cause.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SDDET</name>
              <description>[17:17] Wakeup from SHUTDOWN flag.
Note: This flag will be cleared when SLPCTL.SLPN is asserted.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>Wakeup from SHUTDOWN mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_TRIG</name>
                  <value>0</value>
                  <description>Wakeup from SHUTDOWN mode not triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOWUSD</name>
              <description>[16:16] Wakeup from SHUTDOWN on an I/O event flag.
Note: This flag will be cleared when SLPCTL.SLPN is asserted.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>Wakeup from SHUTDOWN triggered by an I/O event.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_TRIG</name>
                  <value>0</value>
                  <description>Wakeup from SHUTDOWN not triggered by an I/O event.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[15:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSSRC</name>
              <description>[7:4] Shows which reset event that triggered SYSRESET in RESETSRC</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DERREV</name>
                  <value>15</value>
                  <description>Digital Error reset event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AERREV</name>
                  <value>14</value>
                  <description>Analog Error reset event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AFSMEV</name>
                  <value>6</value>
                  <description>Analog FSM timeout event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SWDRSTEV</name>
                  <value>5</value>
                  <description>Serial Wire Debug reset event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSRSTEV</name>
                  <value>4</value>
                  <description>System reset event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDTEV</name>
                  <value>3</value>
                  <description>Watchdog timeout event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKUPEV</name>
                  <value>2</value>
                  <description>CPU LOCKUP event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPURSTEV</name>
                  <value>1</value>
                  <description>CPU reset event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFLOSSEV</name>
                  <value>0</value>
                  <description>LF clock loss event</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSDEV</name>
              <description>[3:3] System reset triggered by TSD event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>System reset triggered by TSD event</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_TRIG</name>
                  <value>0</value>
                  <description>TSD event not triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESETSRC</name>
              <description>[2:0] Shows the root cause of the last system reset. More than one reported reset source can have been active during the last system reset, but only the root cause is reported.
If reset cause is SYSRESET or PINRESET, the other reset flags must be read to determine actual root cause.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSRESET</name>
                  <value>6</value>
                  <description>Digital system reset. Actual root cause is given by SYSSRC.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDRLOSS</name>
                  <value>4</value>
                  <description>Brown out detect on VDDR</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDSLOSS</name>
                  <value>2</value>
                  <description>Brown out detect on VDDS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PINRESET</name>
                  <value>1</value>
                  <description>Reset pin. TSD will also trigger a pin reset, so actual root cause is given by TSDEV reset flag status.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWRON</name>
                  <value>0</value>
                  <description>Power on reset</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BOOTSTA</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAG</name>
              <description>[7:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>APP_FAULT_HANDLER</name>
                  <value>255</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APP_FAIL_APPTRANSFER</name>
                  <value>254</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APP_FAIL_NOAPP</name>
                  <value>253</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APP_WAITLOOP_DBGPROBE</name>
                  <value>193</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE_APP</name>
                  <value>192</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_FAULT_HANDLER</name>
                  <value>191</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_FAIL_APPTRANSFER</name>
                  <value>190</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_FAIL_EXECUTION_CONTEXT</name>
                  <value>189</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_CMD_PROCESSING</name>
                  <value>188</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_CMD_IDLE</name>
                  <value>187</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_STARTED</name>
                  <value>186</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BLDR_WAITLOOP_DBGPROBE</name>
                  <value>129</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE_BLDR</name>
                  <value>128</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_FAULT_HANDLER</name>
                  <value>63</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_FAIL_SRAM_REPAIR</name>
                  <value>62</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_WAITLOOP_DBGPROBE</name>
                  <value>56</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_EXITED_SACI</name>
                  <value>55</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_WAIT_SWD_DISCONNECT</name>
                  <value>54</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_ENTERED_SACI</name>
                  <value>32</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_GENERAL_TRIMS</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_SRAM_REP_DONE</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_COLD_BOOT</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOOT_RESET</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AONRSTA1</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>AON Register Status 1.
This register contains the general purpose AON flags for SW, and is updated through AONRSET1.FLAG and AONRCLR1.FLAG.
The register is only reset on a POR event.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAG</name>
              <description>[17:0] State of the AON register flags</description>
              <bitWidth>18</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALL_SET</name>
                  <value>262143</value>
                  <description>All flags set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ALL_CLR</name>
                  <value>0</value>
                  <description>All flags cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AONRSET1</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>AON Register Set 1.
This register sets the AON flags that can be read through AONRSTA1.FLAG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG</name>
              <description>[17:0] Write 1 to set AONRSTA1.FLAG</description>
              <bitWidth>18</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALL_SET</name>
                  <value>262143</value>
                  <description>Set all flags</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No flags changed status</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AONRCLR1</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>AON Register Clear 1.
This register clears the AON flags that can be read through AONRSTA1.FLAG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FLAG</name>
              <description>[17:0] Write 1 to clear AONRSTA1.FLAG</description>
              <bitWidth>18</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALL_CLR</name>
                  <value>262143</value>
                  <description>Clear all flags</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No flags changed status</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DELTA</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Delta Time Register.
This register contains the measured delta time during wakeup from STANDBY mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SLWP</name>
              <description>[31:30] Slow part.
States which of HFXT ready or SW ready that completed first during wakeup from STANDBY mode.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID3</name>
                  <value>3</value>
                  <description>No valid measurement available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HFXT</name>
                  <value>2</value>
                  <description>HFXT ready set after SW ready (SWSTMP.SWRDY)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SVT</name>
                  <value>1</value>
                  <description>HFXT ready set before SW ready (SWSTMP.SWRDY)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVALID0</name>
                  <value>0</value>
                  <description>No valid measurement available</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED12</name>
              <description>[29:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TIME</name>
              <description>[11:0] Delta time.
Measured time in us between SWSTMP.SWRDY and HFXT ready. 
This is a always a positive number, and SLWP is used to determine which event occurred first.
Measurement is enabled when PREPUCTL.WUTIMEN is set.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WUTIME</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>WakeUp Time Register
This register contains the measured wakeup times from STANDBY mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIGWU</name>
              <description>[23:16] Digital wakeup time. 
Gives the time (in us) from HFSOC is running until CPU execution starts.
Measurement is enabled when PREPUCTL.WUTIMEN is set.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[15:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTWU</name>
              <description>[7:0] HFXT wakeup time
Gives the time (in us) from HFSOC is running until HFXT auto enable is triggered.
Measurement is enabled when PREPUCTL.WUTIMEN is set.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREPUCTL</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Pre Power-Up Control Register.
This register contains settings and control for pre-powerup, STANDBY and wakeup measurements.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>PREPUEN</name>
              <description>[31:31] Pre PowerUp Enable.
When PREPUEN is set the device will start the wakeup process in advance of the RTC wakeup event.
This to start HFXT settling earlier, so that HFXT can be ready when SW is ready.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable pre-powerup</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable pre-powerup</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WUTIMEN</name>
              <description>[30:30] Wakeup time measurement enable.
When set will enable WUTIME.DIGWU,  WUTIME.HFXTWU and DELTA.TIME time measurements.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable wakeup time measurement</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable wakeup time measurement</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[29:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CONS</name>
              <description>[15:8] Conservative pre-wakeup time.
When PREPUEN is set the device will start the wakeup process in advance of the RTC wakeup event.
This field will give the conservative time in advance of a RTC event. Conservative value is used if a temperature change has been detected since STANDBY mode was entered.
The time unit for the value is 8us.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>254</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NOM</name>
              <description>[7:0] Nominal pre-wakeup time.
When PREPUEN is set the device will start the wakeup process in advance of the RTC wakeup event.
This field will give the nominal time in advance of a RTC event. Nominal value is used if no temperature change has been detected since STANDBY mode was entered.
The time unit for the value is 8us.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>254</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SWSTMP</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>SW Time Stamp Register.
This register is used to set the SW time stamp for the delta time measurement.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SWRDY</name>
              <description>[0:0] SW ready 
Set by SW to indicate when SW is ready. Used to measure DELTA.TIME and DELTA.SLWP.
This bit is auto-cleared by HW.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set SW ready time stamp</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ETPP</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG0</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>RETCFG1</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG2</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[2:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x2</resetValue>
        </register>
        <register>
          <name>RETCFG3</name>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG4</name>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG5</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG6</name>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RETCFG7</name>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CKMD</name>
      <baseAddress>0x40001000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Clock Controller</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register.

This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.
0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)

NOTE: This IP does not have DTB as part of the Standard IP MMRs. It uses DTBCTL instead.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[11:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x9B4B1000</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask.

This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Raw interrupt status.

This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status.

This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Interrupt set register.

This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG.Q1CAP, HFXTTARG.Q2CAP and HFXTTARG.IREF or HFXTDYN.Q1CAP, HFXTDYN.Q2CAP and HFXTDYN.IREF are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Interrupt clear register.

This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register.

Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register.

Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICK</name>
              <description>[17:17] 32kHz TICK to RTC and WDT.

Either derived from selected LFCLK or generated from CLKULL in absence of LFCLK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFGEARRSTRT</name>
              <description>[16:16] LFINC filter gearing restart.

Indicates that the LFINC filter restarted gearing. Subsequent LFINC estimates may have higher variation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPSETTLED</name>
              <description>[15:15] HFXT Amplitude compensation - settled

Indicates that the amplitude compensation FSM has reached the SETTLED or TCXOMODE state,
and the controls configured in HFXTTARG or HFXTDYN are reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>AMPCTRLATTARG</name>
              <description>[14:14] HFXT Amplitude compensation - controls at target

Indicates that the control values configured in HFXTTARG or HFXTDYN are reached.
Applies to Q1CAP, Q2CAP and IREF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PRELFEDGE</name>
              <description>[13:13] Pre-LF clock edge detect.

Indicates that a positive edge occured on the selected pre-LF clock LFCLKSEL.PRE.
Can be used by software to confirm that a LF clock source is running and within the expected frequency,
before selecting it as the main LF clock source.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKLOSS</name>
              <description>[12:12] LF clock is lost.

Indicates that no LF clock edge occured for ~49us (~1.6 times nominal period).
The system will automatically fall-back to generating LFTICK based on CLKULL,
to avoid timing corruption.
Note that this signal is NOT related to the analog LF clock-loss detector which can reset the device during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKOOR</name>
              <description>[11:11] LF clock period out-of-range.

Indicates that a LF clock period was measured to be out-of-range,
according to LFQUALCTL.MAXERR.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFCLKGOOD</name>
              <description>[10:10] LF clock good.

Indicates that the LF clock is good, according to the configuration in LFQUALCTL.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>LFINCUPD</name>
              <description>[9:9] LFINC updated.

Indicates that a new LFINC measurement value is available in LFCLKSTAT.LFINC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TDCDONE</name>
              <description>[8:8] TDC done event.

Indicates that the TDC measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCPEAKUPD</name>
              <description>[7:7] HFXT-ADC PEAK measurement update event.

Indicates that the HFXT-ADC PEAK measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCBIASUPD</name>
              <description>[6:6] HFXT-ADC BIAS measurement update event.

Indicates that the HFXT-ADC BIAS measurement is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ADCCOMPUPD</name>
              <description>[5:5] HFXT-ADC comparison update event.

Indicates that the HFXT-ADC comparison is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFOOR</name>
              <description>[4:4] Out-of-range indication from the tracking loop.

Indicates that the selected reference clock frequency of the tracking loop is out-of-range.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TRACKREFLOSS</name>
              <description>[3:3] Clock loss indication from the tracking loop.

Indicates that the selected reference clock of the tracking loop is lost.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTAMPGOOD</name>
              <description>[2:2] HFXT amplitude good indication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTFAULT</name>
              <description>[1:1] HFXT fault indication.

Indicates that HFXT did not start correctly, or its frequency is too low.
HFXT will not recover from this fault and has to be restarted.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HFXTGOOD</name>
              <description>[0:0] HFXT good indication.

Indicates that HFXT started correctly. The frequency is not necessarily good enough for radio operation.
This is only a one-time check at HFXT startup.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>HFXTCTL</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>High frequency crystal control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>QUALDLY</name>
              <description>[19:8] Skip potentially unstable clock cycles after enabling HFXT.
Number of cycles skipped is 8*QUALDLY.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TCXOMODE</name>
              <description>[7:7] Temperature compensated crystal oscillator mode.

Set this bit if a TXCO is connected.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TCXOTYPE</name>
              <description>[6:6] Type of temperature compensated crystal used.

Only has effect if TCXOMODE is set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CMOS</name>
                  <value>1</value>
                  <description>Use with CMOS TCXO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLIPPEDSINE</name>
                  <value>0</value>
                  <description>Use with clipped-sine TCXO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[5:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AUTOEN</name>
              <description>[2:2] Automatic HFXT enable.

If this bit is set, EN will automatically be set at wakeup or before (using pre-wake mechanism in PMCTL).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HPBUFEN</name>
              <description>[1:1] High performance clock buffer enable.

This bit controls the clock output for the RF PLL.
It is required for radio operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] HFXT enable.

Setting this bit will enable HFXT. It will automatically be cleared upon STANDBY entry.
If AUTOEN is set, this bit will be set automatically on wakeup or before (pre-wake mechanism in PMCTL).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFOSCCTL</name>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <description>Low frequency oscillator control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] LFOSC enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFXTCTL</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>Low frequency crystal control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED15</name>
              <description>[31:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>17</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LEAKCOMP</name>
              <description>[14:13] Leakage compensation control</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>3</value>
                  <description>No leakage compensation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF</name>
                  <value>1</value>
                  <description>Half leakage compensation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0</value>
                  <description>Full leakage compensation</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUFBIAS</name>
              <description>[12:12] Control the BIAS current of the input amp in LP buffer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>1</value>
                  <description>Maximum bias current: 50nA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum bias current: 25nA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AMPBIAS</name>
              <description>[11:8] Adjust current mirror ratio into oscillator core. This value is depending on crystal and is set by FW. This field uses a 2's complement encoding.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BIASBOOST</name>
              <description>[7:6] Boost oscillator amplitude

This value depends on the crystal and needs to be configured by Firmware.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>REGBIAS</name>
              <description>[5:4] Regulation loop bias resistor value

This value depends on the crystal and needs to be configured by Firmware.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HPBUFEN</name>
              <description>[2:2] Control the buffer used. In normal operation, low-power buffer is used in all device modes. The high-performance buffer is only used for test purposes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AMPREGEN</name>
              <description>[1:1] Amplitude regulation loop enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] LFXT enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFQUALCTL</name>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <description>Low frequency clock qualification control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAXERR</name>
              <description>[13:8] Maximum LFCLK period error.

Value given in microseconds, 3 integer bits + 3 fractional bits.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CONSEC</name>
              <description>[7:0] Number of consecutive times the LFCLK period error has to be 
smaller than MAXERR to be considered "good".
Setting this value to 0 will bypass clock qualification,
and the "good" indicator will always be 1.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x2064</resetValue>
        </register>
        <register>
          <name>LFINCCTL</name>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <description>Low frequency time increment control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>PREVENTSTBY</name>
              <description>[31:31] Controls if the LFINC filter prevents STANBY entry until settled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <value>1</value>
                  <description>Enable. Prevent STANDBY entry.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Disable. Do not prevent STANDBY entry.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED30</name>
              <description>[30:30] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[29:8] Integral part of the LFINC filter.

This value is updated by Hardware to reflect the current state of the filter.
It can also be written to change the current state.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>STOPGEAR</name>
              <description>[7:7] Controls the final gear of the LFINC filter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Highest final gear. Best dynamic frequency tracking, but higher variation in filter value.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Lowest final gear. Best settling, but less dynamic frequency tracking.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERRTHR</name>
              <description>[6:5] Controls the threshold for gearing restart of the LFINC filter.

Only effective if GEARRSTRT is not ONETHR or TWOTHR.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SMALL</name>
                  <value>3</value>
                  <description>Restart gearing on small error. Potentially more false restarts, faster response on small frequency shifts.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIDSMALL</name>
                  <value>2</value>
                  <description>Middle value towards SMALL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIDLARGE</name>
                  <value>1</value>
                  <description>Middle value towards LARGE.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LARGE</name>
                  <value>0</value>
                  <description>Restart gearing on large error. Fewer false restarts, slower response on small frequency shifts.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEARRSTRT</name>
              <description>[4:3] Controls gearing restart of the LFINC filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TWOTHR</name>
                  <value>2</value>
                  <description>Restart gearing when the error accumulator crosses the threshold twice in a row.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONETHR</name>
                  <value>1</value>
                  <description>Restart gearing when the error accumulator crosses the threshold once.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NEVER</name>
                  <value>0</value>
                  <description>Never restart gearing. Very stable filter value, but very slow response on frequency changes.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOFTRSTRT</name>
              <description>[2:2] Use a higher gear after re-enabling / wakeup.

The filter will require 16-24 LFCLK periods to settle (depending on STOPGEAR), but may respond faster to frequency changes during STANDBY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <value>1</value>
                  <description>Use soft gearing restarts</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Don't use soft gearing restarts</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x9E848014</resetValue>
        </register>
        <register>
          <name>LFINCOVR</name>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <description>Low frequency time increment override control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>OVERRIDE</name>
              <description>[31:31] Override LF increment

Use the value provided in LFINC instead of the value calculated by Hardware.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[30:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFINC</name>
              <description>[21:0] LF increment value

This value is used when OVERRIDE is set to 1.
Otherwise the value is calculated automatically.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>HFTRACKCTL</name>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <description>High frequency tracking loop control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>EN</name>
              <description>[31:31] Enable tracking loop.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DSMBYP</name>
              <description>[30:30] Bypass Delta-Sigma-Modulation of fine trim.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED28</name>
              <description>[29:28] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REFCLK</name>
              <description>[27:26] Select the reference clock for the tracking loop.
Change only while the tracking loop is disabled.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPI</name>
                  <value>2</value>
                  <description>Select GPI as reference clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRF</name>
                  <value>1</value>
                  <description>Select LRF reference clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HFXT</name>
                  <value>0</value>
                  <description>Select HFXT as reference clock.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RATIO</name>
              <description>[25:0] Reference clock ratio.

RATIO = 24MHz / (2*reference-frequency) * 2^24
Commonly used reference clock frequencies are provided as enumerations.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REF4M</name>
                  <value>50331648</value>
                  <description>Use for 4MHz reference clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REF8M</name>
                  <value>25165824</value>
                  <description>Use for 8MHz reference clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REF48M</name>
                  <value>4194304</value>
                  <description>Use for 48MHz reference clock</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x400000</resetValue>
        </register>
        <register>
          <name>NABIASCTL</name>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <description>Nanoamp-bias control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Enable nanoamp-bias</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFMONCTL</name>
          <addressOffset>0xb0</addressOffset>
          <size>32</size>
          <description>Low-frequency clock-monitor control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Enable LFMONITOR.
Enable only after a LF clock source has been selected, enabled and is stable.
If LFMONITOR detects a clock loss, the system will be reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFCLKSEL</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>Low frequency clock selection</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRE</name>
              <description>[3:2] Select low frequency clock source for the PRELFCLK interrupt.

Can be used by Software to confirm that the clock is running and it's frequency is good, before selecting it in MAIN.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXTLF</name>
                  <value>3</value>
                  <description>External LF clock through GPI.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFXT</name>
                  <value>2</value>
                  <description>Low frequency crystal oscillator</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFOSC</name>
                  <value>1</value>
                  <description>Low frequency on-chip oscillator</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>No clock. Output will be tied low.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MAIN</name>
              <description>[1:0] Select the main low frequency clock source.

If running, this clock will be used to generate LFTICK and as CLKULL during STANDBY.
If not running, LFTICK will be generated from HFOSC and STANDBY entry will be prevented.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXTLF</name>
                  <value>3</value>
                  <description>External LF clock through GPI.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFXT</name>
                  <value>2</value>
                  <description>Low frequency crystal oscillator</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFOSC</name>
                  <value>1</value>
                  <description>Low frequency on-chip oscillator</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAKE</name>
                  <value>0</value>
                  <description>No LF clock selected. LFTICK will be generated from HFOSC, STANDBY entry will be prevented.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ADCCLKSEL</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>ADC clock selection</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <description>[1:0] Select ADC clock source

Change only while ADC is disabled.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HFXT</name>
                  <value>1</value>
                  <description>48MHz HFXT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLKSVT</name>
                  <value>0</value>
                  <description>48MHz CLKSVT</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LFCLKSTAT</name>
          <addressOffset>0xe0</addressOffset>
          <size>32</size>
          <description>Low-frequency clock status</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>GOOD</name>
              <description>[31:31] Low frequency clock good

Note: This is only a coarse frequency check based on LFQUALCTL. The clock may not be accurate enough for timing purposes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED26</name>
              <description>[30:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLTSETTLED</name>
              <description>[25:25] LFINC filter is running and settled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LFTICKSRC</name>
              <description>[24:24] Source of LFTICK.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FAKE</name>
                  <value>1</value>
                  <description>LFTICK generated from CLKULL (LFCLK not available)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LFCLK</name>
                  <value>0</value>
                  <description>LFTICK generated from the selected LFCLK</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LFINCSRC</name>
              <description>[23:22] Source of LFINC used by the RTC.

This value depends on LFINCOVR.OVERRIDE, LF clock availability, HF tracking loop status and the device state (ACTIVE/STANDBY).</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FAKE</name>
                  <value>3</value>
                  <description>Using FAKE LFTICKs with corresponding LFINC value.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERRIDE</name>
                  <value>2</value>
                  <description>Using override value from LFINCOVR.LFINC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVG</name>
                  <value>1</value>
                  <description>Using filtered / average value.
This value is updated by hardware and can be read and updated in LFINCCTL.INT.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEAS</name>
                  <value>0</value>
                  <description>Using measured value.
This value is updated by hardware and can be read from LFINC.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LFINC</name>
              <description>[21:0] Measured value of LFINC.

Given in microseconds with 16 fractional bits.
This value is calculated by Hardware.
It is the LFCLK period according to CLKULL cycles.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>HFXTSTAT</name>
          <addressOffset>0xe4</addressOffset>
          <size>32</size>
          <description>HFXT status information</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STARTUPTIME</name>
              <description>[30:16] HFXT startup time

Can be used by software to plan starting HFXT ahead in time.
Measured whenever HFXT is enabled in CLKULL periods (24MHz), from HFXTCTL.EN until the clock is good for radio operation (amplitude compensation is settled).</description>
              <bitWidth>15</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[15:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[1:1] HFXT clock fault

Indicates a lower than expected HFXT frequency.
HFXT will not recover from this fault, disabling and re-enabling HFXT is required.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>GOOD</name>
              <description>[0:0] HFXT clock available.

The frequency is not necessarily good enough for radio operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TRACKSTAT</name>
          <addressOffset>0xec</addressOffset>
          <size>32</size>
          <description>HFOSC tracking loop status information</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>LOOPERRVLD</name>
              <description>[31:31] Current HFOSC tracking error valid

This bit is one if the tracking loop is running and the error value is valid.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED30</name>
              <description>[30:30] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOOPERR</name>
              <description>[29:16] Current HFOSC tracking error</description>
              <bitWidth>14</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[15:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FINETRIM</name>
              <description>[12:0] Current HFOSC Fine-trim value

This field uses the internal fractional representation (sign, 4 integer bits, 8 fractional bits).
The actual trim value applied to the oscillator is delta-sigma modulated 5 bits non-signed
(inverted sign bit + integer bits).</description>
              <bitWidth>13</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AMPSTAT</name>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <description>HFXT Amplitude Compensation Status</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STATE</name>
              <description>[28:25] Current AMPCOMP FSM state.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SETTLED</name>
                  <value>15</value>
                  <description>Settled state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDATEUP</name>
                  <value>14</value>
                  <description>Amplitude up correction</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXCOMODE</name>
                  <value>12</value>
                  <description>TCXO settled state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHUTDN0</name>
                  <value>10</value>
                  <description>First shutdown state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INJWAIT</name>
                  <value>7</value>
                  <description>Post injection settle wait</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDATEDN</name>
                  <value>6</value>
                  <description>Amplitude down correction</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMP0</name>
                  <value>5</value>
                  <description>Initial amplitude ramping with HFXTINIT values</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMP1</name>
                  <value>4</value>
                  <description>Transition to HFXTTARG values</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INJECT</name>
                  <value>3</value>
                  <description>Injecting HFOSC for fast startup</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SHUTDN1</name>
                  <value>2</value>
                  <description>Second shutdown state</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LDOSTART</name>
                  <value>1</value>
                  <description>Starting LDO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>FSM in idle state</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDAC</name>
              <description>[24:18] Current IDAC control value.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IREF</name>
              <description>[17:14] Current IREF control value.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>Q2CAP</name>
              <description>[13:8] Current Q2CAP control value.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>Q1CAP</name>
              <description>[7:2] Current Q1CAP control value.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTRLATTARGET</name>
              <description>[1:1] HFXT control values match target values.

This applies to IREF, Q1CAP, Q2CAP values.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPGOOD</name>
              <description>[0:0] HFXT amplitude good</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBCTL</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Digital test bus mux control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED23</name>
              <description>[31:23] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DSEL2</name>
              <description>[22:18] Select data to output on DTB[15:11]</description>
              <bitWidth>5</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DSEL1</name>
              <description>[17:13] Select data to output on DTB[10:6]</description>
              <bitWidth>5</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DSEL0</name>
              <description>[12:8] Select data to output on DTB[5:1]</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKSEL</name>
              <description>[7:4] Select clock to output on DTB[0]</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Enable DTB output</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>HFXTINIT</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Initial values for HFXT ramping</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED30</name>
              <description>[31:30] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPTHR</name>
              <description>[29:23] Amplitude threshold during HFXT ramping</description>
              <bitWidth>7</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IDAC</name>
              <description>[22:16] Initial HFXT IDAC current</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IREF</name>
              <description>[15:12] Initial HFXT IREF current</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q2CAP</name>
              <description>[11:6] Initial HFXT Q2 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q1CAP</name>
              <description>[5:0] Initial HFXT Q1 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x147F8000</resetValue>
        </register>
        <register>
          <name>HFXTTARG</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Target values for HFXT ramping</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>AMPHYST</name>
              <description>[31:30] ADC hysteresis used during IDAC updates.

Every AMPCFG1.INTERVAL, IDAC will be regulated
- up as long as ADC $lt; AMPTHR
- down as long as ADC $gt; AMPTHR+AMPHYST</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AMPTHR</name>
              <description>[29:23] Minimum HFXT amplitude</description>
              <bitWidth>7</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IDAC</name>
              <description>[22:16] Minimum IDAC current</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IREF</name>
              <description>[15:12] Target HFXT IREF current</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q2CAP</name>
              <description>[11:6] Target HFXT Q2 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q1CAP</name>
              <description>[5:0] Target HFXT Q1 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x54464B6D</resetValue>
        </register>
        <register>
          <name>HFXTDYN</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>Alternative target values for HFXT configuration

Software can change these values to dynamically transition the HFXT configuration while HFXT is running.
Set SEL to select the alternative set of target values.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SEL</name>
              <description>[31:31] Select the dynamic configuration.

Amplitude ramping will always happen using the values in HFXTINIT, and HFXTTARG.
Afterwards, this bit can be used to select between HFXTTARG and HFXTDYN.
Hardware will ensure a smooth transition of analog control signals.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DYNAMIC</name>
                  <value>1</value>
                  <description>Select configuration in HFXTDYN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TARGET</name>
                  <value>0</value>
                  <description>Select configuration in HFXTTARG.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED30</name>
              <description>[30:30] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AMPTHR</name>
              <description>[29:23] Minimum HFXT amplitude</description>
              <bitWidth>7</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IDAC</name>
              <description>[22:16] Minimum IDAC current</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IREF</name>
              <description>[15:12] Target HFXT IREF current</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q2CAP</name>
              <description>[11:6] Target HFXT Q2 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q1CAP</name>
              <description>[5:0] Target HFXT Q1 cap trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x14464B6D</resetValue>
        </register>
        <register>
          <name>AMPCFG0</name>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <description>Amplitude Compensation Configuration 0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>Q2DLY</name>
              <description>[31:28] Q2CAP change delay.

Number of clock cycles to wait before changing Q2CAP by one step.
Clock frequency defined in FSMRATE.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>Q1DLY</name>
              <description>[27:24] Q1CAP change delay.

Number of clock cycles to wait before changing Q1CAP by one step.
Clock frequency defined in FSMRATE.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCDLY</name>
              <description>[23:20] ADC and PEAKDET startup time.

Number of clock cycles to wait after enabling the PEAKDET and ADC before the first measurement.
Clock frequency defined in FSMRATE.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LDOSTART</name>
              <description>[19:15] LDO startup time.

Number of clock cycles to bypass the LDO resistors for faster startup.
Clock frequency defined in FSMRATE.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INJWAIT</name>
              <description>[14:10] Inject HFOSC for faster HFXT startup.

This value specifies the number of clock cycles to wait after injection is done.
The clock speed is defined in FSMRATE.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INJTIME</name>
              <description>[9:5] Inject HFOSC for faster HFXT startup.

This value specifies the number of clock cycles the injection is enabled.
The clock speed is defined in FSMRATE.
Set to 0 to disable injection.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FSMRATE</name>
              <description>[4:0] Update rate for the AMPCOMP update rate.
Also affects the clock rate for the Amplitude ADC.

The update rate is 6MHz / (FSMRATE+1).</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_250K</name>
                  <value>23</value>
                  <description>250 kHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_500K</name>
                  <value>11</value>
                  <description>500 kHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1M</name>
                  <value>5</value>
                  <description>1 MHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2M</name>
                  <value>2</value>
                  <description>2 MHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3M</name>
                  <value>1</value>
                  <description>3 MHz</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6M</name>
                  <value>0</value>
                  <description>6 MHz</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x348882</resetValue>
        </register>
        <register>
          <name>AMPCFG1</name>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <description>Amplitude Compensation Configuration 1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IDACDLY</name>
              <description>[31:28] IDAC change delay.

Time to wait before changing IDAC by one step.
This time needs to be long enough for the crystal to settle.
The number of clock cycles to wait is IDACDLY$lt;$lt;4 + 15.
Clock frequency defined in AMPCFG0.FSMRATE.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IREFDLY</name>
              <description>[27:24] IREF change delay.

Number of clock cycles to wait before changing IREF by one step.
Clock frequency defined in AMPCFG0.FSMRATE.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BIASLT</name>
              <description>[23:12] Lifetime of the amplitude ADC bias value.
This value specifies the number of adjustment intervals,
until the ADC bias value has to be measured again.
Set to 0 to disable automatic bias measurements.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INTERVAL</name>
              <description>[11:0] Interval for amplitude adjustments.
Set to 0 to disable periodic adjustments.

This value specifies the number of clock cycles between adjustments.
The clock speed is defined in AMPCFG0.FSMRATE.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x260FF0FF</resetValue>
        </register>
        <register>
          <name>LOOPCFG</name>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <description>Configuration Register for the Tracking Loop</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>FINETRIM_INIT</name>
              <description>[31:26] Initial value for the resistor fine trim</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BOOST_TARGET</name>
              <description>[25:21] Number of error-updates using BOOST values, before using KI/KP</description>
              <bitWidth>5</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>KP_BOOST</name>
              <description>[20:18] Proportional loop coefficient during BOOST</description>
              <bitWidth>3</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>KI_BOOST</name>
              <description>[17:15] Integral loop coefficient during BOOST</description>
              <bitWidth>3</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SETTLED_TARGET</name>
              <description>[14:10] Number of updates before HFOSC is considered "settled"</description>
              <bitWidth>5</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>OOR_LIMIT</name>
              <description>[9:6] Out-of-range threshold</description>
              <bitWidth>4</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>KP</name>
              <description>[5:3] Proportional loop coefficient</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>KI</name>
              <description>[2:0] Integral loop coefficient</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x605E33B3</resetValue>
        </register>
        <register>
          <name>WDTCNT</name>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <description>WDT counter value register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Counter value.

A write to this field immediately starts (or restarts) the counter. It will count down from the written value.
If the counter reaches 0, a reset will be generated.
A write value of 0 immediately generates a reset.

This field is only writable if not locked. See WDTLOCK register.
Writing this field will automatically activate the lock.

A read returns the current value of the counter.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WDTTEST</name>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <description>WDT test mode register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STALLEN</name>
              <description>[0:0] WDT stall enable

This field is only writable if not locked. See WDTLOCK register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>ENABLE

WDT stops counting while the CPU is stopped by a debugger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DISABLE

WDT continues counting while the CPU is stopped by a debugger.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WDTLOCK</name>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <description>WDT lock register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>STAT</name>
              <description>[31:0] A write with value 0x1ACCE551 unlocks the watchdog registers for write access.
A write with any other value locks the watchdog registers for write access.
Writing the WDTCNT register will also lock the watchdog registers.

A read of this field returns the state of the lock (0=unlocked, 1=locked).</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RTC</name>
      <baseAddress>0x40002000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ULL Real Time Clock module
RTC includes 2 channels. 
- Channel 0 is a compare channel
- Channel 1 is a capture channel</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x64421010</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>RTC Control register. This register controls resetting the of RTC counter</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RST</name>
              <description>[0:0] RTC counter reset. Writing 1 to this bit will reset the RTC counter, and cause it to resume counting from 0x0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Reset the timer.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ARMSET</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>RTC channel mode set register. Read to each bit field of this register provides the current channel mode.	
- Read of 1'b0 indicates the channel is unarmed.
- Read of 1'b1 indicates the channel is either in capture or compare mode.

A write to each bitfield of this register the following effect:
- Write of 1'b0 has no effect on channel mode.
- Write of 1'b1 has no effect on the compare channel. While write of 1'b1 for capture channel will arm it in capture mode if it is disabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CH1</name>
              <description>[1:1] Arming Channel 1 for capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Enable the Channel 1 for capture operation</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0</name>
              <description>[0:0] No effect on arming the channel. Read will give the status of the Channel 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>No effect on the compare channel</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ARMCLR</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>RTC channel mode clear register. Read to each bit field of this register provides the current channel mode.	
- Read of 1'b0 indicates the channel is unarmed.
- Read of 1'b1 indicates the channel is either in capture or compare mode.

A write to each bitfield of this register the following effect:
- Write of 1'b0 has no effect on channel mode.
- Write of 1'b1 for capture/compare channel will disarm it without triggering event unless a compare/capture event happens in the same cycle.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CH1</name>
              <description>[1:1] Disarming Channel 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0</name>
              <description>[0:0] Disarming Channel 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIME8U</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>RTC Time value register. 32-bit unsigned integer representing [34:3] time slice of the real time clock counter. The counter runs on LFCLK. This field has a resolution of 8us, and range of about 9.5 hours.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Unsigned integer representing [34:3]slice of real time counter.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIME524M</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>RTC time value register. 32-bit unsigned integer representing [50:19] time slice of the real time clock counter. This field has a resolution of about 0.5s and a range of about 71.4 years.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Unsigned integer representing. [50:19]slice of real time counter.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH0CC8U</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Channel 0 compare value. A write to this register automatically enables the channel to trigger an event when RTC timer reaches the programmed value or if the programmed value is 1 sec in the past.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] RTC Channel 0 compare value. This value is compared against TIME8U.VAL. A Channel 0 event is generated when TIME8U.VAL value reaches or exceeds this compare value.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH1CC8U</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>Channel 1 capture value. This register captures the RTC time slice [34:3] on each selected edge of the capture event when the ARMSET.CH1 = 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED21</name>
              <description>[31:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[20:0] TIME8U.VAL captured value at the last selected edge of capture event.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH1CFG</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Channel 1 configuration register. This register can be used to select the capture edge for generating the capture event.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EDGE</name>
              <description>[0:0] Edge detect configuration for capture source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Falling Edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Rising Edge.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Channel 1 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Channel 0 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Raw interrupt status for Channel 1 event.
This bit is set to 1 when a capture event is received on Channel 1. 
This bit will be cleared when the bit in ICLR.EV1 is set to 1 or when the captured time value is read from the CH1CC8U register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Raw interrupt status for Channel 0 event.
This bit is set to 1 when a compare event occurs on Channel 0. 
This bit will be cleared. When the corresponding bit in ICLR.EV0 is set to 1. Or when a new compare value is written in CH0CC8U register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Masked interrupt status for channel 1 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Masked interrupt status for channel 0 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Set Channel 1 event Interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Set Channel 0 event Interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Clears channel 1 event interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Clears channel 0 event interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Set channel 1 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Set channel 0 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Clears Channel 1 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Clears Channel 0 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <description>Emulation control register. This register controls the behavior of the IP related to core halted input.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt control.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>1</value>
                  <description>Freeze option. The IP freezes functionality when the core halted input is asserted, and resumes when it is deasserted. The freeze can either be immediate or after the IP has reached a boundary from where it can resume without corruption.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN</name>
                  <value>0</value>
                  <description>Free run option. The IP ignores the state of the core halted input.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital test bus control register. This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[3:0] Digital test bus selection mux control.

Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>All 16 observation signals are set to zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IOC</name>
      <baseAddress>0x40003000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ULL IOC</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xD4401010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register. This register provides configuration details of the IP to software drivers and end users.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMDTBIO</name>
              <description>[15:12] Number of DTB IOs supported. Total DTB IOs supported is NUMDTBIO value +1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NUMHDIO</name>
              <description>[11:7] Number of HD IOs supported. Total HD IOs supported is NUMHDIO value +1.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>31</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDIO</name>
              <description>[6:6] High drive IO supported by IOC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PRESENT</name>
                  <value>1</value>
                  <description>HD IO supported by IOC</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ABSENT</name>
                  <value>0</value>
                  <description>HD IO not supported by IOC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NUMDIO</name>
              <description>[5:0] Number of DIOs supported. Total DIOs supported is NUMDIO value +1.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>63</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xF2D9</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital Test Bus. This register is used to bring out some internal signals of the peripheral on digital test bus (DTB).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[2:0] Digital test bus selection mux control.

Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output from peripheral is 0x0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC0</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Configuration of DIO0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC1</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Configuration of DIO1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC2</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Configuration of DIO2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC3</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO3</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC4</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Configuration of DIO4</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC5</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Configuration of DIO5</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC6</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Configuration of DIO6</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC7</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO7</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC8</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>Configuration of DIO8</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC9</name>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <description>Configuration of DIO9</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC10</name>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <description>Configuration of DIO10</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC11</name>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO11</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC12</name>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <description>Configuration of DIO12</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC13</name>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <description>Configuration of DIO13</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC14</name>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <description>Configuration of DIO14</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC15</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO15</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC16</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Configuration of DIO16</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x4000</resetValue>
        </register>
        <register>
          <name>IOC17</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>Configuration of DIO17</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x2000</resetValue>
        </register>
        <register>
          <name>IOC18</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Configuration of DIO18</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC19</name>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO19</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC20</name>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <description>Configuration of DIO20</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC21</name>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <description>Configuration of DIO21</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC22</name>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <description>Configuration of DIO22</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC23</name>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <description>Configuration of DIO23</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC24</name>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <description>This field controls input hysteresis</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] Input hysteresis enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEWRED</name>
              <description>[12:12] Slew rate configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REDUCED</name>
                  <value>1</value>
                  <description>Reduced slew rate</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal slew rate</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCURR</name>
              <description>[11:10] Output current configuration. Writing value 0x3 defaults to 2mA current setting.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CUR_8MA</name>
                  <value>2</value>
                  <description>8mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_4MA</name>
                  <value>1</value>
                  <description>4mA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CUR_2MA</name>
                  <value>0</value>
                  <description>2mA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOSTR</name>
              <description>[9:8] Drive strength configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>3</value>
                  <description>Maximum drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MEDIUM</name>
                  <value>2</value>
                  <description>Medium drive strength</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>1</value>
                  <description>Minimum drive stregnth</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Automatic drive strength adjustment</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOC25</name>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <description>Configuration of DIO25</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSTEN</name>
              <description>[30:30] This field controls input hysteresis</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input hysteresis enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input hysteresis disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPEN</name>
              <description>[29:29] Input enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Input enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Input disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED27</name>
              <description>[28:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOMODE</name>
              <description>[26:24] IO Mode. Setting this to value 0x6 or 0x7 will default to normal IO behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPENS_INV</name>
                  <value>5</value>
                  <description>Open Source, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPENS</name>
                  <value>4</value>
                  <description>Open Source, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND_INV</name>
                  <value>3</value>
                  <description>Open Drain, inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEND</name>
                  <value>2</value>
                  <description>Open Drain, normal IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INVERTED</name>
                  <value>1</value>
                  <description>Inverted IO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NORMAL</name>
                  <value>0</value>
                  <description>Normal IO</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUCFGSD</name>
              <description>[21:20] Wakeup configuration from shutdown</description>
              <bitWidth>2</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WAKE_HIGH</name>
                  <value>3</value>
                  <description>Wakeup triggered when pad level is high</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAKE_LOW</name>
                  <value>2</value>
                  <description>Wakeup triggered when pad level is low</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_1</name>
                  <value>1</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS_0</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Wakeup enable from standby</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>wakeup enabled (effective only if EDGEDET is enabled)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Wakeup disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGEDET</name>
              <description>[17:16] Edge detect configuration</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EDGE_BOTH</name>
                  <value>3</value>
                  <description>Positive and negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_POS</name>
                  <value>2</value>
                  <description>Positive edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_NEG</name>
                  <value>1</value>
                  <description>Negative edge detection</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_DIS</name>
                  <value>0</value>
                  <description>No edge detection</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULLCTL</name>
              <description>[14:13] Pull control. Setting this to value 0x3 disables pull.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULL_UP</name>
                  <value>2</value>
                  <description>Pull up enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DOWN</name>
                  <value>1</value>
                  <description>Pull down enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULL_DIS</name>
                  <value>0</value>
                  <description>No pull</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[12:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PORTCFG</name>
              <description>[2:0] Port configuration.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB</name>
                  <value>7</value>
                  <description>Digital Test Bus function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ANA</name>
                  <value>6</value>
                  <description>Analog function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC5</name>
                  <value>5</value>
                  <description>Digital peripheral function-5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC4</name>
                  <value>4</value>
                  <description>Digital peripheral function-4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC3</name>
                  <value>3</value>
                  <description>Digital peripheral function-3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC2</name>
                  <value>2</value>
                  <description>Digital peripheral function-2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PFUNC1</name>
                  <value>1</value>
                  <description>Digital peripheral function-1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BASE</name>
                  <value>0</value>
                  <description>Base function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBCFG</name>
          <addressOffset>0xc00</addressOffset>
          <size>32</size>
          <description>DTB configuration</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DTB0DIV</name>
              <description>[23:23] This bit is used to divide DTB[0] output by 8.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Divide DTB[0] output by 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No divide</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[22:19] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PADSEL</name>
              <description>[18:16] Selects which 3 DTB lines out of total 16 are routed to DTB pins 15 to 13.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DTB2TO0</name>
                  <value>5</value>
                  <description>DTB[2:0] selected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DTB5TO3</name>
                  <value>4</value>
                  <description>DTB[5:3] selected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DTB8TO6</name>
                  <value>3</value>
                  <description>DTB[8:6] selected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DTB11TO9</name>
                  <value>2</value>
                  <description>DTB[11:9] selected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DTB14TO12</name>
                  <value>1</value>
                  <description>DTB[14:12] selected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DTB15TO13</name>
                  <value>0</value>
                  <description>DTB[15:13] selected</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[15:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ULLSEL</name>
              <description>[12:8] ULL DTB Mux selection</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>31</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SVTSEL</name>
              <description>[4:0] SVT DTB Mux selection</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>31</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBOE</name>
          <addressOffset>0xc04</addressOffset>
          <size>32</size>
          <description>DTB output enable</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN15</name>
              <description>[15:15] Enables DTB output 15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN14</name>
              <description>[14:14] Enables DTB output 14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN13</name>
              <description>[13:13] Enables DTB output 13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN12</name>
              <description>[12:12] Enables DTB output 12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN11</name>
              <description>[11:11] Enables DTB output 11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN10</name>
              <description>[10:10] Enables DTB output 10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN9</name>
              <description>[9:9] Enables DTB output 9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN8</name>
              <description>[8:8] Enables DTB output 8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN7</name>
              <description>[7:7] Enables DTB output 7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN6</name>
              <description>[6:6] Enables DTB output 6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN5</name>
              <description>[5:5] Enables DTB output 5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN4</name>
              <description>[4:4] Enables DTB output 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN3</name>
              <description>[3:3] Enables DTB output 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN2</name>
              <description>[2:2] Enables DTB output 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN1</name>
              <description>[1:1] Enables DTB output 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN0</name>
              <description>[0:0] Enables DTB output 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>DTB output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DTB output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EVTCFG</name>
          <addressOffset>0xc08</addressOffset>
          <size>32</size>
          <description>Event configuration. This register is used to select DIO for IOC to publish event on AON event fabric. It also contains enable bit that is used to mask the event and event flag bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EVTIFG</name>
              <description>[8:8] Event flag. It is set when edge is detected on selected DIO.
Note: The edge detector flop is cleared for the selected DIO when EVTIFG is cleared by software.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EVTEN</name>
              <description>[7:7] Enables IOC to publish event on AON event fabric when EVTIFG is set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[6:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIOSEL</name>
              <description>[5:0] This is used to select DIO for event generation. For example, DIOSEL = 0x0 selects DIO0 and DIOSEL = 0x8 selects DIO8.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>63</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST</name>
          <addressOffset>0xc0c</addressOffset>
          <size>32</size>
          <description>Test register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[0:0] This is used to drive SWDIO (Serial Wire DIO) output data and output enable from debug sub-system onto DIO12 (Test Data Output) pad.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output data and output enable driven based on debug sub-system inputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output data and output enable managed by IOC</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBSTAT</name>
          <addressOffset>0xc10</addressOffset>
          <size>32</size>
          <description>DTB status register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] This bit field captures the final 16-bit value of DTB signals provided from IOC to DTB device pins.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS0</name>
      <baseAddress>0x40004000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This is top module of SYS0 for LOKI</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x6B4E0010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register. This register provides configuration details of the IP to software drivers and end users.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:16] Reserved</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TBITS</name>
              <description>[15:0] Total number of trim bits</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x129</resetValue>
        </register>
        <register>
          <name>GLOCK</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Global Lock Register. Locks registers in both mutable and immutable sections</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] RESERVED</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOCK</name>
              <description>[0:0] When LOCK is set, write access to registers in mutable and immutable sections are not allowed. Registers in mutable section can be temporarily unlocked by writing the KEY to MUNLOCK.KEY


Following immutable registers are locked by GLOCK.LOCK
TESTCFG
I2VCFG
TSENSCFG
LPCMPCFG
TIMMUTE0
TIMMUTE1
TIMMUTE2
PARTID
LIFECYC</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Global Lock is set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MUNLOCK</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Unlocks registers in mutable section</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:0] Write the unlock key 0xC5AF_6927 to temporarily unlock registers in mutable section. The lock is set automatically if no write accesses, to the mutable section, are detected for consecutive 32 CLKULL (24MHz) clock cycles. Writing any value other that the unlock key will immediately lock the mutable register space for write access.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATUS</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Lock Status Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] RESERVED</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MLOCK</name>
              <description>[1:1] Lock status of registers in mutable section.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>1</value>
                  <description>Registers in the mutable section are locked for write</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0</value>
                  <description>Registers in the mutable section are not locked, and are writable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GLOCK</name>
              <description>[0:0] Status of Global lock</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <value>1</value>
                  <description>Locked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNLOCKED</name>
                  <value>0</value>
                  <description>Unlocked</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ATESTCFG</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[23:9] Internal. Only to be used through TI provided API.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VSEL</name>
              <description>[8:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDDA</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDBST</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA2VA1</name>
              <description>[7:7] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA2VA0</name>
              <description>[6:6] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VR2VA1</name>
              <description>[5:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VR2VA0</name>
              <description>[4:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHTVA1</name>
              <description>[3:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHTVA0</name>
              <description>[2:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHTVR1</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHTVR0</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLOSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xF</resetValue>
        </register>
        <register>
          <name>I2VCFG</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESVAL</name>
              <description>[3:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF_RES</name>
                  <value>7</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MO1</name>
                  <value>6</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KO100</name>
                  <value>5</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KO50</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KO20</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KO10</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>KO2</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEL</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VA_ATEST_A0</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VR_ATEST_A0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TSENSCFG</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Internal. Only to be used through TI provided API.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPARE</name>
              <description>[11:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[1:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GND</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VALUE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LPCMPCFG</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYSPOL</name>
              <description>[30:30] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ATESTMUX</name>
              <description>[29:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IBIASOUT</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMP_VIN_NEG</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPOUT</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EVTIFG</name>
              <description>[24:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUTEN</name>
              <description>[21:21] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT</name>
              <description>[20:20] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED19</name>
              <description>[19:19] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WUENSB</name>
              <description>[18:18] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EVTEN</name>
              <description>[17:17] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGCFG</name>
              <description>[16:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NSEL</name>
              <description>[14:12] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDDD</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDA</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_PAD_A3</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_PAD_A2</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PSEL</name>
              <description>[11:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDDA</name>
                  <value>8</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_ATEST_A1</name>
                  <value>7</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_ATEST_A0</name>
                  <value>6</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VR_ATEST_A1</name>
                  <value>5</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VR_ATEST_A0</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_PAD_A3</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_PAD_A2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VA_PAD_A1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HYSSEL</name>
              <description>[7:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL7</name>
                  <value>7</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL6</name>
                  <value>6</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL5</name>
                  <value>5</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL3</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIVPATH</name>
              <description>[4:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PSIDE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NSIDE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIV</name>
              <description>[3:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL3</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TSDTEST</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Internal. Only to be used through TI provided API.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATBCLR</name>
              <description>[5:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ATBSET</name>
              <description>[2:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>7</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TSDOUT</name>
                  <value>6</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>COMPOUT</name>
                  <value>5</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN_DELAY</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EA_CUR</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VREF</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VSENSE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPEN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DEVICEID</name>
          <addressOffset>0x3fc</addressOffset>
          <size>32</size>
          <description>This register provides Device ID information.
Note: This 32-bit register value is provided as output to DEBUGSS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VERSION</name>
              <description>[31:28] Monotonic increasing value indicating new hardware revision. A newer hardware revision shall never have a lower version than an older revision of hardware.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DEVICE</name>
              <description>[27:12] Value generated by RAMP for the SOC. This value uniquely identifies the die from any other TI device.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MANFACTURER</name>
              <description>[11:1] JEP 106 assigned manufacturer ID. This field identifies the device as a Texas Instruments device.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ALWAYSONE</name>
              <description>[0:0] Value 1 in this bit field means that a 32-bit scan register exists.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xBB8402F</resetValue>
        </register>
        <register>
          <name>TIMMUTE0</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>GLDODISANA</name>
              <description>[27:27] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>GLDOCOMPDIS</name>
              <description>[26:26] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DISSAHYST</name>
              <description>[25:25] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VDDROKHYST</name>
              <description>[24:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SPARE</name>
              <description>[23:23] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TSENSE</name>
              <description>[22:21] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IREF</name>
              <description>[20:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BGTRIMEN</name>
              <description>[15:15] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VDDSBOD</name>
              <description>[14:10] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VBG</name>
              <description>[9:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VREF</name>
              <description>[3:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIMMUTE1</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DELTA</name>
              <description>[30:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>COARSE</name>
              <description>[27:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DIG</name>
              <description>[23:20] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>UDIG</name>
              <description>[19:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BOD</name>
              <description>[15:12] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IPTAT</name>
              <description>[11:10] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VDDRSL</name>
              <description>[9:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VDDR</name>
              <description>[4:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIMMUTE2</name>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CKMDIGLOCKSEL</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WTOSSEP</name>
              <description>[30:25] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WSTGSEP</name>
              <description>[24:19] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SPARE1</name>
              <description>[18:17] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>GLDOEACDIS</name>
              <description>[16:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>GLDOISINKEN</name>
              <description>[15:15] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SPARE0</name>
              <description>[14:14] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DCDC_SA_MAX_HYS</name>
              <description>[13:13] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RECOMPOS</name>
              <description>[12:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ITUDIG</name>
              <description>[7:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ITDIG</name>
              <description>[4:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ITDUMMY</name>
              <description>[1:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x7FF80000</resetValue>
        </register>
        <register>
          <name>TIMMUTE3</name>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATBRESBYPCLR</name>
              <description>[27:27] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>HYDISCLR</name>
              <description>[26:26] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TSENSCLR</name>
              <description>[25:20] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TMODECLR</name>
              <description>[19:19] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>BGRCLR</name>
              <description>[18:14] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ATBRESBYPSET</name>
              <description>[13:13] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HYSDISSET</name>
              <description>[12:12] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSENSSET</name>
              <description>[11:6] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TMODESET</name>
              <description>[5:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ATB</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BGRSET</name>
              <description>[4:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PARTID</name>
          <addressOffset>0x7f8</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>START</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MAJORREV</name>
              <description>[30:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MINORREV</name>
              <description>[27:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VARIANT</name>
              <description>[23:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>PART</name>
              <description>[15:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LIFECYC</name>
          <addressOffset>0x7fc</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[7:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LCYCLE_ILLEGAL</name>
                  <value>255</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_RETEST</name>
                  <value>6</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_PRODDEV</name>
                  <value>5</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_ENGRDEV</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_TESTFT</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_TESTPT</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_1STBDAY</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LCYCLE_POSSIBLE_1STBDAY</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TMUTE0</name>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <description>TMUTE0 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CDACL</name>
              <description>[31:0] SOCADC: Lower 32 bits of CDAC trim. These bits are used in DTC.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TMUTE1</name>
          <addressOffset>0x804</addressOffset>
          <size>32</size>
          <description>TMUTE1 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CDACM</name>
              <description>[31:0] SOCADC: Middle 32 bits of CDAC trim. These bits are used in DTC.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TMUTE2</name>
          <addressOffset>0x808</addressOffset>
          <size>32</size>
          <description>TMUTE2 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] RESERVED</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IBTRIM</name>
              <description>[30:26] LPCOMP: Bias current trim, 250nA to be terminated across I2V, 1M ohm setting.  Resulting target trim voltage 250mV.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRIM</name>
              <description>[25:23] ADC REFBUF trim bits.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LATCH</name>
              <description>[22:16] SOC ADC: Latch trim bits. These bits are used in the analog IP.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>OFFSET</name>
              <description>[15:4] SOCADC: Offset trim bits. These bits are used in DTC.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RES</name>
              <description>[3:2] SOCADC: Resistor trim bits. These bits are used in the analog IP.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CDACU</name>
              <description>[1:0] SOCADC: Upper 2 bits of CDAC trim. These bits are used in DTC.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x800000</resetValue>
        </register>
        <register>
          <name>TMUTE3</name>
          <addressOffset>0x80c</addressOffset>
          <size>32</size>
          <description>TMUTE3 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BATC1</name>
              <description>[31:26] BATMON: Battery calculation coefficient 1</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATC0</name>
              <description>[25:19] BATMON: Battery calculation coefficient 0</description>
              <bitWidth>7</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMPC2</name>
              <description>[18:14] BATMON: Temperature calculation coefficient 2</description>
              <bitWidth>5</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMPC1</name>
              <description>[13:8] BATMON: Temperature calculation coefficient 1</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMPC0</name>
              <description>[7:0] BATMON: Temperature calculation coefficient 0</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TMUTE4</name>
          <addressOffset>0x810</addressOffset>
          <size>32</size>
          <description>TMUTE4 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RECHCOMPREFLVL</name>
              <description>[31:28] PMUREG: Recharge comparator reference level. Valid values are 0x2 to 0xA. Recommended default value is 0x9. Setting 0x2 corresponds to VDDR = 1.35V and 0xA corresponds to VDDR = 1.47V with 15mV linear increase for every step.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IOSTRCFG2</name>
              <description>[27:26] BATMON: IO drive strength conversion parameter for the second stage</description>
              <bitWidth>2</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IOSTRCFG1</name>
              <description>[25:22] BATMON: IO drive strength conversion parameter for the first stage</description>
              <bitWidth>4</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAX</name>
              <description>[21:19] IOC: Maximum IO drive strength</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MED</name>
              <description>[18:16] IOC: Medium IO drive strength</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MIN</name>
              <description>[15:13] IOC: Minimum IO drive strength</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DCDCLOAD</name>
              <description>[12:11] DCDC: Set DCDC load current threshold</description>
              <bitWidth>2</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>IPEAK</name>
              <description>[10:8] DCDC: Set inductor peak current</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DTIME</name>
              <description>[7:6] DCDC: Dead time trim</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>LENSEL</name>
              <description>[5:3] DCDC: Control NMOS switch strength</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HENSEL</name>
              <description>[2:0] DCDC: Control PMOS switch strength</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xB02E603F</resetValue>
        </register>
        <register>
          <name>TMUTE5</name>
          <addressOffset>0x814</addressOffset>
          <size>32</size>
          <description>TMUTE5 trim Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED13</name>
              <description>[31:13] RESERVED</description>
              <bitWidth>19</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DCDCDRVDS</name>
              <description>[12:10] DCDC: Driver drive strength configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>GLDOISCLR</name>
              <description>[9:5] GLDO current source trim clear value</description>
              <bitWidth>5</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>GLDOISSET</name>
              <description>[4:0] GLDO current source trim set value</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[4:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EVTULL</name>
      <baseAddress>0x40005000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This is top module of ULL Event Fabric</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.
0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x30451010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register. This register provides configuration details of the IP to software drivers and end users.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IDMA</name>
              <description>[31:22] Nember of DMA input  channels</description>
              <bitWidth>10</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NDMA</name>
              <description>[21:17] Number of DMA output channels</description>
              <bitWidth>5</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PD</name>
              <description>[16:16] Power Domain.
0 : SVT
 1 : ULL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NSUB</name>
              <description>[15:8] Number of Subscribers</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NPUB</name>
              <description>[7:0] Number of Publishers</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x10106</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital test bus control register. This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[0:0] Digital test bus selection mux control.
Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>All 16 observation signals are set to zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>NMISEL</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU NMI Interrupt</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RTCCPTSEL</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt RTCCPT</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WKUPMASK</name>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <description>WAKEUP Mask</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>AON_IOC_COMB</name>
              <description>[7:7] Wake-up mask for AON_IOC_COMB.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AON_LPMCMP_IRQ</name>
              <description>[6:6] Wake-up mask for AON_LPMCMP_IRQ.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AON_DBG_COMB</name>
              <description>[5:5] Wake-up mask for AON_DBG_COMB.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AON_RTC_COMB</name>
              <description>[4:4] Wake-up mask for AON_RTC_COMB.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AON_CKM_COMB</name>
              <description>[3:3] Wake-up mask for AON_CKM_COMB.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>AON_PMU_COMB</name>
              <description>[2:2] Wake-up mask for AON_PMU_COMB.
0 - Wakeup Disabled
1 - Wakeup Enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PMUD</name>
      <baseAddress>0x40006000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>CTL</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Internal. Only to be used through TI provided API.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HYST_EN</name>
              <description>[2:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CALC_EN</name>
              <description>[1:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MEAS_EN</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>MEASCFG</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Internal. Only to be used through TI provided API.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PER</name>
              <description>[1:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_32CYC</name>
                  <value>3</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16CYC</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8CYC</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CONT</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>COMPTEST</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Enable BATMON comparator test mode.
Note: This register is write-protected based on global lock signal from SYS0 on production devices.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Enable test mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BAT</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Last Measured Battery Voltage

This register may be read while BATUPD.STAT = 1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[10:8] Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FRAC</name>
              <description>[7:0] Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BATUPD</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Battery Update

Indicates BAT Updates</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STAT</name>
              <description>[0:0] 0: No update since last clear
1: New battery voltage is present.

Write 1 to clear the status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEMP</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Temperature

Last Measured Temperature in Degrees Celsius

This register may be read while TEMPUPD.STAT = 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[16:8] Integer part (signed) of temperature value. 
Total value = INTEGER + FRACTIONAL
2's complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value</description>
              <bitWidth>9</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEMPUPD</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Temperature Update

Indicates TEMP Updates</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STAT</name>
              <description>[0:0] 0: No update since last clear
1: New temperature is present.

Write 1 to clear the status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>COMPTESTOUT</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>BATMON comparator test mode output.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STAT</name>
              <description>[0:0] Comparator output in test mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>High</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Low</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EVENTMASK</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Event Mask</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMP_UPDATE_MASK</name>
              <description>[5:5] 1: EVENT.TEMP_UPDATE contributes to combined event from BATMON
0: EVENT.TEMP_UPDATE does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_UPDATE_MASK</name>
              <description>[4:4] 1: EVENT.BATT_UPDATE contributes to combined event from BATMON
0: EVENT.BATT_UPDATE does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMP_BELOW_LL_MASK</name>
              <description>[3:3] 1: EVENT.TEMP_BELOW_LL contributes to combined event from BATMON
0: EVENT.TEMP_BELOW_LL does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMP_OVER_UL_MASK</name>
              <description>[2:2] 1: EVENT.TEMP_OVER_UL contributes to combined event from BATMON
0: EVENT.TEMP_OVER_UL does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_BELOW_LL_MASK</name>
              <description>[1:1] 1: EVENT.BATT_BELOW_LL contributes to combined event from BATMON
0: EVENT.BATT_BELOW_LL does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_OVER_UL_MASK</name>
              <description>[0:0] 1: EVENT.BATT_OVER_UL contributes to combined event from BATMON
0: EVENT.BATT_OVER_UL does not contribute to combined event from BATMON</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EVENT</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Event</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMP_UPDATE</name>
              <description>[5:5] Alias to TEMPUPD.STAT</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_UPDATE</name>
              <description>[4:4] Alias to BATUPD.STAT</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMP_BELOW_LL</name>
              <description>[3:3] Read:
1: Temperature level is below the lower limit set by TEMPLL.
0: Temperature level is not below the lower limit set by TEMPLL.
Write:
1: Clears the flag
0: No change in the flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEMP_OVER_UL</name>
              <description>[2:2] Read:
1: Temperature level is above the upper limit set by TEMPUL.
0: Temperature level is not above the upper limit set by TEMPUL.
Write:
1: Clears the flag
0: No change in the flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_BELOW_LL</name>
              <description>[1:1] Read:
1: Battery level is below the lower limit set by BATTLL.
0: Battery level is not below the lower limit set by BATTLL.
Write:
1: Clears the flag
0: No change in the flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BATT_OVER_UL</name>
              <description>[0:0] Read:
1: Battery level is above the upper limit set by BATTUL.
0: Battery level is not above the upper limit set by BATTUL.
Write:
1: Clears the flag
0: No change in the flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BATTUL</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Battery Upper Limit</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[10:8] Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC</name>
              <description>[7:0] Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x7FF</resetValue>
        </register>
        <register>
          <name>BATTLL</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Battery Lower Limit</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[10:8] Integer part:

0x0: 0V + fractional part
...
0x3: 3V + fractional part
0x4: 4V + fractional part</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC</name>
              <description>[7:0] Fractional part, standard binary fractional encoding.

0x00: .0V
...
0x20: 1/8 = .125V
0x40: 1/4 = .25V
0x80: 1/2 = .5V
...
0xA0: 1/2 + 1/8 = .625V
...
0xFF: Max</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEMPUL</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Temperature Upper Limit</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[16:8] Integer part (signed) of temperature upper limit. 
Total value = INTEGER + FRACTIONAL
2's complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value</description>
              <bitWidth>9</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC</name>
              <description>[7:6] Fractional part of temperature upper limit.
Total value = INTEGER + FRACTIONAL
The encoding is an extension of the 2's complement encoding.

00: 0.0C
01: 0.25C
10: 0.5C
11: 0.75C

For example:
000000001,00 = ( 1+0,00) =  1,00
000000000,11 = ( 0+0,75) =  0,75
000000000,10 = ( 0+0,50) =  0,50
000000000,01 = ( 0+0,25) =  0,25
000000000,00 = ( 0+0,00) =  0,00
111111111,11 = (-1+0,75) = -0,25
111111111,10 = (-1+0,50) = -0,50
111111111,01 = (-1+0,25) = -0,75
111111111,00 = (-1+0,00) = -1,00
111111110,11 = (-2+0,75) = -1,25</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFFC0</resetValue>
        </register>
        <register>
          <name>TEMPLL</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Temperature Lower Limit</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INT</name>
              <description>[16:8] Integer part (signed) of temperature lower limit. 
Total value = INTEGER + FRACTIONAL
2's complement encoding

0x100: Min value
0x1D8: -40C
0x1FF: -1C
0x00: 0C
0x1B: 27C
0x55: 85C
0xFF: Max value</description>
              <bitWidth>9</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC</name>
              <description>[7:6] Fractional part of temperature lower limit.
Total value = INTEGER + FRACTIONAL
The encoding is an extension of the 2's complement encoding.

00: 0.0C
01: 0.25C
10: 0.5C
11: 0.75C

For example:
000000001,00 = ( 1+0,00) =  1,00
000000000,11 = ( 0+0,75) =  0,75
000000000,10 = ( 0+0,50) =  0,50
000000000,01 = ( 0+0,25) =  0,25
000000000,00 = ( 0+0,00) =  0,00
111111111,11 = (-1+0,75) = -0,25
111111111,10 = (-1+0,50) = -0,50
111111111,01 = (-1+0,25) = -0,75
111111111,00 = (-1+0,00) = -1,00
111111110,11 = (-2+0,75) = -1,25</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x10000</resetValue>
        </register>
        <register>
          <name>PREFSYS</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>PMU REFSYS test register. These test bits connect to PMU REFSYS analog module directly.
Note: This register is write-protected except for bits [3:1] based on global lock signal from SYS0 on production devices.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPARE</name>
              <description>[15:11] Spare bits. BATMON comparator enable in test mode is based on COMPTEST.EN bit.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TEST10</name>
              <description>[10:10] Connects 1uA IPTAT going to BMON to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST9</name>
              <description>[9:9] Connects BMON comparator input to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST8</name>
              <description>[8:8] Connects BMON comparator output to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST7</name>
              <description>[7:7] Connects 0.8V VREF for pmui2v circuit (IREF) to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST6</name>
              <description>[6:6] Connects 0.8V VREF for LRF and HFXT to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST5</name>
              <description>[5:5] Connects unbuffered bandgap output to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST4</name>
              <description>[4:4] Connects buffered bandgap output to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST3</name>
              <description>[3:3] Connects 20uA IREF to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST2</name>
              <description>[2:2] Connects 1uA IREF to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST1</name>
              <description>[1:1] Connects 4uA IREF to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST0</name>
              <description>[0:0] Connects 2uA IPTAT to va_atb_pmurefsys_a</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Connect</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No connect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREG0</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>PMU REG 0 register.
Note: All bits in this register except UDIG_LDO_EN are write-protected based on global lock signal from SYS0 on production devices.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SOCLDO_ITESTEN</name>
              <description>[10:10] SOC LDO current test mode enable bit. Needs to be enabled for DIGLDO and UDIGLDO output current testing.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOCLDO_ATBSEL</name>
              <description>[9:7] SOC LDO ATB selection bits.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDD_AON</name>
                  <value>4</value>
                  <description>Connect VDD_AON</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOCLDO_VREF_AMP_OUT</name>
                  <value>2</value>
                  <description>Connect reference amplifier output in SOC LDO</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOCLDO_ITEST</name>
                  <value>1</value>
                  <description>Connect selected LDO current output</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NC</name>
                  <value>0</value>
                  <description>No test muxes connected</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UDIGLDO_ATBSEL</name>
              <description>[6:5] UDIGLDO ATB selection bits. This is used to enable test currents out from UDIGLDO through ATEST.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL3</name>
                  <value>3</value>
                  <description>3/10 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>1/5 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>1/10 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>No currents out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIGLDO_ATBSEL</name>
              <description>[4:2] DIGLDO ATB selection bits. This is used to enable test currents out from DIGLDO through ATEST.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>1/60 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>1/120 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>1/240 of output current</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>No currents out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPARE</name>
              <description>[1:1] Spare bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>UDIGLDO_EN</name>
              <description>[0:0] Enable UDIGLDO</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREG1</name>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <description>PMU REG 1 register.
Note: All bits in this register except DITHER_EN are write-protected based on global lock signal from SYS0 on production devices.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TEST_DCDC_NMOS</name>
              <description>[19:19] This bit is used to turn on DCDC NMOS switch. TEST_DCDC_PMOS and TEST_DCDC_NMOS bits should not be set together.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEST_DCDC_PMOS</name>
              <description>[18:18] This bit is used to turn on DCDC PMOS switch. TEST_DCDC_PMOS and TEST_DCDC_NMOS bits should not be set together.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DITHER_EN</name>
              <description>[17:17] Enable switching frequency randomizer.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GLDO_AON</name>
              <description>[16:16] Keep GLDO always on when enabled. PMUDLC cannot disable GLDO pass gate.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCHG_BLK_VTRIG_EN</name>
              <description>[15:15] Enable/Disable ATEST input to VDDR input of recharge comparator. Used for trimming the recharge voltage reference level.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCHG_BLK_ATEST_EN</name>
              <description>[14:14] Enable/Disable test outputs to recharge comparator block.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCHG_FORCE_SAMP_VREF</name>
              <description>[13:13] Force sample of VREF on sample capacitor.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCHG_COMP_CLK_DIS</name>
              <description>[12:12] Enable/Disable the 32 kHz clock to the recharge comparator.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>Disable the clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN</name>
                  <value>0</value>
                  <description>Enable the clock</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[11:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPARE</name>
              <description>[7:7] Spare bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VDDR_ATBSEL</name>
              <description>[6:6] VDDR ATB selection bit. This is used to connect VDDR to ATEST bus. 
Set GLDO_ATBSEL = 0x0 first before setting this bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Connected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Not connected</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GLDO_EA_BIAS_DIS</name>
              <description>[5:5] Disable GLDO error amplifier bias current</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>1</value>
                  <description>Bias current is turned off when GLDO is disabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <value>0</value>
                  <description>Bias current remains ON</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GLDO_ATBSEL</name>
              <description>[4:1] GLDO ATB selection bits.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDDROK</name>
                  <value>8</value>
                  <description>VDDR_OK connected to test bus</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IB1U</name>
                  <value>4</value>
                  <description>GLDO 1uA bias current connected to test bus</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PASSGATE</name>
                  <value>2</value>
                  <description>GLDO pass transistor gate voltage connected to test bus</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERRAMP_OUT</name>
                  <value>1</value>
                  <description>GLDO error amp output voltage connected to test bus</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NC</name>
                  <value>0</value>
                  <description>No GLDO signal connected to test bus</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREG2</name>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <description>PMU REG 2 register.
Note: This register is write-protected based on global lock signal from SYS0 on production devices.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RSTNMASK</name>
              <description>[5:5] This bit is used to mask RSTN pin reset during FLTP1 flash test.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MASK</name>
                  <value>1</value>
                  <description>Reset is masked</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <value>0</value>
                  <description>Reset is unmasked</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCDC_RCHG_ATBSEL</name>
              <description>[4:4] ATB selection between DCDC/GLDO and Recharge block.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RCHG_BLK</name>
                  <value>1</value>
                  <description>Enables input trigger level test signal to the recharge block</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCDC_GLDO</name>
                  <value>0</value>
                  <description>Enables DCDC/GLDO test signals selected by GLDO_ATBSEL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PMUREG_ATBSEL</name>
              <description>[3:0] PMU REG ATB selection bits.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DCDC_ATEST0_RCHG_ATEST1</name>
                  <value>8</value>
                  <description>Either DCDC/GLDO or Recharge Block output depending on DCDC_RCHG_ATBSEL bit on ATEST0 and Recharge Block output on ATEST1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOCLDOI_A0</name>
                  <value>4</value>
                  <description>SOCLDO current on ATEST0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>2</value>
                  <description>Do not use</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOCLDOV_A1</name>
                  <value>1</value>
                  <description>SOCLDO voltage on ATEST1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NC</name>
                  <value>0</value>
                  <description>No signal connected to ATEST outputs</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DCDCCFG</name>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED23</name>
              <description>[31:23] Internal. Only to be used through TI provided API.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LM_HIGHTH</name>
              <description>[22:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>127</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LM_LOWTH</name>
              <description>[14:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>127</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADP_IPEAK_EN</name>
              <description>[4:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LMEN</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DCDCSTAT</name>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <description>DCDC status register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPEAK</name>
              <description>[10:8] DCDC IPEAK value. This value is same as what is programmed in SYS0.TDCDC.IPEAK when adaptive IPEAK adjustment scheme is not enabled and it shows current IPEAK value applied by hardware when adaptive IPEAK adjustment scheme is enabled.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>7</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOAD</name>
              <description>[6:0] This indicates DCDC load meter output value in percentage scale. Valid range is 0x1 to 0x64.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>127</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBBATMON</name>
          <addressOffset>0xf8</addressOffset>
          <size>32</size>
          <description>BATMON DTB MUX selection signal</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[4:0] DTB MUX selection signal</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GRP15</name>
                  <value>15</value>
                  <description>GRP15 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP14</name>
                  <value>14</value>
                  <description>GRP14 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP13</name>
                  <value>13</value>
                  <description>GRP13 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP12</name>
                  <value>12</value>
                  <description>GRP12 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP11</name>
                  <value>11</value>
                  <description>GRP11 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP10</name>
                  <value>10</value>
                  <description>GRP10 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP9</name>
                  <value>9</value>
                  <description>GRP9 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP8</name>
                  <value>8</value>
                  <description>GRP8 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP7</name>
                  <value>7</value>
                  <description>GRP7 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP6</name>
                  <value>6</value>
                  <description>GRP6 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP5</name>
                  <value>5</value>
                  <description>GRP5 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP4</name>
                  <value>4</value>
                  <description>GRP4 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP3</name>
                  <value>3</value>
                  <description>GRP3 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP2</name>
                  <value>2</value>
                  <description>GRP2 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP1</name>
                  <value>1</value>
                  <description>GRP1 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>All DTB outputs driven to zero</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTBDCDC</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>DCDC DTB MUX selection signal</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[2:0] DCDC DTB MUX selection signal</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GRP7</name>
                  <value>7</value>
                  <description>GRP7 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP6</name>
                  <value>6</value>
                  <description>GRP6 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP5</name>
                  <value>5</value>
                  <description>GRP5 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP4</name>
                  <value>4</value>
                  <description>GRP 4 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP3</name>
                  <value>3</value>
                  <description>GRP3 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP2</name>
                  <value>2</value>
                  <description>GRP2 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP1</name>
                  <value>1</value>
                  <description>GRP1 DTB outputs</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>All DTB outputs driven to zero</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DBGSS</name>
      <baseAddress>0x4000F000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODULEID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>65535</value>
                  <description>Maximum possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)

0: STDIP MMRs do not exist
0x1-0xF: These MMRs begin at offset 64*STDIPOFF from IP base address</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>15</value>
                  <description>Maximum possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>15</value>
                  <description>Maximum possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>15</value>
                  <description>Maximum possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>15</value>
                  <description>Maximum possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xB24D1010</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] PWRDWNIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is masked out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] PWRUPIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is masked out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] RXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt will request an interrupt service routine and corresponding bit in MIS will be set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is masked out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] TXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Raw interrupt status for PWRDWNIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>PWRDWNIFG occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>PWRDWNIFG did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Raw interrupt status for PWRUPIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>PWRUPIFG occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>PWRUPIFG did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Raw interrupt status for RXIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>RXIFG occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>RXIFG did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Raw interrupt status for TXIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>TXIFG occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>TXIFG did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Masked interrupt status for PWRDWNIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>PWRDWNIFG requests an interrupt service routine</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>PWRDWNIFG did not request an interrupt service routine</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Masked interrupt status for PWRUPIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>PWRUPIFG requests an interrupt service routine</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>PWRUPIFG did not request an interrupt service routine</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Masked interrupt status for RXIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>RXIFG requests an interrupt service routine</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>RXIFG did not request an interrupt service routine</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Masked interrupt status for TXIFG</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>TXIFG requests an interrupt service routine</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>TXIFG did not request an interrupt service routine</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Sets PWRDWNIFG in RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Sets PWRUPIFG in RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Sets RXIFG in RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Sets TXIFG in RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Clears PWRDWNIFG interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Clears PWRUPIFG interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Clears RXIFG interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Clears TXIFG interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Set PWRDWNIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Set PWRUPIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Set RXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Set TXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDWNIFG</name>
              <description>[3:3] Clears PWRDWNIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>IMASK bit corresponding to PWRDWNIFG is cleared</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWRUPIFG</name>
              <description>[2:2] Clears PWRUPIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>IMASK bit corresponding to PWRUPIFG is cleared</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXIFG</name>
              <description>[1:1] Clears RXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>IMASK bit corresponding to RXIFG is cleared</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXIFG</name>
              <description>[0:0] Clears TXIFG interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>IMASK bit corresponding to TXIFG is cleared</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXD</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Transmit data register. This register is used for sending SACI command parameter data from the host to the device.
The host (SWD interface) can write this register. This updates the value of TXD, and sets TXCTL.TXDSTA = FULL
The host should only write TXD while TXCTL.TXDSTA = EMPTY.
If the host incorrectly writes TXD while TXCTL.TXDSTA = FULL, this will just update the value of TXD.
The host (SWD interface) can read the TXD register. This does not affect TXCTL.TXDSTA.
The device (boot code) can only read the TXD register. This sets TXCTL.TXDSTA = EMPTY.
The device should only read TXD while TXCTL.TXDSTA = FULL.
If the device incorrectly reads TXD while TXCTL.TXDSTA = EMPTY, this will just return the value of TXD.
If the host writes TXD on the same clock cycle as the device reads TXD:
The device reads the old TXD value.
TXD is updated with the new value, and TXCTL.TXDSTA is set to FULL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] SACI command/parameter word. Valid value when TXCTL.TXDSTA=1. TXCTL.TXDSTA gets automatically cleared upon read.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXCTL</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Transmit control register. This register contains status of the TXD register (full/empty), and also software defined flags that are used by the SACI protocol.
The host (SWD interface) can write the FLAGS field of the TXCTL register.
The host (SWD interface) can read the TXCTL register.
The device (boot code) can only read the TXCTL register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAGS</name>
              <description>[7:1] Software defined flags that are used by the SACI protocol (host to device).</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXDSTA</name>
              <description>[0:0] Indicates whether the host has written a word to the TXD register, which can be read by the device:
TXDSTA is automatically set upon write to [SWD_TAP::SECAP.TXD.*]  and automatically cleared upon read from TXD</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>1</value>
                  <description>The TXD register contains a new SACI parameter word from the host, which can be read by the device.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0</value>
                  <description>The TXD register does not contain a new SACI parameter word from the host, and should not be read by the device.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RXD</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Receive data register. This register is used to send SACI command response data from the device to the host.
The device (boot code) can write the RXD register. This updates the value of RXD, and sets RXCTL.RXDSTA = FULL.
The device should only write RXD while RXCTL.RXDSTA = EMPTY.
If the device incorrectly writes RXD while RXCTL.RXDSTA = FULL, this will just update the value of RXD.
The device (boot code) can read the RXD register in order to flush it. This sets RXCTL.RXDSTA = EMPTY.
The host (SWD interface) can only read the RXD register. This sets RXCTL.RXDSTA = EMPTY.
The host should only read RXD while RXCTL.RXDSTA = FULL.
If the host incorrectly reads RXD while RXCTL.RXDSTA = EMPTY, this will just return the value of RXD.
If the device writes RXD on the same clock cycle as the host reads RXD:
The host reads the old RXD value.
RXD is updated with the new value, and RXCTL.RXDSTA is set to FULL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] SACI command response word. RXCTL.RXDSTA automatically set upon write. RXCTL.RXDSTA automatically cleared upon read (flush operation).</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RXCTL</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Receive control register. This register contains status of the RXD register (full/empty), and also software defined flags that are used by the SACI protocol.
The device (boot code) can write the FLAGS field of the RXCTL register.
The device (boot code) can read the RXCTL register.
The host (SWD interface) can only read the RXCTL register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLAGS</name>
              <description>[7:1] Software defined flags that are used by the SACI protocol (device to host).</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDSTA</name>
              <description>[0:0] Indicates whether the device has written a word to the RXD register, which can be read by the host:
RXDSTA is automatically set upon write to RXD and automatically cleared upon read from [SWD_TAP::SECAP.RXD.*] or  RXD.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>1</value>
                  <description>The RXD register contains a new SACI response word from the device, which can be read by the host.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0</value>
                  <description>The RXD register does not contain a new SACI response word from the device, and should not be read by the host.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXDPEEK</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Transmit data peek register . This register is a read-only version of the TXD register that can be read by host and device without any side-effects.
This register is used to peek at the values in TXD without affecting the FULL/EMPTY flag.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Transmit Data Peek Register. SACI command parameter word. TXCTL.TXDSTA not affected by read of TXDPEEK</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RXDPEEK</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Receive data peek register. The RXDPEEK register is a read-only version of the RXD register that can be read by host and device without any side-effects
This register is used to peek at the values in Receive Data Register without affecting the FULL/EMPTY flag.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Receive Data Peek Register. SACI command response word. RXCTL.RXDSTA not affected by read of RXDPEEK</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SPECIAL_AUTH</name>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <description>This register indicates the status of different AP firewalls and fakestandby enable.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED7</name>
              <description>[31:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>25</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DBGDIS</name>
              <description>[6:6] Indicates status of DBGDIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>1</value>
                  <description>Disables debugging capability</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN</name>
                  <value>0</value>
                  <description>Enables debugging capability.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHBAPEN</name>
              <description>[5:5] Indicates status of AHBAPEN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable AHB-AP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable AHB-AP</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFGAPEN</name>
              <description>[4:4] Indicates status of CFGAPEN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable CFG-AP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable CFG-AP</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DFTAPEN</name>
              <description>[2:2] Indicates status of DFTAPEN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable DFT-TAP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable DFT-TAP</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAKESTBYEN</name>
              <description>[1:1] Indicates status of FAKESTBYEN</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>FAKESTBYEN is Enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>FAKESTBYEN is Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECAPEN</name>
              <description>[0:0] Indicates status of SECAP</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable SEC-AP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable SEC-AP</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x13</resetValue>
        </register>
        <register>
          <name>SPECIAL_AUTH_SET</name>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <description>This register is used for setting bits in SPECIAL_AUTH register. 
This register is configured and locked during device boot.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:24] This field must be configured with 0xA5 in order to access this register.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_to_unlock_w_</name>
                  <value>165</value>
                  <description>This field must be written with 0xA5 to be able to set any of the enable bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[23:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>17</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DBGDIS</name>
              <description>[6:6] This bit sets DBGDIS in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>SET DBGDIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHBAPEN</name>
              <description>[5:5] This bit sets AHBAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>SET AHB-AP</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFGAPEN</name>
              <description>[4:4] This bit sets CFGAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set  CFGAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DFTAPEN</name>
              <description>[2:2] This bit sets DFTAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set DFTTAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAKESTBYEN</name>
              <description>[1:1] This bit sets FAKESTBYEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set FAKESTBYEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECAPEN</name>
              <description>[0:0] This bit sets SECAPEN bit in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set SECAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x13</resetValue>
        </register>
        <register>
          <name>SPECIAL_AUTH_CLR</name>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <description>This register is used for clearing bits in SPECIAL_AUTH register. 
This register is configured and locked during device boot.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:24] This field must be configured with 0x22 in order to access this register.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_to_unlock_w_</name>
                  <value>34</value>
                  <description>This field must be written with 0x22 to be able to clear any of the enable bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[23:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>17</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DBGDIS</name>
              <description>[6:6] This bit clears DBGDIS in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear DBGDIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHBAPEN</name>
              <description>[5:5] This bit clears AHBAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear AHBAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFGAPEN</name>
              <description>[4:4] This bit clears CFGAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear CFGAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DFTAPEN</name>
              <description>[2:2] This bit clears DFTTAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear DFTTAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAKESTBYEN</name>
              <description>[1:1] This bit clears FAKESTBYEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clears FAKESTBYEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECAPEN</name>
              <description>[0:0] This bit clears SECAPEN in SPECIAL_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear SECAPEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>APP_AUTH</name>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <description>This register indicates the debug privileges of ARM Cortex CPU.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NIDEN</name>
              <description>[1:1] Controls non-invasive debug enable.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Non-invasive debug enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Non-invasive debug disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGEN</name>
              <description>[0:0] Controls invasive debug enable.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Invasive debug enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Invasive debug disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>APP_AUTH_SET</name>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <description>This register is used for setting bits in APP_AUTH register. 
This register is configured and locked during device boot.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:24] This field must be configured with 0x39 in order to access this register.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_to_unlock_w_</name>
                  <value>57</value>
                  <description>Write this value 0x39 to unlock writing to the APP_AUTH_SET register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[23:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>NIDEN</name>
              <description>[1:1] Sets NIDEN bit in [APP_AUTH ]register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Sets NIDEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGEN</name>
              <description>[0:0] Sets DBGEN bit in APP_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Sets DBGEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>APP_AUTH_CLR</name>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <description>This register is used for clearing bits in APP_AUTH register. 
This register is configured and locked during device boot.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>KEY</name>
              <description>[31:24] This field must be configured with 0x7D in order to access this register.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_to_unlock_w_</name>
                  <value>125</value>
                  <description>Write this value 0x7D to unlock writing to the APP_AUTH_CLR register</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[23:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>NIDEN</name>
              <description>[1:1] Clears NIDEN bit in APP_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clears NIDEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGEN</name>
              <description>[0:0] Clears DBGEN bit in APP_AUTH register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clears DBGEN</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DBGCTL</name>
          <addressOffset>0x21c</addressOffset>
          <size>32</size>
          <description>Debug control register. This register is used for controlling debug connection and read out debug status.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SWDCEN</name>
              <description>[5:5] This bit is used to enable connection between SWD pads and IceMelter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Connection enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Connection disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGPWRUPACK</name>
              <description>[4:4] This bit field specifies the status of dbgpwrupack from pmctl.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>dbgpwrupreq is acknowledged.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>dbgpwrupreq is not acknowledged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSPWRUPACK</name>
              <description>[3:3] This bit field specify the status of syspwrupack from pmctl.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>syspwrupreq is acknowledged</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>syspwrupreq is not acknowledged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JTAGSEL</name>
              <description>[2:2] This bit field specifies the status of JTAG MODE for TEST TAP.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>TEST TAP enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>TEST TAP disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SWDSEL</name>
              <description>[1:1] This bit field specifies the status of  SWD MODE  for connection.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>debug connection enabled.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>debug connection disabled.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SWDOVR</name>
              <description>[0:0] This bit is used for connecting to IO pads to SWCLK/IO on SW-DP through a software request and establish SWD connection without icemelter trigger for debug purpose.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBGENA</name>
                  <value>1</value>
                  <description>Force 1 or debug enable mode in which SWD connection is established bypassing ICEMelter sequence</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRNSPRT</name>
                  <value>0</value>
                  <description>Transparent mode in which SWD connection is established via ICEMelter Sequence.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x20</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CLKCTL</name>
      <baseAddress>0x40020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is the clock controller. Here SW can turn on and off IP clocks and read IP and system clock status.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. 
This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP 0-15</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP 0-15.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x25480000</resetValue>
        </register>
        <register>
          <name>DESCEX0</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register 0. 
This register shows SVT IP availability, HW features and memory size configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT3</name>
              <description>[30:30] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT2</name>
              <description>[29:29] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT1</name>
              <description>[28:28] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[27:27] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[26:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMA</name>
              <description>[17:17] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LAES</name>
              <description>[16:16] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC0</name>
              <description>[14:14] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[13:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPI0</name>
              <description>[10:10] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[9:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>[6:6] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[5:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>UART0</name>
              <description>[2:2] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRFD</name>
              <description>[1:1] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO</name>
              <description>[0:0] IP status on device</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IP_AVAIL</name>
                  <value>1</value>
                  <description>IP is available</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IP_UNAVAIL</name>
                  <value>0</value>
                  <description>IP is unavailable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x78034447</resetValue>
        </register>
        <register>
          <name>DESCEX1</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Extended Description Register 1. 
This register shows SVT IP availability, HW features and memory size configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>FLASHSZ</name>
              <description>[31:30] System flash availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SZ3</name>
                  <value>3</value>
                  <description>Flash size set to level 3 (Max size)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ2</name>
                  <value>2</value>
                  <description>Flash size set to level 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ1</name>
                  <value>1</value>
                  <description>Flash size set to level 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ0</name>
                  <value>0</value>
                  <description>Flash size set to level 0 (Min size)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SRAMSZ</name>
              <description>[29:28] System SRAM availability</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SZ3</name>
                  <value>3</value>
                  <description>SRAM size set to level 3 (Max size)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ2</name>
                  <value>2</value>
                  <description>SRAM size set to level 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ1</name>
                  <value>1</value>
                  <description>SRAM size set to level 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SZ0</name>
                  <value>0</value>
                  <description>SRAM size set to level 0 (Min size)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[27:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ROPT</name>
              <description>[15:8] System radio feature availability</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAX</name>
                  <value>255</value>
                  <description>All features available</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xF000FF00</resetValue>
        </register>
        <register>
          <name>CLKCFG0</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Clock Configuration Register 0.
This register shows the IP clock configuration for the system.
The configuration is updated through CLKENSET0 and CLKENCLR0.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT3</name>
              <description>[30:30] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT2</name>
              <description>[29:29] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT1</name>
              <description>[28:28] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[27:27] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[26:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMA</name>
              <description>[17:17] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LAES</name>
              <description>[16:16] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC0</name>
              <description>[14:14] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[13:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPI0</name>
              <description>[10:10] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[9:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>[6:6] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[5:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>UART0</name>
              <description>[2:2] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRFD</name>
              <description>[1:1] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO</name>
              <description>[0:0] IP clock configuration</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN</name>
                  <value>1</value>
                  <description>Clock is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_DIS</name>
                  <value>0</value>
                  <description>Clock is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>CLKCFG1</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Clock Configuration Register 1.
This register shows the IP clock configuration for the system.
The configuration is updated through CLKENSET1 and CLKENCLR1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLKENSET0</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Clock Enable Set Register 0.
This register enables IP clocks in the system. 
Used to set the corresponding fields in CLKCFG0 to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT3</name>
              <description>[30:30] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT2</name>
              <description>[29:29] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT1</name>
              <description>[28:28] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[27:27] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[26:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMA</name>
              <description>[17:17] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LAES</name>
              <description>[16:16] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC0</name>
              <description>[14:14] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[13:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPI0</name>
              <description>[10:10] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[9:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>[6:6] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[5:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>UART0</name>
              <description>[2:2] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRFD</name>
              <description>[1:1] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO</name>
              <description>[0:0] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_SET</name>
                  <value>1</value>
                  <description>Set IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLKENSET1</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clock Enable Set Register 1.
This register enables IP clocks in the system. 
Used to set the corresponding fields in CLKCFG1 to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLKENCLR0</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Clock Enable Clear Register 0.
This register disables IP clocks in the system. 
Used to clear the corresponding fields in CLKCFG0 to 0.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT3</name>
              <description>[30:30] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT2</name>
              <description>[29:29] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT1</name>
              <description>[28:28] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[27:27] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[26:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMA</name>
              <description>[17:17] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LAES</name>
              <description>[16:16] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC0</name>
              <description>[14:14] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[13:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SPI0</name>
              <description>[10:10] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[9:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>[6:6] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[5:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>UART0</name>
              <description>[2:2] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRFD</name>
              <description>[1:1] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPIO</name>
              <description>[0:0] Configure IP clock enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_CLR</name>
                  <value>1</value>
                  <description>Clear IP clock enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_UNCHGD</name>
                  <value>0</value>
                  <description>IP clock enable is unchanged</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLKENCLR1</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Clock Enable Clear Register 1.
This register disables IP clocks in the system. 
Used to clear the corresponding fields in CLKCFG1 to 0.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STBYPTR</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MIN</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IDLECFG</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LDO_OFF</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LDO_ON</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FLASH</name>
      <baseAddress>0x40021000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>IMASK</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Interrupt Mask Register:
The IMASK register holds the current interrupt mask settings. Masked interrupts
are read in the MIS register. PSD compliant register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DONE</name>
              <description>[0:0] Interrupt mask for DONE:
0: Interrupt is disabled in MIS register
1: Interrupt is enabled in MIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <value>1</value>
                  <description>Interrupt will request an interrupt service routine and corresponding bit in IPSTANDARD.MIS will be set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <value>0</value>
                  <description>Interrupt is masked out</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Raw Interrupt Status Register:
The RIS register reflects all pending interrupts, regardless of masking.
The RIS register allows the user to implement a poll scheme. A flag set in this
register can be cleared by writing a 1 to the ICLR register bit even if the
corresponding IMASK bit is not enabled. A flag can be set by software by writing
a 1 to the ISET register. Reading the IIDX register will also clear the
corresponding bit in RIS. PSD compliant register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DONE</name>
              <description>[0:0] Flash wrapper operation completed.
This interrupt bit is set by firmware or the corresponding bit in the ISET register.
It is cleared by the corresponding bit in in the ICLR register or reading the IIDX register when this interrupt is the highest priority.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>Masked Interrupt Status Register:
The MIS register is a bit-wise AND of the contents of the IMASK and RIS
registers. This is kept mainly for ARM compatibility, and has limited use since
 the highest priority interrupt index is returned via the IIDX register.
 PSD
compliant register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DONE</name>
              <description>[0:0] Flash wrapper operation completed.
This masked interrupt bit reflects the bitwise AND of the corresponding RIS and IMASK bits.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Masked interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Masked interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Interrupt Set Register:
The ISET register allows software to write a 1 to set corresponding interrupt.

Safety:
This meets a safety requirement to allow software diagnostics to trigger
interrupts.
PSD compliant register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DONE</name>
              <description>[0:0] 0: No effect
1: Set the DONE interrupt in the RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set IPSTANDARD.RIS bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Interrupt Clear Register.
The ICLR register allows allows software to write a 1 to clear corresponding
interrupt.
PSD compliant register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DONE</name>
              <description>[0:0] 0: No effect
1: Clear the DONE interrupt in the RIS register</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear IPSTANDARD.RIS bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing a 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DESC</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>Hardware Version Description Register:
This register identifies the flash wrapper hardware version and feature set used.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODULEID</name>
              <description>[31:16] Module ID</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>65535</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FEATUREVER</name>
              <description>[15:12] Feature set</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Maximum Value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum Value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INSTNUM</name>
              <description>[11:8] Instance number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major Revision</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor Revision</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xB401010</resetValue>
        </register>
        <register>
          <name>CMDEXEC</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Command Execute Register:
Initiates execution of the command specified in the CMDTYPE register.
This register is blocked for writes after being written to 1 and prior to
STATCMD.DONE being set by the flash wrapper hardware.
flash wrapper hardware clears this register after the processing of the command
has completed.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_1</name>
              <description>[31:1] Reserved</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Command Execute value
Initiates execution of the command specified in the CMDTYPE register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXECUTE</name>
                  <value>1</value>
                  <description>Command will execute or is executing in flash wrapper</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEXECUTE</name>
                  <value>0</value>
                  <description>Command will not execute or is not executing in flash wrapper</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CMDTYPE</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Command Type Register
This register specifies the type of command to be executed by the flash wrapper
hardware.
This register is blocked for writes after CMDEXEC is written to a 1 and
prior to STATCMD.DONE being set by the hardware to indicate that
command execution has completed.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_7</name>
              <description>[31:7] Reserved</description>
              <bitWidth>25</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SIZE</name>
              <description>[6:4] Command size</description>
              <bitWidth>3</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BANK</name>
                  <value>5</value>
                  <description>Operate on an entire flash bank</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SECTOR</name>
                  <value>4</value>
                  <description>Operate on a flash sector</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EIGHTWORD</name>
                  <value>3</value>
                  <description>Operate on 8 flash words</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FOURWORD</name>
                  <value>2</value>
                  <description>Operate on 4 flash words</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWOWORD</name>
                  <value>1</value>
                  <description>Operate on 2 flash words</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONEWORD</name>
                  <value>0</value>
                  <description>Operate on 1 flash word</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_3</name>
              <description>[3:3] Reserved</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>COMMAND</name>
              <description>[2:0] Command type</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLANKVERIFY</name>
                  <value>6</value>
                  <description>Blank Verify - Check whether a flash word is in the erased state.
This command may only be used with CMDTYPE.SIZE = ONEWORD</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEARSTATUS</name>
                  <value>5</value>
                  <description>Clear Status - Clear status bits in FW_SMSTAT only.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODECHANGE</name>
                  <value>4</value>
                  <description>Mode Change - Perform a mode change only, no other operation.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READVERIFY</name>
                  <value>3</value>
                  <description>Read Verify - Perform a standalone read verify operation.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERASE</name>
                  <value>2</value>
                  <description>Erase</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PROGRAM</name>
                  <value>1</value>
                  <description>Program</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOOP</name>
                  <value>0</value>
                  <description>No Operation</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CMDCTL</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Command Control Register
This register configures specific capabilities of the state machine for related to
the execution of a command.
This register is blocked for writes after CMDEXEC is written to a 1 and
prior to STATCMD.DONE being set by the hardware to indicate that
command execution has completed.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_22</name>
              <description>[31:22] Reserved</description>
              <bitWidth>10</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DATAVEREN</name>
              <description>[21:21] Enable invalid data verify.
This checks for 0-$gt;1 transitions in the memory when
a program operation is initiated.  If such a transition is found, the program will
fail with an error without doing any programming.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSERASEDIS</name>
              <description>[20:20] Disable Stair-Step Erase.  If set, the default VHV trim voltage setting will be used
for all erase pulses.
By default, this bit is reset, meaning that the VHV voltage will be stepped during
successive erase pulses.  The step count, step voltage, begin and end voltages
are all hard-wired.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>1</value>
                  <description>Disable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>0</value>
                  <description>Enable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[19:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDRXLATEOVR</name>
              <description>[16:16] Override hardware address translation of address in CMDADDR from a
system address to a bank address and bank ID.  Use data written to
CMDADDR directly as the bank address.  Use the value written to
CMDCTL.BANKSEL directly as the bank ID.  Use the value written to
CMDCTL.REGIONSEL directly as the region ID.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OVERRIDE</name>
                  <value>1</value>
                  <description>Override</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOOVERRIDE</name>
                  <value>0</value>
                  <description>Do not override</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED14</name>
              <description>[15:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED_13</name>
              <description>[13:13] Reserved</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>REGIONSEL</name>
              <description>[12:9] Bank Region
A specific region ID can be written to this field to indicate to which region an
operation should be applied if CMDCTL.ADDRXLATEOVR is set.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENGR</name>
                  <value>8</value>
                  <description>Engr Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIM</name>
                  <value>4</value>
                  <description>Trim Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONMAIN</name>
                  <value>2</value>
                  <description>Non-Main Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MAIN</name>
                  <value>1</value>
                  <description>Main Region</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[8:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODESEL</name>
              <description>[3:0] Mode
This field is only used for the Mode Change command type.  Otherwise, bank
and pump modes are set automaticlly via the NW hardware.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERASEBNK</name>
                  <value>15</value>
                  <description>Erase Bank</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMMW</name>
                  <value>14</value>
                  <description>Program Multiple Word</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERASESECT</name>
                  <value>12</value>
                  <description>Erase Sector</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERASEVER</name>
                  <value>11</value>
                  <description>Erase Verify Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMSW</name>
                  <value>10</value>
                  <description>Program Single Word</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMVER</name>
                  <value>9</value>
                  <description>Program Verify Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG1B</name>
                  <value>7</value>
                  <description>Read Margin 1B Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG0B</name>
                  <value>6</value>
                  <description>Read Margin 0B Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG1</name>
                  <value>4</value>
                  <description>Read Margin 1 Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG0</name>
                  <value>2</value>
                  <description>Read Margin 0 Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READ</name>
                  <value>0</value>
                  <description>Read Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CMDADDR</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>Command Address Register:
This register forms the target address of a command.  The use cases are as
follows:
1)	For single-word program, this address indicates the flash bank word to be
	programmed.
2)	For multi-word program, this address indicates the first flash bank address
	for the program.  The address will be incremented for further words.
3)	For sector erase, this address indicates the sector to be erased.
4)	For bank erase, the address indicates the bank to be erased.
5)	For read verify, the address indications follow program/erase listed above.
Note the address written to this register will be submitted for translation to the
flash wrapper address translation interface, and the translated address
will be used to access the bank.  However, if the
CMDCTL.ADDRXLATEOVR bit is set, then the address written to this register will
be used directly as the bank address.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Address value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CMDBYTEN</name>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <description>Command Program Byte Enable Register:
This register forms a per-byte enable for programming data.  For data bytes to
be programmed, a 1 must be written to the corresponding bit in this register.
Normally, all bits are written to 1, allowing program of full flash words.
However, leaving some bits 0 allows programming of 8-bit, 16-bit, 32-bit
or 64-bit portions of a flash word.
In addtion, the read verify command will ignore data bytes read from the flash
in its comparison if the corresponding CMDBYTEN bit is 0.
ECC data bytes are protected by the 1-2 MSB bits in this register, depending on
the presence of ECC and the flash word data width.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
This register is written to all 0 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_18</name>
              <description>[31:18] Reserved</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[17:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Command Byte Enable value.
A 1-bit per flash word byte value is placed in this register.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>65535</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CMDDATA0</name>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <description>Command Data Register 0
This register forms the data for a command.
For DATAWIDTH == 128:	This register represents bits 31:0 of flash word data register 0.
For DATAWIDTH == 64:		This register represents bits 31:0 of flash word data register 0.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
This register is used to aggregate masking for bits that do not
require additional program pulses during program operations, and will be
written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:
1)	Program - These registers contain the data to be programmed.
2)	Erase - These registers are not used.
3)	Read Verify - These registers contain data to be verified.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] A 32-bit data value is placed in this field.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDDATA1</name>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <description>Command Data Register 1
This register forms the data for a command.
For DATAWIDTH == 128:	This register represents bits 63:32 of flash word data register 0.
For DATAWIDTH == 64:		This register represents bits 63:32 of flash word data register 0.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to CMDSTAT.DONE being set by the flash wrapper
hardware.
This register is used to aggregate masking for bits that do not
require additional program pulses during program operations, and will be
written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:
1)	Program - These registers contain the data to be programmed.
2)	Erase - These registers are not used.
3)	Read Verify - These registers contain data to be verified.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] A 32-bit data value is placed in this field.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDDATA2</name>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <description>Command Data Register 2
This register forms the data for a command.
For DATAWIDTH == 128:	This register represents bits 95:64 of flash word data register 0.
For DATAWIDTH == 64:		This register represents bits 31:0 of flash word data register 1.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
This register is used to aggregate masking for bits that do not
require additional program pulses during program operations, and will be
written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:
1)	Program - These registers contain the data to be programmed.
2)	Erase - These registers are not used.
3)	Read Verify - These registers contain data to be verified.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] A 32-bit data value is placed in this field.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDDATA3</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Command Data Register 3
This register forms the data for a command.
For DATAWIDTH == 128:	This register represents bits 127:96 of flash word data register 0.
For DATAWIDTH == 64:		This register represents bits 63:32 of flash word data register 1.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
This register is used to aggregate masking for bits that do not
require additional program pulses during program operations, and will be
written to all 1 after the completion of all flash wrapper commands.

Use cases for the CMDDATA* registers are as follows:
1)	Program - These registers contain the data to be programmed.
2)	Erase - These registers are not used.
3)	Read Verify - These registers contain data to be verified.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] A 32-bit data value is placed in this field.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDWEPROTA</name>
          <addressOffset>0x1d0</addressOffset>
          <size>32</size>
          <description>Command WriteErase Protect A Register
This register allows the first 32 sectors of the main region to be protected from
program or erase, with 1 bit protecting each sector.  If the main region size is smaller than 32
sectors, then this register provides protection for the whole region.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
In addition, this register is used to aggregate masking for sectors that do not
require additional erase pulses during bank erase operations, and will be
written to all 1 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Each bit protects 1 sector.

bit [0]:	When 1, sector 0 of the flash memory will be protected from program
		and erase.
bit [1]:	When 1, sector 1 of the flash memory will be protected from program
		and erase.
	:
	:
bit [31]:	When 1, sector 31 of the flash memory will be protected from program
		and erase.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4294967295</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDWEPROTB</name>
          <addressOffset>0x1d4</addressOffset>
          <size>32</size>
          <description>Command WriteErase Protect B Register
This register allows main region sectors to be protected from program and
erase.  Each bit corresponds to a group of 8 sectors.
There are 3 cases for how these protect bits are applied:
1. Single-bank system:
    In the case where only a single flash bank is present,
    the first 32 sectors are protected via the CMDWEPROTA register.  Thus, the
    protection give by the bits in CMDWEPROTB begin with sector 32.
2. Multi-bank system, Bank 0:
    When multiple flash banks are present, the first
    32 sectors of bank 0 are protected via the CMDWEPROTA register.  Thus, only
    bits 4 and above of CMDWEPROTB would be applicable to bank 0.  The protection of
    bit 4 and above would begin at sector 32.  Bits 3:0
    of WEPROTB are ignored for bank 0.
3. Multi-bank system, Banks 1-N:
    For banks other than bank 0 in a multi-bank system, CMDWEPROTA has
    no effect, so the bits in CMDWEPROTB will protect these banks starting
    from sector 0.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
In addition, this register is used to aggregate masking for sectors that do not
require additional erase pulses during bank erase operations, and will be
written to all 1 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[27:0] Each bit protects a group of 8 sectors.  When a bit is 1, the associated 8 sectors
in the flash will be protected from program and erase.  A maximum of 256
sectors can be protected with this register.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>0xfffffff</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xFFFFFFF</resetValue>
        </register>
        <register>
          <name>CMDWEPROTNM</name>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <description>Command WriteErase Protect Non-Main
 Register
This register allows non-main region region sectors to be protected
from program and erase.  Each bit corresponds to 1 sector.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
In addition, this register is used to aggregate masking for sectors that do not
require additional erase pulses during bank erase operations, and will be
written to all 1 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Each bit protects 1 sector.

bit [0]:	When 1, sector 0 of the non-main region will be protected from program
		and erase.
bit [1]:	When 1, sector 1 of the non-main region will be protected from program
		and erase.
	:
	:
bit [31]:	When 1, sector 31 of the non-main will be protected from program
		and erase.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>1</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>CMDWEPROTTR</name>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <description>Command WriteErase Protect Trim
 Register
This register allows trim region sectors to be protected
from program and erase.  Each bit corresponds to 1 sector.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
In addition, this register is used to aggregate masking for sectors that do not
require additional erase pulses during bank erase operations, and will be
written to all 1 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Each bit protects 1 sector.

bit [0]:	When 1, sector 0 of the engr region will be protected from program
		and erase.
bit [1]:	When 1, sector 1 of the engr region will be protected from program
		and erase.
	:
	:
bit [31]:	When 1, sector 31 of the engr region will be protected from program
		and erase.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>1</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>CMDWEPROTEN</name>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <description>Command WriteErase Protect Engr
 Register
This register allows engr region sectors to be protected
from program and erase.  Each bit corresponds to 1 sector.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.
In addition, this register is used to aggregate masking for sectors that do not
require additional erase pulses during bank erase operations, and will be
written to all 1 after the completion of all flash wrapper commands.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Each bit protects 1 sector.

bit [0]:	When 1, sector 0 of the engr region will be protected from program
		and erase.
bit [1]:	When 1, sector 1 of the engr region will be protected from program
		and erase.
	:
	:
bit [31]:	When 1, sector 31 of the engr region will be protected from program
		and erase.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>1</value>
                  <description>Maximum value of VAL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value of VAL</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>CFGCMD</name>
          <addressOffset>0x3b0</addressOffset>
          <size>32</size>
          <description>Command Configuration Register
This register configures specific capabilities of the state machine for related to
the execution of a command.
This register is blocked for writes after CMDEXEC is written to a 1 and
prior to STATCMD.DONE being set by the hardware to indicate that
command execution has completed.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_7</name>
              <description>[31:7] Reserved</description>
              <bitWidth>25</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[6:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WAITSTATE</name>
              <description>[3:0] Wait State setting for program verify, erase verify and read verify</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x2</resetValue>
        </register>
        <register>
          <name>CFGPCNT</name>
          <addressOffset>0x3b4</addressOffset>
          <size>32</size>
          <description>Pulse Counter Configuration Register
This register allows further configuration of maximum pulse counts for
program and erase operations.
This register is blocked for writes after a 1 is written to the CMDEXEC
register and prior to STATCMD.DONE being set by the flash wrapper
hardware.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED_17_19</name>
              <description>[19:17] Reserved</description>
              <bitWidth>3</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[16:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED_15_12</name>
              <description>[15:12] Reserved</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAXPCNTVAL</name>
              <description>[11:4] Override maximum pulse counter with this value.
If MAXPCNTOVR = 0, then this field is ignored.
If MAXPCNTOVR = 1 and MAXERSPCNTOVR = 0, then this value will be used
to override the max pulse count for both program and erase.  Full max value
will be {4'h0, MAXPCNTVAL} .
If MAXPCNTOVR = 1 and MAXERSPCNTOVR = 1, then this value will be used
to override the max pulse count for program only.  Full max value will be
{4'h0, MAXPCNTVAL}.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>255</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_3_1</name>
              <description>[3:1] Reserved</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAXPCNTOVR</name>
              <description>[0:0] Override hard-wired maximum pulse count.  If MAXERSPCNTOVR
is not set, then setting this value alone will override the max pulse count for
both program and erase.  If MAXERSPCNTOVR is set, then this bit will only
control the max pulse count setting for program.
By default, this bit is 0, and a hard-wired max pulse count is used.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OVERRIDE</name>
                  <value>1</value>
                  <description>Use value from MAXPCNTVAL field as maximum puse count</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEFAULT</name>
                  <value>0</value>
                  <description>Use hard-wired (default) value for maximum pulse count</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATCMD</name>
          <addressOffset>0x3d0</addressOffset>
          <size>32</size>
          <description>Command Status Register
This register contains status regarding completion and errors of command
execution.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_13</name>
              <description>[31:13] Reserved</description>
              <bitWidth>19</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAILMISC</name>
              <description>[12:12] Command failed due to error other than write/erase protect violation or verify
error.  This is an extra bit in case a new failure mechanism is added which
requires a status bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_11_9</name>
              <description>[11:9] Reserved</description>
              <bitWidth>3</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAILINVDATA</name>
              <description>[8:8] Program command failed because an attempt was made to program a stored
0 value to a 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAILMODE</name>
              <description>[7:7] Command failed because a bank has been set to a mode other than READ.
Program and Erase commands cannot be initiated unless all banks are in READ
mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAILILLADDR</name>
              <description>[6:6] Command failed due to the use of an illegal address</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAILVERIFY</name>
              <description>[5:5] Command failed due to verify error</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FAILWEPROT</name>
              <description>[4:4] Command failed due to Write/Erase Protect Sector Violation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>1</value>
                  <description>Fail</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOFAIL</name>
                  <value>0</value>
                  <description>No Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_3</name>
              <description>[3:3] Reserved</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CMDINPROGRESS</name>
              <description>[2:2] Command In Progress</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATINPROGRESS</name>
                  <value>1</value>
                  <description>In Progress</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATCOMPLETE</name>
                  <value>0</value>
                  <description>Complete</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMDPASS</name>
              <description>[1:1] Command Pass - valid when CMD_DONE field is 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATPASS</name>
                  <value>1</value>
                  <description>Pass</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATFAIL</name>
                  <value>0</value>
                  <description>Fail</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMDDONE</name>
              <description>[0:0] Command Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STATDONE</name>
                  <value>1</value>
                  <description>Done</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STATNOTDONE</name>
                  <value>0</value>
                  <description>Not Done</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATADDR</name>
          <addressOffset>0x3d4</addressOffset>
          <size>32</size>
          <description>Current Address Counter Value
Read only register giving read access to the state machine current address.
A bank id, region id and address are stored in this register and are incremented as
necessary during execution of a command.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_26</name>
              <description>[31:26] Reserved</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BANKID</name>
              <description>[25:21] Current Bank ID
A bank indicator is stored in this register which represents the current bank on
which the state  machine is operating.  There is 1 bit per bank.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BANK4</name>
                  <value>16</value>
                  <description>Bank 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK3</name>
                  <value>8</value>
                  <description>Bank 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK2</name>
                  <value>4</value>
                  <description>Bank 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK1</name>
                  <value>2</value>
                  <description>Bank 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK0</name>
                  <value>1</value>
                  <description>Bank 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REGIONID</name>
              <description>[20:16] Current Region ID
A region indicator is stored in this register which represents the current flash
region on which the state  machine is operating.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENGR</name>
                  <value>8</value>
                  <description>Engr Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRIM</name>
                  <value>4</value>
                  <description>Trim Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONMAIN</name>
                  <value>2</value>
                  <description>Non-Main Region</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MAIN</name>
                  <value>1</value>
                  <description>Main Region</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BANKADDR</name>
              <description>[15:0] Current Bank Address
A bank offset address is stored in this register.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>65535</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x210000</resetValue>
        </register>
        <register>
          <name>STATPCNT</name>
          <addressOffset>0x3d8</addressOffset>
          <size>32</size>
          <description>Current Pulse Count Register:
Read only register giving read access to the state machine current pulse count
value for program/erase operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_12</name>
              <description>[31:12] Reserved</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PULSECNT</name>
              <description>[11:0] Current Pulse Counter Value</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>4095</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATMODE</name>
          <addressOffset>0x3dc</addressOffset>
          <size>32</size>
          <description>Mode Status Register
Indicates any banks which not in READ mode, and it indicates the mode
which the bank(s) are in.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_18</name>
              <description>[31:18] Reserved</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BANK1TRDY</name>
              <description>[17:17] Bank 1T Ready.
Bank(s) are ready for 1T access.  This is accomplished when the bank and pump
have been trimmed.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRUE</name>
                  <value>1</value>
                  <description>Ready</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALSE</name>
                  <value>0</value>
                  <description>Not ready</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BANK2TRDY</name>
              <description>[16:16] Bank 2T Ready.
Bank(s) are ready for 2T access.  This is accomplished when the pump has
fully driven power rails to the bank(s).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRUE</name>
                  <value>1</value>
                  <description>Ready</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALSE</name>
                  <value>0</value>
                  <description>Not ready</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_15_12</name>
              <description>[15:12] Reserved</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BANKMODE</name>
              <description>[11:8] Indicates mode of bank(s) that are not in READ mode</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERASEBNK</name>
                  <value>15</value>
                  <description>Erase Bank</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMMW</name>
                  <value>14</value>
                  <description>Program Multiple Word</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERASESECT</name>
                  <value>12</value>
                  <description>Erase Sector</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERASEVER</name>
                  <value>11</value>
                  <description>Erase Verify Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMSW</name>
                  <value>10</value>
                  <description>Program Single Word</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PGMVER</name>
                  <value>9</value>
                  <description>Program Verify Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG1B</name>
                  <value>7</value>
                  <description>Read Margin 1B Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG0B</name>
                  <value>6</value>
                  <description>Read Margin 0B Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG1</name>
                  <value>4</value>
                  <description>Read Margin 1 Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDMARG0</name>
                  <value>2</value>
                  <description>Read Margin 0 Mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READ</name>
                  <value>0</value>
                  <description>Read Mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_7_5</name>
              <description>[7:5] Reserved</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BANKNOTINRD</name>
              <description>[4:0] Bank not in read mode.
Indicates which banks are not in READ mode.  There is 1 bit per bank.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BANK4</name>
                  <value>16</value>
                  <description>Bank 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK3</name>
                  <value>8</value>
                  <description>Bank 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK2</name>
                  <value>4</value>
                  <description>Bank 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK1</name>
                  <value>2</value>
                  <description>Bank 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BANK0</name>
                  <value>1</value>
                  <description>Bank 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>GBLINFO0</name>
          <addressOffset>0x3f0</addressOffset>
          <size>32</size>
          <description>Global Info 0 Register
Read only register detailing information about sector size and number of banks
present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_19</name>
              <description>[31:19] Reserved</description>
              <bitWidth>13</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMBANKS</name>
              <description>[18:16] Number of banks instantiated
Minimum:	1
Maximum:	5</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>5</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>1</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECTORSIZE</name>
              <description>[15:0] Sector size in bytes</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TWOKB</name>
                  <value>2048</value>
                  <description>Sector size is TWOKB</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONEKB</name>
                  <value>1024</value>
                  <description>Sector size is ONEKB</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x10800</resetValue>
        </register>
        <register>
          <name>GBLINFO1</name>
          <addressOffset>0x3f4</addressOffset>
          <size>32</size>
          <description>Global Info 1 Register
Read only register detailing information about data, ecc and redundant data
widths in bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_19</name>
              <description>[31:19] Reserved</description>
              <bitWidth>13</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REDWIDTH</name>
              <description>[18:16] Redundant data width in bits</description>
              <bitWidth>3</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>W4BIT</name>
                  <value>4</value>
                  <description>Redundant data width is 4 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W2BIT</name>
                  <value>2</value>
                  <description>Redundant data width is 2 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W0BIT</name>
                  <value>0</value>
                  <description>Redundant data width is 0.  Redundancy/Repair not present.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED_15_13</name>
              <description>[15:13] Reserved</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ECCWIDTH</name>
              <description>[12:8] ECC data width in bits</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>W16BIT</name>
                  <value>16</value>
                  <description>ECC data width is 16 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W8BIT</name>
                  <value>8</value>
                  <description>ECC data width is 8 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W0BIT</name>
                  <value>0</value>
                  <description>ECC data width is 0.  ECC not used.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATAWIDTH</name>
              <description>[7:0] Data width in bits</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>W128BIT</name>
                  <value>128</value>
                  <description>Data width is 128 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>W64BIT</name>
                  <value>64</value>
                  <description>Data width is 64 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x40080</resetValue>
        </register>
        <register>
          <name>GBLINFO2</name>
          <addressOffset>0x3f8</addressOffset>
          <size>32</size>
          <description>Global Info 2 Register
Read only register detailing information about the number of data registers
present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_4</name>
              <description>[31:4] Reserved</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATAREGISTERS</name>
              <description>[3:0] Number of data registers present.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>8</value>
                  <description>Maximum value of DATAREGISTERS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>1</value>
                  <description>Minimum value of DATAREGISTERS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>BANK0INFO0</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Bank Info 0 Register for bank 0.
Read only register detailing information about Main region size in the bank.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_12</name>
              <description>[31:12] Reserved</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAINSIZE</name>
              <description>[11:0] Main region size in sectors
Minimum:	0x8 (8)
Maximum:	0x200 (512)</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXSECTORS</name>
                  <value>512</value>
                  <description>Maximum value of MAINSIZE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINSECTORS</name>
                  <value>8</value>
                  <description>Minimum value of MAINSIZE</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x100</resetValue>
        </register>
        <register>
          <name>BANK0INFO1</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Bank Info1 Register for bank 0.
Read only register detailing information about Non-Main, Trim, and Engr
region sizes in the bank.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED_31_24</name>
              <description>[31:24] Reserved</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENGRSIZE</name>
              <description>[23:16] Engr region size in sectors
Minimum:	0x0 (0)
Maximum:	0x10 (16)</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXSECTORS</name>
                  <value>32</value>
                  <description>Maximum value of ENGRSIZE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINSECTORS</name>
                  <value>0</value>
                  <description>Minimum value of ENGRSIZE</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRIMSIZE</name>
              <description>[15:8] Trim region size in sectors
Minimum:	0x0 (0)
Maximum:	0x10 (16)</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXSECTORS</name>
                  <value>32</value>
                  <description>Maximum value of TRIMSIZE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINSECTORS</name>
                  <value>0</value>
                  <description>Minimum value of TRIMSIZE</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NONMAINSIZE</name>
              <description>[7:0] Non-main region size in sectors
Minimum:	0x0 (0)
Maximum:	0x10 (16)</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXSECTORS</name>
                  <value>32</value>
                  <description>Maximum value of NONMAINSIZE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINSECTORS</name>
                  <value>0</value>
                  <description>Minimum value of NONMAINSIZE</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x10101</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYSTIM</name>
      <baseAddress>0x40022000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>SVT System Timer Module</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register identifies the peripheral and its exact version.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exists in SOC, this field can identify the instance number 0-15</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP 0-15</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP 0-15.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x94431010</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Systimer counter overflow event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Systimer channel 4 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Systimer channel 3 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Systimer channel 2 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Systimer channel 1 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Systimer channel 0 event interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Raw interrupt status for Systimer counter overflow event.
This bit is set to 1 when an event is received on SysTimer Overflow occurs.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Raw interrupt status for channel 4 event.
This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 4.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Raw interrupt status for channel 3 event.
This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 3.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Raw interrupt status for channel 2 Event.
This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Raw interrupt status for channel 1 event.
This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Raw interrupt status for channel 0 event.
This bit is set to 1 when a CAPTURE or COMPARE event is received on channel 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Mask Interrupt status for Systimer counter overflow Event in MIS register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Mask interrupt status for channel 4 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Mask interrupt status for channel 3 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Mask interrupt status for channel 2 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Mask interrupt status for channel 1 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Mask interrupt status for channel 0 event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Sets Systimer counter overflow  interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Sets channel 4 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Sets channel 3 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Sets channel 2 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Sets channel 1 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Sets channel 0 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Clears Systimer counter overflow  interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Clears channel 4 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Clears channel 3 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Clears channel 2 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Clears channel 1 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Clears channel 0 interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Sets Timer Overflow Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Sets channel4 Event Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Sets channel3 Event Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Sets channel2 Event Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Sets channel1 Event Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Sets channel0 Event Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OVFL</name>
              <description>[5:5] Clears Timer Overflow Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV4</name>
              <description>[4:4] Clears channel4 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV3</name>
              <description>[3:3] Clears channel3 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV2</name>
              <description>[2:2] Clears channel2 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV1</name>
              <description>[1:1] Clears channel1 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EV0</name>
              <description>[0:0] Clears channel0 Event Interrupt Mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <description>Emulation control register. This register controls the behavior of the IP related to core halted input.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt control.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>1</value>
                  <description>Freeze option. The IP freezes functionality when the core halted input is asserted, and resumes when it is deasserted. The freeze can either be immediate or after the IP has reached a boundary from where it can resume without corruption.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN</name>
                  <value>0</value>
                  <description>Free run option. The IP ignores the state of the core halted input.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital test bus control register. This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[3:0] Digital test bus selection mux control.

Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>All 16 observation signals are set to zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIME250N</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Systimer Counter Value. This 32-bit value reads out bits [31:0] of the systimer counter. The counter is 34-bit and runs on CLKSVT/12. It maintains a resolution of 250ns with a range of about 17.9m.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] 32-bit counter value [31:0]. This will provide a 250ns resolution and a range of 17.9m.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIME1U</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Systimer Counter Value. This 32-bit value reads out bits[33:2] of the systimer counter. The counter is 34-bit and runs on CLKSVT/12. It maintains a resolution of 1us with a range of about 1 h 11m.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] 32-bit counter value [33:2]. This will provide a resolution of 1us and a range of 1hr and 11m.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>OUT</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Systimer's channel Output Event Values</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT4</name>
              <description>[4:4] Output Value of channel 4.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Event occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Event did not occur.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT3</name>
              <description>[3:3] Output Value of channel 3.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Event occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Event did not occur.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>[2:2] Output Value of channel 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Event occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Event did not occur.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[1:1] Output Value of channel 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Event occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Event did not occur.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[0:0] Output Value of channel 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Event occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Event did not occur.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH0CFG</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Systimer channel 0 configuration. This channel has configurability for 250ns and 1us based capture and compare operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RES</name>
              <description>[4:4] This bit decides the RESOLUTION of the channel that will be used.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NS</name>
                  <value>1</value>
                  <description>channel Works in Timer's 250ns resolution</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>US</name>
                  <value>0</value>
                  <description>channel Works in Timer's 1us Resolution.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REARM</name>
              <description>[3:3] When Rearm is enabled the channel remains in continous capture mode. Otherwise it'll be in One shot capture mode. Rearm is only valid for capture mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Re arm is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Re Arm is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INP</name>
              <description>[2:1] Decides the channel input signal's mode. Setting the Value as 2'b11 selects the Rise Function.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>2</value>
                  <description>Capture on both Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Capture on Falling Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Capture on rising edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Decides the channel mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAPT</name>
                  <value>1</value>
                  <description>channel is in capture mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>channel is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH1CFG</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Systimer channel 1 configuration. This channel works in 1us based capture and compare operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REARM</name>
              <description>[3:3] When Rearm is enabled the channel remains in continous capture mode. Otherwise it'll be in One shot capture mode. Rearm is only valid for capture mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Re arm is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Re Arm is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INP</name>
              <description>[2:1] Decides the channel input signal's mode. Setting the Value as 2'b11 selects the Rise Function</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>2</value>
                  <description>Capture on both Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Capture on Falling Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Capture on rising edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Decides the channel mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAPT</name>
                  <value>1</value>
                  <description>channel is in capture mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>channel is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH2CFG</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Systimer channel 2 configuration. This channel works in 250ns based capture and compare operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REARM</name>
              <description>[3:3] When Rearm is enabled the channel remains in continous capture mode. Otherwise it'll be in One shot capture mode. Rearm is only valid for capture mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Re arm is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Re Arm is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INP</name>
              <description>[2:1] Decides the channel input signal's mode. Setting the Value as 2'b11 selects the Rise Function</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>2</value>
                  <description>Capture on both Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Capture on Falling Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Capture on rising edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Decides the channel mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAPT</name>
                  <value>1</value>
                  <description>channel is in capture mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>channel is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH3CFG</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Systimer channel 3 configuration.  This channel works in 250ns based capture and compare operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REARM</name>
              <description>[3:3] When Rearm is enabled the channel remains in continous capture mode. Otherwise it'll be in One shot capture mode. Rearm is only valid for capture mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Re arm is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Re Arm is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INP</name>
              <description>[2:1] Decides the channel input signal's mode. Setting the Value as 2'b11 selects the Rise Function</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>2</value>
                  <description>Capture on both Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Capture on Falling Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Capture on rising edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Decides the channel mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAPT</name>
                  <value>1</value>
                  <description>channel is in capture mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>channel is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH4CFG</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Systimer channel 4 configuration.  This channel works in 250ns based capture and compare operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REARM</name>
              <description>[3:3] When Rearm is enabled the channel remains in continous capture mode. Otherwise it'll be in One shot capture mode. Rearm is only valid for capture mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Re arm is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Re Arm is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INP</name>
              <description>[2:1] Decides the channel input signal's mode. Setting the Value as 2'b11 selects the Rise Function</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>2</value>
                  <description>Capture on both Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>1</value>
                  <description>Capture on Falling Edge</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>0</value>
                  <description>Capture on rising edge</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[0:0] Decides the channel mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CAPT</name>
                  <value>1</value>
                  <description>channel is in capture mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>channel is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH0CC</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>System Timer channel 0 Capture/Compare Register. This Register when written with any compare value will arm the channel to work in compare mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH1CC</name>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <description>System Timer channel 1 Capture/Compare Register. This Register when written with any compare value will arm the channel to work in compare mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH2CC</name>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <description>System Timer channel 2 Capture/Compare Register. This Register when written with any compare value will arm the channel to work in compare mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH3CC</name>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <description>System Timer channel 3 Capture/Compare Register. This Register when written with any compare value will arm the channel to work in compare mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH4CC</name>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <description>System Timer channel 4 Capture/Compare Register. This Register when written with any compare value will arm the channel to work in compare mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TIMEBIT</name>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <description>Systimer Bit. This Register will be used to specify which TIME bit is required by LGPT to be forwarded from SYSTIMER.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] The corresponding bit will have value '1' rest should be '0'. If more than one bit is asserted, output is "or" of all the bits.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIT17</name>
                  <value>32768</value>
                  <description>Bit17 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT16</name>
                  <value>16384</value>
                  <description>Bit16 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT15</name>
                  <value>8192</value>
                  <description>Bit15 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT14</name>
                  <value>4096</value>
                  <description>Bit14 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT13</name>
                  <value>2048</value>
                  <description>Bit13 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT12</name>
                  <value>1024</value>
                  <description>Bit12 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT11</name>
                  <value>512</value>
                  <description>Bit11 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT10</name>
                  <value>256</value>
                  <description>Bit10 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT9</name>
                  <value>128</value>
                  <description>Bit9 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT8</name>
                  <value>64</value>
                  <description>Bit8 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT7</name>
                  <value>32</value>
                  <description>Bit7 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT6</name>
                  <value>16</value>
                  <description>Bit6 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT5</name>
                  <value>8</value>
                  <description>Bit5 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT4</name>
                  <value>4</value>
                  <description>Bit4 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT3</name>
                  <value>2</value>
                  <description>Bit3 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT2</name>
                  <value>1</value>
                  <description>Bit2 is forwarded to the event fabric.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOBIT</name>
                  <value>0</value>
                  <description>No bit is forwarded to the event fabric.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>KP</name>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <description>PI filter's Proportional Gain Value</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[3:0] Proportional Error is left shifted by this value.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x5</resetValue>
        </register>
        <register>
          <name>KI</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>PI filter's Accumulator's Gain Value</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[3:0] Accumulated Error is left shifted by this value.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATUS</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Systimer status register. This register can be used to read the running status of the timer and  to resync the Systimer with RTC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYNCUP</name>
              <description>[4:4] This bit indicates sync status of Systimer with RTC. The bitfield has a reset value of '1' , which gets cleared to '0' after  the systimer synchronizes with RTC on the first LFTICK edge. A write to this bit resynchronizes the Systimer with RTC on the next LFTICK edge. A read value of '1'  indicates the synchronization is ongoing and a read of '0' indicates the synchronization is done.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] This bit indicates if the system time is initialized and running.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN</name>
                  <value>1</value>
                  <description>system timer is running</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0</value>
                  <description>system timer is not running.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x10</resetValue>
        </register>
        <register>
          <name>ARMSET</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>ARMSET on read gives out the status of the 5 channels	
	1.	channel state UNARMED returns 0
	2.	channel state CAPTURE or COMPARE returns 1 
A write to ARMSET has for each channel the following effect:
1.	If ARMSTA[x]==0  -$gt; no effect
2.	If ARMSTA[x]==1 and channel x is in CAPTURE state then no effect on the channel
3.	Else Set channel in COMPARE mode using existing CHxVAL value</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CH4</name>
              <description>[4:4] Arming channel 4 for either compare or capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>if channel 3 is in CAPTURE state then no effect on the channel Else  Set channel in COMPARE mode using existing CH3
VAL value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH3</name>
              <description>[3:3] Arming channel 3 for either compare or capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>if channel 3 is in CAPTURE state then no effect on the channel Else  Set channel in COMPARE mode using existing CH3
VAL value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH2</name>
              <description>[2:2] Arming channel 2 for either compare or capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>if channel 2 is in CAPTURE state then no effect on the channel Else  Set channel in COMPARE mode using existing CH2VAL value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1</name>
              <description>[1:1] Arming channel 1 for either compare or capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>if channel 1 is in CAPTURE state then no effect on the channel Else  Set channel in COMPARE mode using existing CH1VAL value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0</name>
              <description>[0:0] Arming channel 0 for either compare or capture operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>if channel 0 is in CAPTURE state then no effect on the channel
3.	Else  Set channel in COMPARE mode using existing CH0VAL value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ARMCLR</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>ARMCLR on read gives out the status of the 5 channels	
	1.	channel state UNARMED returns 0
	2.	channel state CAPTURE or COMPARE returns 1 
A write to ARMCLR has for each channel the following effect:
	1.	If ARMCLR[x]==0 no effect
	2.	Else Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CH4</name>
              <description>[4:4] Disarming channel 4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH3</name>
              <description>[3:3] Disarming channel 3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH2</name>
              <description>[2:2] Disarming channel 2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1</name>
              <description>[1:1] Disarming channel 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0</name>
              <description>[0:0] Disarming channel 0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set channel in UNARMED state without triggering event unless a compare/capture event happens in the same cycle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect on the channel</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH0CCSR</name>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <description>Save/restore alias register for channel 0. A read to this register behaves exactly as a read to CH0CC.
A write to CH0CCSR sets CH0VAL value of register without affecting channel state or configuration</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH1CCSR</name>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <description>Save/restore alias registers channel 1. i.	A read to CH1CCSR behaves exactly as a read to CH1VAL.
A write to this register sets CH0CC.VAL without affecting channel state or configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH2CCSR</name>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <description>Save/restore alias registers channel 2. i.	A read to CH2CCSR behaves exactly as a read to CH2VAL.
A write to CH2CCSR sets CH2VAL value of register without affecting channel state or configuration</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH3CCSR</name>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <description>Save/restore alias registers channel 3. i.	A read to CH3CCSR behaves exactly as a read to CH3VAL.
A write to CH3CCSR sets CH3VAL value of register without affecting channel state or configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CH4CCSR</name>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <description>Save/restore alias registers channel 4. i.	A read to CH4CCSR behaves exactly as a read to CH4VAL.
A write to CH4CCSR sets CH4VAL value of register without affecting channel state or configuration.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Capture/compare value</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO</name>
      <baseAddress>0x40023000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>MCU GPIO - I/F for controlling and reading IO status and IO event status</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Provides module ID, revision information, instance index</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>65535</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] 0: STDIP MMRs do not exist
1:15: These MMRs begin at offset 64*STDIPOFF from IP base address</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] If multiple instances of IP exists in SOC, this field can identify the instance number 0-15</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision version of IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision version of IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>15</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x7C491010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Provide IP-specific instance information</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMDIO</name>
              <description>[5:0] This provides the total number of DIOs supported by GPIO. The number of DIOs supprted is NUMDIO + 1</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>63</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x19</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask for DIO pins</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Interrupt mask for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Interrupt mask for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Interrupt mask for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Interrupt mask for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Interrupt mask for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Interrupt mask for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Interrupt mask for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Interrupt mask for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Interrupt mask for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Interrupt mask for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Interrupt mask for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Interrupt mask for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Interrupt mask for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Interrupt mask for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Interrupt mask for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Interrupt mask for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Interrupt mask for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Interrupt mask for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Interrupt mask for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Interrupt mask for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Interrupt mask for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Interrupt mask for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Interrupt mask for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Interrupt mask for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Interrupt mask for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Interrupt mask for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Raw interrupt flag for DIO pins</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Raw interrupt flag for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Raw interrupt flag for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Raw interrupt flag for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Raw interrupt flag for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Raw interrupt flag for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Raw interrupt flag for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Raw interrupt flag for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Raw interrupt flag for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Raw interrupt flag for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Raw interrupt flag for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Raw interrupt flag for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Raw interrupt flag for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Raw interrupt flag for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Raw interrupt flag for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Raw interrupt flag for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Raw interrupt flag for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Raw interrupt flag for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Raw interrupt flag for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Raw interrupt flag for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Raw interrupt flag for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Raw interrupt flag for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Raw interrupt flag for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Raw interrupt flag for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Raw interrupt flag for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Raw interrupt flag for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Raw interrupt flag for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Masked interrupt flag for DIO pins</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Masked interrupt flag for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Masked interrupt flag for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Masked interrupt flag for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Masked interrupt flag for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Masked interrupt flag for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Masked interrupt flag for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Masked interrupt flag for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Masked interrupt flag for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Masked interrupt flag for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Masked interrupt flag for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Masked interrupt flag for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Masked interrupt flag for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Masked interrupt flag for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Masked interrupt flag for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Masked interrupt flag for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Masked interrupt flag for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Masked interrupt flag for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Masked interrupt flag for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Masked interrupt flag for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Masked interrupt flag for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Masked interrupt flag for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Masked interrupt flag for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Masked interrupt flag for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Masked interrupt flag for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Masked interrupt flag for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Masked interrupt flag for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occured</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Set interrupt flag in RIS by writing a one</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Set DIO25 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Set DIO24 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Set DIO23 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Set DIO22 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Set DIO21 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Set DIO20 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Set DIO19 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Set DIO18 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Set DIO17 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Set DIO16 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Set DIO15 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Set DIO14 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Set DIO13 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Set DIO12 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Set DIO11 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Set DIO10 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Set DIO9 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Set DIO8 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Set DIO7 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Set DIO6 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Set DIO5 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Set DIO4 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Set DIO3 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Set DIO2 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Set DIO1 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Set DIO0 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Clear interrupt flag in RIS by writing a one</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Clears DIO25 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Clears DIO24 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Clears DIO23 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Clears DIO22 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Clears DIO21 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Clears DIO20 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Clears DIO19 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Clears DIO18 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Clears DIO17 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Clears DIO16 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Clears DIO15 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Clears DIO14 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Clears DIO13 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Clears DIO12 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Clears DIO11 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Clears DIO10 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Clears DIO9 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Clears DIO8 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Clears DIO7 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Clears DIO6 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Clears DIO5 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Clears DIO4 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Clears DIO3 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Clears DIO2 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Clears DIO1 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Clears DIO0 in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Set interrupt mask in IMASK by writing a one</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Sets DIO25 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Sets DIO24 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Sets DIO23 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Sets DIO22 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Sets DIO21 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Sets DIO20 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Sets DIO19 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Sets DIO18 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Sets DIO17 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Sets DIO16 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Sets DIO15 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Sets DIO14 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Sets DIO13 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Sets DIO12 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Sets DIO11 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Sets DIO10 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Sets DIO9 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Sets DIO8 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Sets DIO7 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Sets DIO6 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Sets DIO5 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Sets DIO4 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Sets DIO3 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Sets DIO2 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Sets DIO1 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Sets DIO0 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Clear interrupt mask in IMASK by writing a one</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Clears DIO25 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Clears DIO24 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Clears DIO23 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Clears DIO22 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Clears DIO21 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Clears DIO20 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Clears DIO19 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Clears DIO18 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Clears DIO17 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Clears DIO16 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Clears DIO15 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Clears DIO14 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Clears DIO13 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Clears DIO12 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Clears DIO11 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Clears DIO10 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Clears DIO9 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Clears DIO8 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Clears DIO7 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Clears DIO6 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Clears DIO5 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Clears DIO4 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Clears DIO3 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Clears DIO2 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Clears DIO1 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Clears DIO0 in IMASK</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Digital test bus mux selection</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[2:0] DTB MUX select pin value</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GRP7</name>
                  <value>7</value>
                  <description>Selects test group 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP6</name>
                  <value>6</value>
                  <description>Selects test group 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP5</name>
                  <value>5</value>
                  <description>Selects test group 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP4</name>
                  <value>4</value>
                  <description>Selects test group 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP3</name>
                  <value>3</value>
                  <description>Selects test group 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP2</name>
                  <value>2</value>
                  <description>Selects test group 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP1</name>
                  <value>1</value>
                  <description>Selects test group 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>DTB output from peripheral is 0x0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT3_0</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Data out 3 to 0. Alias register for byte access to DOUT31_0[3:0] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO3</name>
              <description>[24:24] Data output for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO2</name>
              <description>[16:16] Data output for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO1</name>
              <description>[8:8] Data output for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data output for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT7_4</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Data out 7 to 4. Alias register for byte access to DOUT31_0[7:4] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO7</name>
              <description>[24:24] Data output for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO6</name>
              <description>[16:16] Data output for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO5</name>
              <description>[8:8] Data output for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO4</name>
              <description>[0:0] Data output for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT11_8</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Data out 11 to 8. Alias register for byte access to DOUT31_0[11:8] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO11</name>
              <description>[24:24] Data output for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO10</name>
              <description>[16:16] Data output for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO9</name>
              <description>[8:8] Data output for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO8</name>
              <description>[0:0] Data output for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT15_12</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Data out 15 to 12. Alias register for byte access to DOUT31_0[15:12] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO15</name>
              <description>[24:24] Data output for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO14</name>
              <description>[16:16] Data output for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO13</name>
              <description>[8:8] Data output for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO12</name>
              <description>[0:0] Data output for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT19_16</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Data out 19 to 16. Alias register for byte access to DOUT31_0[19:16] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO19</name>
              <description>[24:24] Data output for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO18</name>
              <description>[16:16] Data output for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO17</name>
              <description>[8:8] Data output for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO16</name>
              <description>[0:0] Data output for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT23_20</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Data out 23 to 20. Alias register for byte access to DOUT31_0[23:20] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO23</name>
              <description>[24:24] Data output for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO22</name>
              <description>[16:16] Data output for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO21</name>
              <description>[8:8] Data output for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO20</name>
              <description>[0:0] Data output for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT27_24</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Data out 27 to 24. Alias register for byte access to DOUT31_0[27:24] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[8:8] Data output for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO24</name>
              <description>[0:0] Data output for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUT31_0</name>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <description>Data Output for DIO 31 to 0 pins.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Data output for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Data output for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Data output for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Data output for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Data output for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Data output for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Data output for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Data output for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Data output for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Data output for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Data output for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Data output for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Data output for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Data output for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Data output for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Data output for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Data output for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Data output for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Data output for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Data output for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Data output for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Data output for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Data output for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Data output for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Data output for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data output for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Output is set to 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Output is set to 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTSET31_0</name>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <description>Data output set for DIO 31 to 0 pins. Writing 1 to a bit position sets the corresponding bit in the DOUT31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Set bit DIO25 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Set bit DIO24 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Set bit DIO23 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Set bit DIO22 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Set bit DIO21 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Set bit DIO20 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Set bit DIO19 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Set bit DIO18 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Set bit DIO17 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Set bit DIO16 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Set bit DIO15 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Set bit DIO14 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Set bit DIO13 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Set bit DIO12 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Set bit DIO11 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Set bit DIO10 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Set bit DIO9 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Set bit DIO8 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Set bit DIO7 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Set bit DIO6 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Set bit DIO5 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Set bit DIO4 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Set bit DIO3 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Set bit DIO2 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Set bit DIO1 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Set bit DIO0 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTCLR31_0</name>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <description>Data output clear for DIO 31 to 0 pins. Writing 1 to a bit position clears the corresponding bit in the DOUT31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Clear bit DIO25 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Clear bit DIO24 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Clear bit DIO23 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Clear bit DIO22 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Clear bit DIO21 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Clear bit DIO20 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Clear bit DIO19 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Clear bit DIO18 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Clear bit DIO17 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Clear bit DIO16 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Clear bit DIO15 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Clear bit DIO14 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Clear bit DIO13 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Clear bit DIO12 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Clear bit DIO11 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Clear bit DIO10 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Clear bit DIO9 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Clear bit DIO8 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Clear bit DIO7 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Clear bit DIO6 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Clear bit DIO5 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Clear bit DIO4 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Clear bit DIO3 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Clear bit DIO2 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Clear bit DIO1 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Clear bit DIO0 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL31_0</name>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <description>Data output toggle for DIO 31 to 0 pins. Writing 1 to a bit position will invert the corresponding bit in DOUT31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Toggles bit DIO25 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Toggles bit DIO24 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Toggles bit DIO23 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Toggles bit DIO22 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Toggles bit DIO21 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Toggles bit DIO20 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Toggles bit DIO19 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Toggles bit DIO18 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Toggles bit DIO17 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Toggles bit DIO16 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Toggles bit DIO15 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Toggles bit DIO14 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Toggles bit DIO13 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Toggles bit DIO12 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Toggles bit DIO11 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Toggles bit DIO10 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Toggles bit DIO9 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Toggles bit DIO8 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Toggles bit DIO7 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Toggles bit DIO6 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Toggles bit DIO5 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Toggles bit DIO4 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Toggles bit DIO3 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Toggles bit DIO2 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Toggles bit DIO1 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Toggles bit DIO0 in DOUT31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL3_0</name>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <description>Data out toggle 3 to 0. Alias register for byte access to DOUTTGL31_0[3:0] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO3</name>
              <description>[24:24] Data output toggle for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO2</name>
              <description>[16:16] Data output toggle for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO1</name>
              <description>[8:8] Data output toggle for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data output toggle for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL7_4</name>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <description>Data out toggle 7 to 4. Alias register for byte access to DOUTTGL31_0[7:4] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO7</name>
              <description>[24:24] Data output toggle for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO6</name>
              <description>[16:16] Data output toggle for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO5</name>
              <description>[8:8] Data output toggle for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO4</name>
              <description>[0:0] Data output toggle for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL11_8</name>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <description>Data out toggle 11 to 8. Alias register for byte access to DOUTTGL31_0[11:8] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO11</name>
              <description>[24:24] Data output toggle for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO10</name>
              <description>[16:16] Data output toggle for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO9</name>
              <description>[8:8] Data output toggle for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO8</name>
              <description>[0:0] Data output toggle for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL15_12</name>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <description>Data out toggle 15 to 12. Alias register for byte access to DOUTTGL31_0[15:12] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO15</name>
              <description>[24:24] Data output toggle for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO14</name>
              <description>[16:16] Data output toggle for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO13</name>
              <description>[8:8] Data output toggle for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO12</name>
              <description>[0:0] Data output toggle for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL19_16</name>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <description>Data out toggle 19 to 16. Alias register for byte access to DOUTTGL31_0[19:16] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO19</name>
              <description>[24:24] Data output toggle for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO18</name>
              <description>[16:16] Data output toggle for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO17</name>
              <description>[8:8] Data output toggle for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO16</name>
              <description>[0:0] Data output toggle for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL23_20</name>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <description>Data out toggle 23 to 20. Alias register for byte access to DOUTTGL31_0[23:20] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO23</name>
              <description>[24:24] Data output toggle for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO22</name>
              <description>[16:16] Data output toggle for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO21</name>
              <description>[8:8] Data output toggle for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO20</name>
              <description>[0:0] Data output toggle for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOUTTGL27_24</name>
          <addressOffset>0x318</addressOffset>
          <size>32</size>
          <description>Data out toggle 27 to 24. Alias register for byte access to DOUTTGL31_0[27:24] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[8:8] Data output toggle for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO24</name>
              <description>[0:0] Data output toggle for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE3_0</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Data out enable 3 to 0. Alias register for byte access to DOE31_0[3:0] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO3</name>
              <description>[24:24] Data output enable for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO2</name>
              <description>[16:16] Data output enable for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO1</name>
              <description>[8:8] Data output enable for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data output enable for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE7_4</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Data out enable 7 to 4. Alias register for byte access to DOE31_0[7:4] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO7</name>
              <description>[24:24] Data output enable for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO6</name>
              <description>[16:16] Data output enable for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO5</name>
              <description>[8:8] Data output enable for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO4</name>
              <description>[0:0] Data output enable for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE11_8</name>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <description>Data out enable 11 to 8. Alias register for byte access to DOE31_0[11:8] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO11</name>
              <description>[24:24] Data output enable for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO10</name>
              <description>[16:16] Data output enable for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO9</name>
              <description>[8:8] Data output enable for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO8</name>
              <description>[0:0] Data output enable for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE15_12</name>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <description>Data out enable 15 to 12. Alias register for byte access to DOE31_0[15:12] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO15</name>
              <description>[24:24] Data output enable for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO14</name>
              <description>[16:16] Data output enable for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO13</name>
              <description>[8:8] Data output enable for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO12</name>
              <description>[0:0] Data output enable for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE19_16</name>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <description>Data out enable 19 to 16. Alias register for byte access to DOE31_0[19:16] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO19</name>
              <description>[24:24] Data output enable for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO18</name>
              <description>[16:16] Data output enable for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO17</name>
              <description>[8:8] Data output enable for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO16</name>
              <description>[0:0] Data output enable for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE23_20</name>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <description>Data out enable 23 to 20. Alias register for byte access to DOE31_0[23:20] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO23</name>
              <description>[24:24] Data output enable for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO22</name>
              <description>[16:16] Data output enable for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO21</name>
              <description>[8:8] Data output enable for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO20</name>
              <description>[0:0] Data output enable for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE27_24</name>
          <addressOffset>0x418</addressOffset>
          <size>32</size>
          <description>Data out enable 27 to 24. Alias register for byte access to DOE31_0[27:24] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[8:8] Data output enable for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO24</name>
              <description>[0:0] Data output enable for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOE31_0</name>
          <addressOffset>0x500</addressOffset>
          <size>32</size>
          <description>Data output enable for DIO 31 to 0 pins.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Data output enable for DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Data output enable for DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Data output enable for DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Data output enable for DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Data output enable for DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Data output enable for DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Data output enable for DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Data output enable for DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Data output enable for DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Data output enable for DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Data output enable for DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Data output enable for DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Data output enable for DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Data output enable for DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Data output enable for DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Data output enable for DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Data output enable for DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Data output enable for DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Data output enable for DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Data output enable for DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Data output enable for DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Data output enable for DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Data output enable for DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Data output enable for DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Data output enable for DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data output enable for DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Output enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Output disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOESET31_0</name>
          <addressOffset>0x510</addressOffset>
          <size>32</size>
          <description>Data output enable set for DIO 31 to 0 pins. Writing 1 to a bit position sets the corresponding bit in the DOE31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Set bit DIO25 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Set bit DIO24 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Set bit DIO23 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Set bit DIO22 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Set bit DIO21 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Set bit DIO20 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Set bit DIO19 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Set bit DIO18 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Set bit DIO17 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Set bit DIO16 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Set bit DIO15 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Set bit DIO14 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Set bit DIO13 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Set bit DIO12 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Set bit DIO11 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Set bit DIO10 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Set bit DIO9 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Set bit DIO8 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Set bit DIO7 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Set bit DIO6 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Set bit DIO5 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Set bit DIO4 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Set bit DIO3 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Set bit DIO2 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Set bit DIO1 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Set bit DIO0 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOECLR31_0</name>
          <addressOffset>0x520</addressOffset>
          <size>32</size>
          <description>Data output enable clear for DIO 31 to 0 pins. Writing 1 to a bit position clears the corresponding bit in the DOE31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Clears bit DIO25 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Clears bit DIO24 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Clears bit DIO23 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Clears bit DIO22 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Clears bit DIO21 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Clears bit DIO20 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Clears bit DIO19 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Clears bit DIO18 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Clears bit DIO17 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Clears bit DIO16 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Clears bit DIO15 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Clears bit DIO14 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Clears bit DIO13 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Clears bit DIO12 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Clears bit DIO11 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Clears bit DIO10 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Clears bit DIO9 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Clears bit DIO8 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Clears bit DIO7 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Clears bit DIO6 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Clears bit DIO5 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Clears bit DIO4 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Clears bit DIO3 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Clears bit DIO2 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Clears bit DIO1 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Clears bit DIO0 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DOETGL31_0</name>
          <addressOffset>0x530</addressOffset>
          <size>32</size>
          <description>Data output enable toggle for DIO 31 to 0 pins. Writing 1 to a bit position will invert the corresponding bit in DOE31_0 register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Toggles bit DIO25 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Toggles bit DIO24 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Toggles bit DIO23 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Toggles bit DIO22 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Toggles bit DIO21 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Toggles bit DIO20 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Toggles bit DIO19 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Toggles bit DIO18 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Toggles bit DIO17 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Toggles bit DIO16 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Toggles bit DIO15 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Toggles bit DIO14 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Toggles bit DIO13 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Toggles bit DIO12 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Toggles bit DIO11 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Toggles bit DIO10 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Toggles bit DIO9 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Toggles bit DIO8 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Toggles bit DIO7 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Toggles bit DIO6 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Toggles bit DIO5 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Toggles bit DIO4 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Toggles bit DIO3 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Toggles bit DIO2 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Toggles bit DIO1 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Toggles bit DIO0 in DOE31_0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TOGGLE</name>
                  <value>1</value>
                  <description>Toggle</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN3_0</name>
          <addressOffset>0x600</addressOffset>
          <size>32</size>
          <description>Data input 3 to 0. Alias register for byte access to DIN31_0[3:0] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO3</name>
              <description>[24:24] Data input from DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO2</name>
              <description>[16:16] Data input from DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO1</name>
              <description>[8:8] Data input from DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data input from DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN7_4</name>
          <addressOffset>0x604</addressOffset>
          <size>32</size>
          <description>Data input 7 to 4. Alias register for byte access to DIN31_0[7:4] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO7</name>
              <description>[24:24] Data input from DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO6</name>
              <description>[16:16] Data input from DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO5</name>
              <description>[8:8] Data input from DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO4</name>
              <description>[0:0] Data input from DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN11_8</name>
          <addressOffset>0x608</addressOffset>
          <size>32</size>
          <description>Data input 11 to 8. Alias register for byte access to DIN31_0[11:8] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO11</name>
              <description>[24:24] Data input from DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO10</name>
              <description>[16:16] Data input from DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO9</name>
              <description>[8:8] Data input from DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO8</name>
              <description>[0:0] Data input from DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN15_12</name>
          <addressOffset>0x60c</addressOffset>
          <size>32</size>
          <description>Data input 15 to 12. Alias register for byte access to DIN31_0[15:12] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO15</name>
              <description>[24:24] Data input from DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO14</name>
              <description>[16:16] Data input from DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO13</name>
              <description>[8:8] Data input from DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO12</name>
              <description>[0:0] Data input from DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN19_16</name>
          <addressOffset>0x610</addressOffset>
          <size>32</size>
          <description>Data input 19 to 16. Alias register for byte access to DIN31_0[19:16] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO19</name>
              <description>[24:24] Data input from DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO18</name>
              <description>[16:16] Data input from DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO17</name>
              <description>[8:8] Data input from DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO16</name>
              <description>[0:0] Data input from DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN23_20</name>
          <addressOffset>0x614</addressOffset>
          <size>32</size>
          <description>Data input 23 to 20. Alias register for byte access to DIN31_0[23:20] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO23</name>
              <description>[24:24] Data input from DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO22</name>
              <description>[16:16] Data input from DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO21</name>
              <description>[8:8] Data input from DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO20</name>
              <description>[0:0] Data input from DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN27_24</name>
          <addressOffset>0x618</addressOffset>
          <size>32</size>
          <description>Data input 27 to 24. Alias register for byte access to DIN31_0[27:24] bits.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[8:8] Data input from DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO24</name>
              <description>[0:0] Data input from DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DIN31_0</name>
          <addressOffset>0x700</addressOffset>
          <size>32</size>
          <description>Data input from DIO 31 to 0 pins.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIO25</name>
              <description>[25:25] Data input from DIO25</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO24</name>
              <description>[24:24] Data input from DIO24</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO23</name>
              <description>[23:23] Data input from DIO23</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO22</name>
              <description>[22:22] Data input from DIO22</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO21</name>
              <description>[21:21] Data input from DIO21</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO20</name>
              <description>[20:20] Data input from DIO20</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO19</name>
              <description>[19:19] Data input from DIO19</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO18</name>
              <description>[18:18] Data input from DIO18</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO17</name>
              <description>[17:17] Data input from DIO17</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO16</name>
              <description>[16:16] Data input from DIO16</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO15</name>
              <description>[15:15] Data input from DIO15</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO14</name>
              <description>[14:14] Data input from DIO14</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO13</name>
              <description>[13:13] Data input from DIO13</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO12</name>
              <description>[12:12] Data input from DIO12</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO11</name>
              <description>[11:11] Data input from DIO11</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO10</name>
              <description>[10:10] Data input from DIO10</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO9</name>
              <description>[9:9] Data input from DIO9</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO8</name>
              <description>[8:8] Data input from DIO8</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO7</name>
              <description>[7:7] Data input from DIO7</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO6</name>
              <description>[6:6] Data input from DIO6</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO5</name>
              <description>[5:5] Data input from DIO5</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO4</name>
              <description>[4:4] Data input from DIO4</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO3</name>
              <description>[3:3] Data input from DIO3</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO2</name>
              <description>[2:2] Data input from DIO2</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO1</name>
              <description>[1:1] Data input from DIO1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIO0</name>
              <description>[0:0] Data input from DIO0</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ONE</name>
                  <value>1</value>
                  <description>Input value is 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>0</value>
                  <description>Input value is 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EVTCFG</name>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <description>Event configuration. This register is used to select DIO for GPIO to publish event on SVT event fabric. It also contains enable bit that is used to mask the event.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EVTEN</name>
              <description>[8:8] Enables GPIO to publish edge qualified selected DIO event on SVT event fabric. 
Design note: The edge detector flop is cleared automatically for the selected DIO once the event is published.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DIOSEL</name>
              <description>[5:0] This is used to select DIO for event generation. For example, DIOSEL = 0x0 selects DIO0 and DIOSEL = 0x8 selects DIO8.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>63</value>
                  <description>Maximum value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Minimum value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>VIMS</name>
      <baseAddress>0x40024000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Loki VIMS module toplevel</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>This register identifies the peripheral and its exact version.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identification contains a unique peripheral identification number.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP registers offset. Value 0 indicates Standard IP registers are not present. Any other value between 1 to 15 indicates standard IP registers start from address offset 64 * STDIPOFF from base address.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] Instance Index within the device. This will be a parameter to the RTL for modules that can have multiple instances.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD1400010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>This register describes the configuration of VIMS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NBANK</name>
              <description>[27:27] Provides the FLASH Bank count</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FLSZ</name>
              <description>[26:15] This provides the total FLASH size in Kilo Bytes. The total FLASH size is (FLSZ + 1)KB</description>
              <bitWidth>12</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ROMSZ</name>
              <description>[14:0] Provides the size of ROM in Bytes.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x8FFB000</resetValue>
        </register>
        <register>
          <name>FLWS1T</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>This register is used to specify the number of waitstates necessary for accessing the flash in 1T mode. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[2:0] Specifies the waitstate value.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WS7</name>
                  <value>7</value>
                  <description>Wait state value 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS6</name>
                  <value>6</value>
                  <description>Wait state value 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS5</name>
                  <value>5</value>
                  <description>Wait state value 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS4</name>
                  <value>4</value>
                  <description>Wait state value 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS3</name>
                  <value>3</value>
                  <description>Wait state value 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS2</name>
                  <value>2</value>
                  <description>Wait state value 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS1</name>
                  <value>1</value>
                  <description>Wait state value 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS0</name>
                  <value>0</value>
                  <description>Wait state value 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x7</resetValue>
        </register>
        <register>
          <name>FLWS2T</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>This register is used to specify the number of waitstates necessary for accessing the flash in 2T mode. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[2:0] Specifies the waitstate value.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WS7</name>
                  <value>7</value>
                  <description>Wait state value 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS6</name>
                  <value>6</value>
                  <description>Wait state value 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS5</name>
                  <value>5</value>
                  <description>Wait state value 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS4</name>
                  <value>4</value>
                  <description>Wait state value 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS3</name>
                  <value>3</value>
                  <description>Wait state value 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS2</name>
                  <value>2</value>
                  <description>Wait state value 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS1</name>
                  <value>1</value>
                  <description>Wait state value 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WS0</name>
                  <value>0</value>
                  <description>Wait state value 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x7</resetValue>
        </register>
        <register>
          <name>PTRMC0</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Stores FLASH Pump trim values. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Flash charge pump trim value.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x131A0000</resetValue>
        </register>
        <register>
          <name>B0TRMC1</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>This register is used to store flash bank 0 trim value 1. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Flash bank trim value.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>B0TRMC0</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>This register is used to store flash bank 0 trim value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Flash bank trim value.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>FLBLCK</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>This register is used to block user read, write and erase operation to flash. This register is sticky when written with value 1. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Used to allow or block flash operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLOCK</name>
                  <value>1</value>
                  <description>Block</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ALLOW</name>
                  <value>0</value>
                  <description>Allow</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CFG</name>
          <addressOffset>0x3fc</addressOffset>
          <size>32</size>
          <description>This register is used for flash configuration. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATTEST</name>
              <description>[2:2] This bit is used to enable flash test mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRMVLID</name>
              <description>[1:1] This bit indicates if flash charge pump and bank trim values are valid.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WEPRTRM</name>
              <description>[0:0] This bit is used to write protect flash 1T $amp; 2T waitstate registers, flash charge pump and bank trim registers, TRMVLID and ATTEST configuration registers. This register is sticky when written with value 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ALLOW</name>
                  <value>1</value>
                  <description>Allow</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESTRICT</name>
                  <value>0</value>
                  <description>Block</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>RDPRMN</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Flash main region read protection register upto first 8KB. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[2:0] Flash read protection configuration value.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x7</resetValue>
        </register>
        <register>
          <name>RDPRNMN</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Flash non main region read protection register for last 512 B. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[5:0] Flash read protection configuration value.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x3F</resetValue>
        </register>
        <register>
          <name>RDPRTRM</name>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <description>Flash trim region read protection register for last 512 B. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[5:0] Flash read protection configuration value.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x3F</resetValue>
        </register>
        <register>
          <name>RDPREGR</name>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <description>Flash engr region read protection register. This register is sticky when written with value 0. This register is retained</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[0:0] Flash read protection configuration value.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>WEPRA</name>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <description>Flash main region write/erase protection for first 32 sectors. Nth bit corresponds to the Nth sector. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Flash write/erase protection configuration value.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFFFFFF</resetValue>
        </register>
        <register>
          <name>WEPRB</name>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <description>Flash main region write/erase protection for remaining sectors. Each bit corresponds to 8 sectors. Bit 0 corresponds to sector 32-39, bit 1 corresponds to sector 40-47 and so on. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[27:0] Flash write/erase protection configuration value.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFFFFF</resetValue>
        </register>
        <register>
          <name>WEPRAUX</name>
          <addressOffset>0x41c</addressOffset>
          <size>32</size>
          <description>Flash Write/Erase  protection for Non-Main, TRIM and ENGR Regions. This register is sticky when written with value 0. This register is retained.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WEPREGR</name>
              <description>[2:2] Flash engr region write/erase protection configuration value.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WEPRTRM</name>
              <description>[1:1] Flash trim region write/erase protection configuration value.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WEPRNMN</name>
              <description>[0:0] Flash non main region write/erase protection configuration value.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x7</resetValue>
        </register>
        <register>
          <name>FLBSTAT</name>
          <addressOffset>0x420</addressOffset>
          <size>32</size>
          <description>This register is used to indicate status of flash.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PARERR</name>
              <description>[3:3] This bit indicates parity error on write/erase $amp; read protection MMRs. This bit is sticky when set to 1 by hardware.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERROR</name>
                  <value>1</value>
                  <description>Error</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOERROR</name>
                  <value>0</value>
                  <description>No Error</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>B0BSY</name>
              <description>[2:2] This bit indicates if flash is busy.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>1</value>
                  <description>Busy</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>Idle</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>B2TRDY</name>
              <description>[1:1] This bit indicates if flash is ready in 2T mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READY</name>
                  <value>1</value>
                  <description>Ready</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTREADY</name>
                  <value>0</value>
                  <description>Not Ready</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>B1TRDY</name>
              <description>[0:0] This bit indicates if flash is ready in 1T mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>READY</name>
                  <value>1</value>
                  <description>Ready</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTREADY</name>
                  <value>0</value>
                  <description>Not Ready</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CCHCTRL</name>
          <addressOffset>0x424</addressOffset>
          <size>32</size>
          <description>This register is used for enabling cache, prefetch $amp;amp; micropredictor units. This register is retained</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CCHMPEN</name>
              <description>[2:2] This bit is used to enable the micropredictor unit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCHPFEN</name>
              <description>[1:1] This bit is used to enable the prefetch unit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCHEN</name>
              <description>[0:0] This bit is used to enable the cache.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x7</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <description>Digital test bus mux selection</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[3:0] DTB MUX select pin value</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GRP15</name>
                  <value>15</value>
                  <description>Selects test group 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP14</name>
                  <value>14</value>
                  <description>Selects test group 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP13</name>
                  <value>13</value>
                  <description>Selects test group 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP12</name>
                  <value>12</value>
                  <description>Selects test group 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP11</name>
                  <value>11</value>
                  <description>Selects test group 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP10</name>
                  <value>10</value>
                  <description>Selects test group 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP9</name>
                  <value>9</value>
                  <description>Selects test group 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP8</name>
                  <value>8</value>
                  <description>Selects test group 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP7</name>
                  <value>7</value>
                  <description>Selects test group 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP6</name>
                  <value>6</value>
                  <description>Selects test group 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP5</name>
                  <value>5</value>
                  <description>Selects test group 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP4</name>
                  <value>4</value>
                  <description>Selects test group 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP3</name>
                  <value>3</value>
                  <description>Selects test group 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP2</name>
                  <value>2</value>
                  <description>Selects test group 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRP1</name>
                  <value>1</value>
                  <description>Selects test group 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>DTB output from peripheral is 0x0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EVTSVT</name>
      <baseAddress>0x40025000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This is top module of SVT Event Fabric</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.
0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x30451010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Extended Description Register. This register provides configuration details of the IP to software drivers and end users.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IDMA</name>
              <description>[31:22] Nember of DMA input  channels</description>
              <bitWidth>10</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NDMA</name>
              <description>[21:17] Number of DMA output channels</description>
              <bitWidth>5</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PD</name>
              <description>[16:16] Power Domain.
0 : SVT
 1 : ULL</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NSUB</name>
              <description>[15:8] Number of Subscribers</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NPUB</name>
              <description>[7:0] Number of Publishers</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x2182D31</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital test bus control register. This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[1:0] Digital test bus selection mux control.
Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>All 16 observation signals are set to zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>NMISEL</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU NMI Interrupt</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_NMI_SEL</name>
                  <value>1</value>
                  <description>Selects an AON_NMI source, controlled by EVTULL:NMISEL</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ0SEL</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ1SEL</name>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ2SEL</name>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ3SEL</name>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ3</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ4SEL</name>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ4</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ5SEL</name>
          <addressOffset>0x418</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ5</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x9</resetValue>
        </register>
        <register>
          <name>CPUIRQ6SEL</name>
          <addressOffset>0x41c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ6</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xC</resetValue>
        </register>
        <register>
          <name>CPUIRQ7SEL</name>
          <addressOffset>0x420</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ7</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xD</resetValue>
        </register>
        <register>
          <name>CPUIRQ8SEL</name>
          <addressOffset>0x424</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ8</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x14</resetValue>
        </register>
        <register>
          <name>CPUIRQ9SEL</name>
          <addressOffset>0x428</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ9</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x16</resetValue>
        </register>
        <register>
          <name>CPUIRQ10SEL</name>
          <addressOffset>0x42c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ10</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xF</resetValue>
        </register>
        <register>
          <name>CPUIRQ11SEL</name>
          <addressOffset>0x430</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ11</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x17</resetValue>
        </register>
        <register>
          <name>CPUIRQ12SEL</name>
          <addressOffset>0x434</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ12</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x18</resetValue>
        </register>
        <register>
          <name>CPUIRQ13SEL</name>
          <addressOffset>0x438</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ13</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x12</resetValue>
        </register>
        <register>
          <name>CPUIRQ14SEL</name>
          <addressOffset>0x43c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ14</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x13</resetValue>
        </register>
        <register>
          <name>CPUIRQ15SEL</name>
          <addressOffset>0x440</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ15</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x10</resetValue>
        </register>
        <register>
          <name>CPUIRQ16SEL</name>
          <addressOffset>0x444</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ16</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CPUIRQ17SEL</name>
          <addressOffset>0x448</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ17</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x31</resetValue>
        </register>
        <register>
          <name>CPUIRQ18SEL</name>
          <addressOffset>0x44c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt CPUIRQ18</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x37</resetValue>
        </register>
        <register>
          <name>SYSTIMC0SEL</name>
          <addressOffset>0x450</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt SYSTIMC0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>SYSTIMC1SEL</name>
          <addressOffset>0x454</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt SYSTIMC1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSTIMC2SEL</name>
          <addressOffset>0x458</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt SYSTIMC2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x2A</resetValue>
        </register>
        <register>
          <name>SYSTIMC3SEL</name>
          <addressOffset>0x45c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt SYSTIMC3</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x2B</resetValue>
        </register>
        <register>
          <name>SYSTIMC4SEL</name>
          <addressOffset>0x460</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt SYSTIMC4</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x2C</resetValue>
        </register>
        <register>
          <name>ADCTRGSEL</name>
          <addressOffset>0x464</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt ADCTRG</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPTSYNCSEL</name>
          <addressOffset>0x468</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPTSYNC</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT0IN0SEL</name>
          <addressOffset>0x46c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT0IN0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT0IN1SEL</name>
          <addressOffset>0x470</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT0IN1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT0IN2SEL</name>
          <addressOffset>0x474</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT0IN2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT0TENSEL</name>
          <addressOffset>0x478</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT0TEN</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT1IN0SEL</name>
          <addressOffset>0x47c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT1IN0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT1IN1SEL</name>
          <addressOffset>0x480</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT1IN1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT1IN2SEL</name>
          <addressOffset>0x484</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT1IN2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT1TENSEL</name>
          <addressOffset>0x488</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT1TEN</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT2IN0SEL</name>
          <addressOffset>0x48c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT2IN0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT2IN1SEL</name>
          <addressOffset>0x490</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT2IN1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT2IN2SEL</name>
          <addressOffset>0x494</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT2IN2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT2TENSEL</name>
          <addressOffset>0x498</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT2TEN</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT3IN0SEL</name>
          <addressOffset>0x49c</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT3IN0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT3IN1SEL</name>
          <addressOffset>0x4a0</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT3IN1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT3IN2SEL</name>
          <addressOffset>0x4a4</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT3IN2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LGPT3TENSEL</name>
          <addressOffset>0x4a8</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LGPT3TEN</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LRFDIN0SEL</name>
          <addressOffset>0x4ac</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LRFDIN0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1D</resetValue>
        </register>
        <register>
          <name>LRFDIN1SEL</name>
          <addressOffset>0x4b0</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LRFDIN1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1E</resetValue>
        </register>
        <register>
          <name>LRFDIN2SEL</name>
          <addressOffset>0x4b4</addressOffset>
          <size>32</size>
          <description>Output Selection for CPU Interrupt LRFDIN2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read only selection value</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1F</resetValue>
        </register>
        <register>
          <name>DMACH0SEL</name>
          <addressOffset>0xc00</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART0RXTRG</name>
                  <value>7</value>
                  <description>Selects uart0rxtrg as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0TXTRG</name>
                  <value>0</value>
                  <description>Selects spi0txtrg as channel source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH1SEL</name>
          <addressOffset>0xc04</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART0TXTRG</name>
                  <value>6</value>
                  <description>Selects uart0txtrg as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0RXTRG</name>
                  <value>1</value>
                  <description>Selects spi0rxtrg as channel source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH2SEL</name>
          <addressOffset>0xc08</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART0TXTRG</name>
                  <value>6</value>
                  <description>Selects uart0txtrg as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RSVD</name>
                  <value>2</value>
                  <description>Reserved value. Should not be programmed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH3SEL</name>
          <addressOffset>0xc0c</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH3</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART0RXTRG</name>
                  <value>7</value>
                  <description>Selects uart0rxtrg as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC0TRG</name>
                  <value>5</value>
                  <description>Selects adc0trg as channel source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH4SEL</name>
          <addressOffset>0xc10</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH4</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LAESTRGA</name>
                  <value>3</value>
                  <description>Selects laestrga as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RSVD</name>
                  <value>2</value>
                  <description>Reserved value. Should not be programmed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH5SEL</name>
          <addressOffset>0xc14</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH5</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[28:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>26</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IPID</name>
              <description>[2:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC0TRG</name>
                  <value>5</value>
                  <description>Selects adc0trg as channel source</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LAESTRGB</name>
                  <value>4</value>
                  <description>Selects laestrgb as channel source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH6SEL</name>
          <addressOffset>0xc18</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH6</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EDGDETDIS</name>
              <description>[16:16] Edge detect disable.
0: Enabled.
1: Disabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[15:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>10</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACH7SEL</name>
          <addressOffset>0xc1c</addressOffset>
          <size>32</size>
          <description>Output Selection for DMA CH7</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EDGDETDIS</name>
              <description>[16:16] Edge detect disable.
0: Enabled.
1: Disabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[15:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior</description>
              <bitWidth>10</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PUBID</name>
              <description>[5:0] Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LGPT3_ADC</name>
                  <value>57</value>
                  <description>LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_DMA</name>
                  <value>56</value>
                  <description>LGPT3 DMA request event, controlled by LGPT3:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3_COMB</name>
                  <value>55</value>
                  <description>LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C2</name>
                  <value>54</value>
                  <description>LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C1</name>
                  <value>53</value>
                  <description>LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT3C0</name>
                  <value>52</value>
                  <description>LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_ADC</name>
                  <value>51</value>
                  <description>LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_DMA</name>
                  <value>50</value>
                  <description>LGPT2 DMA request event, controlled by LGPT2:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2_COMB</name>
                  <value>49</value>
                  <description>LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C2</name>
                  <value>48</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C1</name>
                  <value>47</value>
                  <description>LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT2C0</name>
                  <value>46</value>
                  <description>LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT2</name>
                  <value>44</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT1</name>
                  <value>43</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_EVT0</name>
                  <value>42</value>
                  <description>LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_ADC</name>
                  <value>41</value>
                  <description>LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_DMA</name>
                  <value>40</value>
                  <description>LGPT1 DMA request event, controlled by LGPT1:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C2</name>
                  <value>39</value>
                  <description>LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C1</name>
                  <value>38</value>
                  <description>LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1C0</name>
                  <value>37</value>
                  <description>LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_ADC</name>
                  <value>36</value>
                  <description>LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_DMA</name>
                  <value>35</value>
                  <description>LGPT0 DMA request event, controlled by LGPT0:DMA setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C2</name>
                  <value>34</value>
                  <description>LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C1</name>
                  <value>33</value>
                  <description>LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0C0</name>
                  <value>32</value>
                  <description>LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM4</name>
                  <value>31</value>
                  <description>SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM3</name>
                  <value>30</value>
                  <description>SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM2</name>
                  <value>29</value>
                  <description>SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM1</name>
                  <value>28</value>
                  <description>SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM0</name>
                  <value>27</value>
                  <description>SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_LT</name>
                  <value>26</value>
                  <description>SYSTIM interrupt driven by synchronizing LFTICK signal to SVT clock</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_HB</name>
                  <value>25</value>
                  <description>SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I2C0_IRQ</name>
                  <value>24</value>
                  <description>Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UART0_COMB</name>
                  <value>23</value>
                  <description>UART0 combined interrupt, interrupt flags are found here UART0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AES_COMB</name>
                  <value>22</value>
                  <description>AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_ERR</name>
                  <value>21</value>
                  <description>DMA bus error, corresponds to DMA:ERROR.STATUS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_DONE_COMB</name>
                  <value>20</value>
                  <description>DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT1_COMB</name>
                  <value>19</value>
                  <description>LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LGPT0_COMB</name>
                  <value>18</value>
                  <description>LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_EVT</name>
                  <value>17</value>
                  <description>ADC general published event, interrupt flags can be found here ADC:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_COMB</name>
                  <value>16</value>
                  <description>ADC combined interrupt request, interrupt flags can be found here ADC:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI0_COMB</name>
                  <value>15</value>
                  <description>SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ2</name>
                  <value>14</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ1</name>
                  <value>13</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRFD_IRQ0</name>
                  <value>12</value>
                  <description>LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FLASH_IRQ</name>
                  <value>11</value>
                  <description>NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_EVT</name>
                  <value>10</value>
                  <description>GPIO generic published event, controlled by GPIO:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO_COMB</name>
                  <value>9</value>
                  <description>GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYSTIM_COMB</name>
                  <value>8</value>
                  <description>SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_IOC_COMB</name>
                  <value>7</value>
                  <description>IOC synchronous combined event, controlled by IOC:EVTCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_LPMCMP_IRQ</name>
                  <value>6</value>
                  <description>AON LPCMP interrupt, controlled by SYS0:LPCMPCFG</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_DBG_COMB</name>
                  <value>5</value>
                  <description>DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_RTC_COMB</name>
                  <value>4</value>
                  <description>AON_RTC event, controlled by the RTC:IMASK setting</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_CKM_COMB</name>
                  <value>3</value>
                  <description>CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AON_PMU_COMB</name>
                  <value>2</value>
                  <description>PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Always inactive</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA</name>
      <baseAddress>0x40026000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ARM Micro Direct Memory Access Controller</description>
      <registers>
        <register>
          <name>STATUS</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Status Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>TEST</name>
              <description>[31:28] 0x0: Controller does not include the integration test logic
0x1: Controller includes the integration test logic
0x2: Undefined
...
0xF: Undefined</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[27:21] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TOTALCHANNELS</name>
              <description>[20:16] Register value returns number of available uDMA channels minus one. For example a read out value of:

0x00: Show that the controller is configured to use 1 uDMA channel
0x01: Shows that the controller is configured to use 2 uDMA channels
...
0x1F: Shows that the controller is configured to use 32 uDMA channels (32-1=31=0x1F)</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[15:8] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STATE</name>
              <description>[7:4] Current state of the control state machine. State can be one of the following:

0x0: Idle
0x1: Reading channel controller data
0x2: Reading source data end pointer
0x3: Reading destination data end pointer
0x4: Reading source data
0x5: Writing destination data
0x6: Waiting for uDMA request to clear
0x7: Writing channel controller data
0x8: Stalled
0x9: Done
0xA: Peripheral scatter-gather transition
0xB: Undefined
...
0xF: Undefined.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTERENABLE</name>
              <description>[0:0] Shows the enable status of the controller as configured by CFG.MASTERENABLE:</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Controller is enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Controller is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x70000</resetValue>
        </register>
        <register>
          <name>CFG</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Configuration Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PRTOCTRL</name>
              <description>[7:5] Sets the AHB-Lite bus protocol protection state by controlling the AHB signal HProt[3:1] as follows:

Bit [7] Controls HProt[3] to indicate if a cacheable access is occurring.
Bit [6] Controls HProt[2] to indicate if a bufferable access is occurring.
Bit [5] Controls HProt[1] to indicate if a privileged access is occurring.

When bit [n] = 1 then the corresponding HProt bit is high.
When bit [n] = 0 then the corresponding HProt bit is low.

This field controls HProt[3:1] signal for all transactions initiated by uDMA except two transactions below:
- the read from the address indicated by source address pointer
- the write to the address indicated by destination address pointer
HProt[3:1] for these two exceptions can be controlled by dedicated fields in the channel configutation descriptor.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[4:1] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>MASTERENABLE</name>
              <description>[0:0] Enables the controller.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enables the controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disables the controller</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTRL</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Channel Control Data Base Pointer Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BASEPTR</name>
              <description>[31:8] This register point to the base address for the primary data structures of each uDMA channel. This is not stored in module, but in system memory, thus space must be allocated for this usage when uDMA is in usage</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ALTCTRL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Channel Alternate Control Data Base Pointer Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BASEPTR</name>
              <description>[31:0] This register shows the base address for the alternate data structures and is calculated by module, thus read only</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x80</resetValue>
        </register>
        <register>
          <name>WAITONREQ</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Channel Wait On Request Status Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLSTATUS</name>
              <description>[7:0] Channel wait on request status:

Bit [Ch] = 0: Once uDMA receives a single or burst request on channel Ch, this channel may come out of active state even if request is still present.
Bit [Ch] = 1: Once uDMA receives a single or burst request on channel Ch, it keeps channel Ch in active state until the requests are deasserted. This handshake is necessary for channels where the requester is in an asynchronous domain or can run at slower clock speed than uDMA</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFF</resetValue>
        </register>
        <register>
          <name>SOFTREQ</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Channel Software Request Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Set the appropriate bit to generate a software uDMA request on the corresponding uDMA channel

Bit [Ch] = 0: Does not create a uDMA request for channel Ch
Bit [Ch] = 1: Creates a uDMA request for channel Ch

Writing to a bit where a uDMA channel is not implemented does not create a uDMA request for that channel</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SETBURST</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Channel Set UseBurst Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Returns the useburst status, or disables individual channels from generating single uDMA requests. The value R is the arbitration rate and stored in the controller data structure. 

Read as:

Bit [Ch] = 0: uDMA channel Ch responds to both burst and single requests on channel C. The controller performs 2^R, or single, bus transfers.

Bit [Ch] = 1: uDMA channel Ch does not respond to single transfer requests. The controller only responds to burst transfer requests and performs 2^R transfers.

Write as:
Bit [Ch] = 0: No effect. Use the CLEARBURST.CHNLS to set bit [Ch] to 0.
Bit [Ch] = 1: Disables single transfer requests on channel Ch. The controller performs 2^R transfers for burst requests.

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLEARBURST</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Channel Clear UseBurst Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Set the appropriate bit to enable single transfer requests. 

Write as:

Bit [Ch] = 0: No effect. Use the SETBURST.CHNLS to disable single transfer requests.

Bit [Ch] = 1: Enables single transfer requests on channel Ch.

Writing to a bit where a uDMA channel is not implemented has no effect.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SETREQMASK</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Channel Set Request Mask Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Returns the burst and single request mask status, or disables the corresponding channel from generating uDMA requests. 

Read as:
Bit [Ch] = 0: External requests are enabled for channel Ch.
Bit [Ch] = 1: External requests are disabled for channel Ch.

Write as:
Bit [Ch] = 0: No effect. Use the CLEARREQMASK.CHNLS to enable uDMA requests.
Bit [Ch] = 1: Disables uDMA burst request channel [C] and uDMA single request channel [C] input from generating uDMA requests.

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLEARREQMASK</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Clear Channel Request Mask Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Set the appropriate bit to enable uDMA request for the channel. 

Write as:
Bit [Ch] = 0: No effect. Use the SETREQMASK.CHNLS to disable channel C from generating requests.
Bit [Ch] = 1: Enables channel [C] to generate uDMA requests.

Writing to a bit where a uDMA channel is not implemented has no effect.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SETCHANNELEN</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Set Channel Enable Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Returns the enable status of the channels, or enables the corresponding channels. 

Read as:
Bit [Ch] = 0: Channel Ch is disabled.
Bit [Ch] = 1: Channel Ch is enabled.

Write as:
Bit [Ch] = 0: No effect. Use the CLEARCHANNELEN.CHNLS to disable a channel
Bit [Ch] = 1: Enables channel Ch

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLEARCHANNELEN</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Clear Channel Enable Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Set the appropriate bit to disable the corresponding uDMA channel. 

Write as:
Bit [Ch] = 0: No effect. Use the SETCHANNELEN.CHNLS to enable uDMA channels.
Bit [Ch] = 1: Disables channel Ch

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SETCHNLPRIALT</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Channel Set Primary-Alternate Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Returns the channel control data structure status, or selects the alternate data structure for the corresponding uDMA channel. 

Read as:
Bit [Ch] = 0: uDMA channel Ch is using the primary data structure.
Bit [Ch] = 1: uDMA channel Ch is using the alternate data structure.

Write as:
Bit [Ch] = 0: No effect. Use the CLEARCHNLPRIALT.CHNLS to disable a channel
Bit [Ch] = 1: Selects the alternate data structure for channel Ch

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLEARCHNLPRIALT</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Channel Clear Primary-Alternate Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Clears the appropriate bit to select the primary data structure for the corresponding uDMA channel.

Write as:
Bit [Ch] = 0: No effect. Use the SETCHNLPRIALT.CHNLS to select the alternate data structure.
Bit [Ch] = 1: Selects the primary data structure for channel Ch.

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SETCHNLPRIORITY</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>Set Channel Priority Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Returns the channel priority mask status, or sets the channel priority to high. 

Read as:
Bit [Ch] = 0: uDMA channel Ch is using the default priority level.
Bit [Ch] = 1: uDMA channel Ch is using a high priority level.

Write as:
Bit [Ch] = 0: No effect. Use the CLEARCHNLPRIORITY.CHNLS to set channel Ch to the default priority level.
Bit [Ch] = 1: Channel Ch uses the high priority level.

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLEARCHNLPRIORITY</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Clear Channel Priority Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Clear the appropriate bit to select the default priority level for the specified uDMA channel.

Write as:
Bit [Ch] = 0: No effect. Use the SETCHNLPRIORITY.CHNLS to set channel Ch to the high priority level.
Bit [Ch] = 1: Channel Ch uses the default priority level.

Writing to a bit where a uDMA channel is not implemented has no effect</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ERROR</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Error Status and Clear Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STATUS</name>
              <description>[0:0] Returns the status of bus error flag in uDMA, or clears this bit 

Read as:

0: No bus error detected
1: Bus error detected

Write as:

0: No effect, status of bus error flag is unchanged.
1: Clears the bus error flag.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>REQDONE</name>
          <addressOffset>0x504</addressOffset>
          <size>32</size>
          <description>Channel Request Done Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Reflects the uDMA done status for the given channel, channel [Ch]. It's a sticky done bit. Unless cleared by writing a 1, it holds the value of 1.

Read as:
Bit [Ch] = 0: Request has not completed for channel Ch
Bit [Ch] = 1: Request has completed for the channel Ch

Writing a 1 to individual bits would clear the corresponding bit. 

Write as:
Bit [Ch] = 0: No effect.
Bit [Ch] = 1: The corresponding [Ch] bit is cleared  and is set to 0</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DONEMASK</name>
          <addressOffset>0x520</addressOffset>
          <size>32</size>
          <description>Channel Request Done Mask Register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHNLS</name>
              <description>[7:0] Controls the propagation of the uDMA done and active state to the assigned peripheral. Specifically used for software channels.

Read as:
Bit [Ch] = 0: uDMA done and active state for channel Ch is not blocked from reaching to the peripherals. 
Note that the uDMA done state for channel [Ch] is blocked from contributing to generation of combined uDMA done signal

Bit [Ch] = 1: uDMA done and active state for channel Ch is blocked from reaching to the peripherals. 
Note that the uDMA done state for channel [Ch] is not blocked from contributing to generation of combined uDMA done signal 

Write as:
Bit [Ch] = 0: Allows uDMA done and active stat to propagate to the peripherals. 
Note that this disables uDMA done state for channel [Ch] from contributing to generation of combined uDMA done signal

Bit [Ch] = 1: Blocks uDMA done and active state to propagate to the peripherals. 
Note that this enables uDMA done for  channel [Ch] to contribute to generation of combined uDMA done signal.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SPI0</name>
      <baseAddress>0x40030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Serial Peripheral Interface (SPI) module with peripheral and controller capabilities.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x604D1010</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] DMA Done TX event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] DMA Done RX event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] SPI Idle event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Transmit FIFO Empty event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Transmit FIFO event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Receive FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] SPI Receive Time-Out event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Parity error event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] RXFIFO overflow event mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Clear Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] DMA Done event for TX. This interrupt is set if the TX DMA channel sends the DONE signal. This allows the handling of the TX DMA event inside SPI.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] DMA Done event for RX. This interrupt is set if the RX DMA channel sends the DONE signal. This allows handling of the DMA RX event inside SPI.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] SPI has completed transfers and moved to IDLE mode. This bit is set when STAT.BUSY goes low.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Transmit FIFO Empty interrupt mask. This interrupt is set when all data in the Transmit FIFO has been moved to the shift register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Transmit FIFO event.This interrupt is set if the selected Transmit FIFO level has been reached.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Receive FIFO event.This interrupt is set if the selected Receive FIFO level has been reached</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] SPI Receive Time-Out event. This interrupt is set if no activity is detected on the input clock line within the time period dictated by CTL1.RTOUT value. This is applicable only in peripheral mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Parity error event. This bit is set if a Parity error has been detected</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] RXFIFO overflow event. This interrupt is set if an RX FIFO overflow has been detected.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] Masked DMA Done event for TX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] Masked DMA Done event for RX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] Masked SPI IDLE event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Masked Transmit FIFO Empty event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Masked Transmit FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Masked receive FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] Masked SPI Receive Time-Out event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Masked Parity error event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] Masked RXFIFO overflow event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] Set DMA Done event for TX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] Set DMA Done event for RX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] Set SPI IDLE event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Set Transmit FIFO Empty event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Set Transmit FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Set Receive FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] Set SPI Receive Time-Out Event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Set Parity error event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] Set RXFIFO overflow event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] Clear DMA Done event for TX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] Clear DMA Done event for RX.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] Clear SPI IDLE event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Clear Transmit FIFO Empty event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Clear Transmit FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Clear Receive FIFO event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] Clear SPI Receive Time-Out Event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Set Interrrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Clear Parity error event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] Clear RXFIFO overflow event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] Set DMA Done for TX event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] Set DMA Done for RX event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] Set SPI IDLE event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Set Transmit FIFO Empty event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Set Transmit FIFO event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Set Receive FIFO event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] Set SPI Receive Time-Out event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Set Parity error event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] Set RXFIFO overflow event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMATX</name>
              <description>[8:8] Clear DMA Done for TX event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMARX</name>
              <description>[7:7] Clear DMA Done for RX event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>[6:6] Clear SPI IDLE event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEMPTY</name>
              <description>[5:5] Clear Transmit FIFO Empty event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>[4:4] Clear Transmit FIFO event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>[3:3] Clear Receive FIFO event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[2:2] Clear SPI Receive Time-Out event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PER</name>
              <description>[1:1] Clear Parity error event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOVF</name>
              <description>[0:0] Clear RXFIFO overflow event mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <description>Emulation control register. This register controls the behavior of the IP related to core halted input.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>1</value>
                  <description>Freeze option. The IP freezes functionality when the core halted input is asserted, and resumes when it is deasserted. The freeze can either be immediate or after the IP has reached a boundary (end of word boundary, based on DSS configuration) from where it can resume without corruption.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN</name>
                  <value>0</value>
                  <description>Free run option. The IP ignores the state of the core halted input.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DTB</name>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <description>Digital test bus control register. This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEL</name>
              <description>[2:0] Digital test bus selection mux control.
Non-zero select values output a 16 bit selected group of signals per value.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>All 16 observation signal outputs are set to zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL0</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>SPI control register 0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED18</name>
              <description>[31:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>14</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>POCI_IDLEVAL</name>
              <description>[17:17] The Idle value of POCI - when TXFIFO is empty and before data is writtern into TXFIFO - can be controlled by this field.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE_ONE</name>
                  <value>1</value>
                  <description>POCI outputs idle value of '1'</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE_ZERO</name>
                  <value>0</value>
                  <description>POCI output idle value of '0'</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPCRCEN</name>
              <description>[16:16] General purpose CRC enable. This bit enables transmit side CRC unit for general purpose use by software when SPI is disabled (CTL1.EN = 0). This bit must be 0 when SPI is enabled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Transmit side CRC unit is available for general purpose software use</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Transmit side CRC unit is not available for general purpose software use</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRCPOLY</name>
              <description>[15:15] CRC polynomial selection.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIT16</name>
                  <value>1</value>
                  <description>Selects 16-bit CCITT CRC polynomial</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT8</name>
                  <value>0</value>
                  <description>Selects 8-bit CCITT CRC polynomial</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUTO_CRC</name>
              <description>[14:14] Auto insert CRC</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Insert CRC into TXFIFO upon TXFIFO underflow</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Do not insert CRC into TXFIFO upon TXFIFO underflow</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRC_END</name>
              <description>[13:13] CRC16 Endianness</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CRC_END_LSB</name>
                  <value>1</value>
                  <description>Auto-insertion of CRC16 is least-significant byte first</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CRC_END_MSB</name>
                  <value>0</value>
                  <description>Auto-insertion of CRC16 is most-significant byte first</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSCLR</name>
              <description>[12:12] Clear shift register counter on CS inactive.
This bit is relevant only in the peripheral mode, when CTL1.MS=0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable automatic clear of shift register when CS goes inactive.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable automatic clear of shift register when CS goes inactive.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFORST</name>
              <description>[11:11] This bit is used to reset transmit and receive FIFO pointers. This bit is auto cleared once the FIFO pointer reset operation is completed.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST_TRIG</name>
                  <value>1</value>
                  <description>Trigger FIFO pointers reset when written to 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RST_DONE</name>
                  <value>0</value>
                  <description>FIFO pointers reset completed when 0 is read</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HWCSN</name>
              <description>[10:10] Hardware controlled chip select (CS) value. When set CS is zero till TX FIFO is empty, as in - 
a.	CS is de-asserted
b.	All data bytes are transmitted
c.	CS is asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>HWCS Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>HWCS Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPH</name>
              <description>[9:9] CLKOUT phase (Motorola SPI frame format only).
This bit selects the clock edge that captures data and enables it to change state. 
It has the most impact on the first bit transmitted by either permitting or not permitting a clock transition before the first data capture clock edge.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SECOND</name>
                  <value>1</value>
                  <description>Data is captured on the second clock edge transition.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIRST</name>
                  <value>0</value>
                  <description>Data is captured on the first clock edge transition.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPO</name>
              <description>[8:8] CLKOUT polarity (Motorola SPI frame format only).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>SPI produces a steady state HIGH value on the CLKOUT</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>SPI produces a steady state LOW value on the CLKOUT</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FRF</name>
              <description>[6:5] Frame format select</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MIRCOWIRE</name>
                  <value>3</value>
                  <description>National Microwire frame format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TI_SYNC</name>
                  <value>2</value>
                  <description>TI synchronous serial frame format</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MOTOROLA_4WIRE</name>
                  <value>1</value>
                  <description>Motorola SPI frame format (4 wire mode)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MOTOROLA_3WIRE</name>
                  <value>0</value>
                  <description>Motorola SPI frame format (3 wire mode)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[4:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DSS</name>
              <description>[3:0] Data size select. Valid DSS values for controller mode operation are 0x3 to 0xF and for peripheral mode operation are 0x6 to 0xF. DSS values 0x0 to 0x2 are reserved and shall not be used.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BITS_16</name>
                  <value>15</value>
                  <description>16-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_15</name>
                  <value>14</value>
                  <description>15-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_14</name>
                  <value>13</value>
                  <description>14-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_13</name>
                  <value>12</value>
                  <description>13-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_12</name>
                  <value>11</value>
                  <description>12-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_11</name>
                  <value>10</value>
                  <description>11-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_10</name>
                  <value>9</value>
                  <description>10-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_9</name>
                  <value>8</value>
                  <description>9-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_8</name>
                  <value>7</value>
                  <description>8-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_7</name>
                  <value>6</value>
                  <description>7-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_6</name>
                  <value>5</value>
                  <description>6-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_5</name>
                  <value>4</value>
                  <description>5-bits data size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITS_4</name>
                  <value>3</value>
                  <description>4-bits data size</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL1</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>SPI control register 1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED30</name>
              <description>[31:30] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RTOUT</name>
              <description>[29:24] Receive Timeout (only for Peripheral mode)
Defines the number of Clock Cycles before after which the Receive Timeout flag RIS.RTOUT is set.
The time is calculated using the control register for the clock selection and divider in the Controller mode configuration.
A value of 0 disables this function.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>REPTX</name>
              <description>[23:16] Counter to repeat last transfer
0: repeat last transfer is disabled.
x: repeat the last transfer with the provided value.
The transfer will be started with writing a data into the TX FIFO. Sending the data will be repeated provided value number of times, so the data will be transferred x+1 times in total.
The behavior would be as if the data were be written into the TX FIFO as many times as defined by the value here additionally.
It can be used to clean a transfer or to pull a certain amount of data by a peripheral.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>REPTX disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CDMODE</name>
              <description>[15:12] Commnd Data Model. This bit field value determines the behavior of C/D or CS signal when CDEN = 1. CS pin held low indicates command phase and CS pin held high indicates data phase. 
When CDMODE = 0x0, the CS pin is always held high during transfer indicating data phase only operation (manual mode). 
When CDMODE = 0xF, the CS pin is always held low during transfer indicating command phase only operation (manual mode). 
When CDMODE = 0x1 to 0xE, the CS pin is held low for the number of bytes indicated by CDMODE value for the command phase and held high for the remaining transfers in the data phase (automatic mode).
When CDMODE is set to value 0x1 to 0xE, reading CDMODE at any time during operation indicates the remaining bytes to be transferred in the command phase.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>COMMAND</name>
                  <value>15</value>
                  <description>Manual mode: Command</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA</name>
                  <value>0</value>
                  <description>Manual mode: Data</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CDEN</name>
              <description>[11:11] Command/Data mode enable. This feature is applicable only in controller mode and for 8-bit transfers (CTL0.DSS = 7). The chip select pin is used for command/data signaling in Motorola SPI frame format (3-wire) operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>C/D Mode Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>C/D Mode Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[10:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PBS</name>
              <description>[7:7] Parity bit select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIT1</name>
                  <value>1</value>
                  <description>Bit 1 is used for Parity, Bit 0 is ignored</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT0</name>
                  <value>0</value>
                  <description>Bit 0 is used for Parity</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PES</name>
              <description>[6:6] Even parity select.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EVEN</name>
                  <value>1</value>
                  <description>Even Parity mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ODD</name>
                  <value>0</value>
                  <description>Odd Parity mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>[5:5] Parity enable. If enabled the last bit will be used as parity to evaluate the correct reception of the previous bits. 
In case of parity mismatch the parity error flag RIS.PER will be set. This feature is available only in SPI controller mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable Parity function</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Parity function</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSB</name>
              <description>[4:4] MSB first select. Controls the direction of receive and transmit shift register. MSB first configuration (MSB = 1) must be selected when CRC feature is used for SPI communication.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <value>1</value>
                  <description>MSB first</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <value>0</value>
                  <description>LSB first</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>POD</name>
              <description>[3:3] Peripheral data output disable. 
This bit is relevant only in the peripheral mode, MS=1. In multiple-peripheral systems, it is possible for a SPI controller to broadcast a message to all peripherals in the system while ensuring that only one peripheral drives data onto its serial output line. In such systems the POCI lines from multiple peripherals could be tied together. To operate in such systems, this bit field can be set if the SPI peripheral is not supposed to drive the POCI output.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>SPI cannot drive the POCI output in peripheral mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>SPI can drive the POCI output in peripheral mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MS</name>
              <description>[2:2] Controller or peripheral mode select. This bit can be modified only when SPI is disabled, CTL1.EN=0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CONTROLLER</name>
                  <value>1</value>
                  <description>Select Controller mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PERIPHERAL</name>
                  <value>0</value>
                  <description>Select Peripheral mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LBM</name>
              <description>[1:1] Loop back mode control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable loopback mode. Output of transmit serial shifter is connected to input of receive serial shifter internally.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable loopback mode. Normal serial port operation enabled.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] SPI enable.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>SPI Enabled and released for operation.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>SPI is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>CLKCFG0</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Clock configuration register 0. This register is used to configure the clock prescaler.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRESC</name>
              <description>[2:0] Prescaler configuration</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIV_BY_8</name>
                  <value>7</value>
                  <description>Divide clock source by 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_7</name>
                  <value>6</value>
                  <description>Divide clock source by 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_6</name>
                  <value>5</value>
                  <description>Divide clock source by 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_5</name>
                  <value>4</value>
                  <description>Divide clock source by 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_4</name>
                  <value>3</value>
                  <description>Divide clock source by 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_3</name>
                  <value>2</value>
                  <description>Divide clock source by 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_2</name>
                  <value>1</value>
                  <description>Divide clock source by 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_1</name>
                  <value>0</value>
                  <description>Do not divide clock source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLKCFG1</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Clock configuration register 1. This register is used to configure serial clock rate and clock count for delayed sampling in controller mode.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DSAMPLE</name>
              <description>[19:16] Delayed sampling. In controller mode the data on the input pin will be delayed sampled by the defined clock cycles. DSAMPLE values can range from 0 to SCR+1. Typically, values of 1 or 2 would suffice.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[15:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SCR</name>
              <description>[9:0] Serial clock divider. This is used to generate the transmit and receive bit rate of the SPI.
The SPI bit rate: (SPI's functional clock frequency)/((SCR+1)*2). SCR value can be from 0 to1023.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IFLS</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Interrupt FIFO level select register. This register can be used to define the levels at which the RIS.TX, RIS.RX flags are triggered. The interrupts are generated based on FIFO level. Out of reset, the IFLS.TXSEL and IFLS.RXSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXSEL</name>
              <description>[10:8] Receive FIFO Level Select. The trigger points for the receive interrupt are as follows:</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEVEL_1</name>
                  <value>7</value>
                  <description>Trigger when RX FIFO contains $gt;= 1 byte</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_RES6</name>
                  <value>6</value>
                  <description>Reserved</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_FULL</name>
                  <value>5</value>
                  <description>RX FIFO is full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_RES4</name>
                  <value>4</value>
                  <description>Reserved</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_3_4</name>
                  <value>3</value>
                  <description>RX FIFO $gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_1_2</name>
                  <value>2</value>
                  <description>RX FIFO $gt;= 1/2 full (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_1_4</name>
                  <value>1</value>
                  <description>RX FIFO $gt;= 1/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_OFF</name>
                  <value>0</value>
                  <description>Reserved</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXSEL</name>
              <description>[2:0] Transmit FIFO Level Select. The trigger points for the transmit interrupt are as follows:</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEVEL_1</name>
                  <value>7</value>
                  <description>Trigger when TX FIFO has $gt;= 1 byte free</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_RES6</name>
                  <value>6</value>
                  <description>Reserved</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_EMPTY</name>
                  <value>5</value>
                  <description>TX FIFO is empty</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_RES4</name>
                  <value>4</value>
                  <description>Reserved</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_1_4</name>
                  <value>3</value>
                  <description>TX FIFO $lt;= 1/4 empty</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_1_2</name>
                  <value>2</value>
                  <description>TX FIFO $lt;= 1/2 empty (default)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_3_4</name>
                  <value>1</value>
                  <description>TX FIFO $lt;= 3/4 empty</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LVL_OFF</name>
                  <value>0</value>
                  <description>Reserved</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x202</resetValue>
        </register>
        <register>
          <name>DMACR</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>DMA Control Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXEN</name>
              <description>[8:8] Transmit DMA enable. If this bit is set to 1, DMA for the trasmit FIFO is enabled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable TX DMA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable TX DMA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXEN</name>
              <description>[0:0] Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable RX DMA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable RX DMA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RXCRC</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Receive CRC register. Reading this register provides the computed CRC value from the receive side CRC unit. Reading this register or writing to this register with any value auto initializes the seed. The seed value is 0xFF when CTL0.CRCPOLY = 0 and 0xFFFF when CTL0.CRCPOLY = 1 for CCITT CRC polynomials. Bits[15:8] are a don't care when CTL0.CRCPOLY = 0.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] CRC value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXCRC</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Transmit CRC register. Reading this register provides the computed CRC value from the transmit side CRC unit. Reading this register or writing to this register with any value auto initializes the seed. The seed value is 0xFF when CTL0.CRCPOLY = 0 and 0xFFFF when CTL0.CRCPOLY = 1 for CCITT CRC polynomials. Bits[15:8] are a don't care when CTL0.CRCPOLY = 0.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>AUTO_CRC_INS_STAT</name>
              <description>[31:31] Status to indicate if Auto CRC has been inserted into TXFIFO.
This is valid only if CTL0.AUTO_CRC enable bit is set</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INS</name>
                  <value>1</value>
                  <description>Auto CRC inserted</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTINS</name>
                  <value>0</value>
                  <description>Auto CRC not yet inserted</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[30:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] CRC value</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXFHDR32</name>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <description>Header update reigster for 32 bits of header data.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] This field can be used to write four bytes of header data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXFHDR24</name>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <description>Header update reigster for 24 bits of header data.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] This field can be used to write three bytes of header data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXFHDR16</name>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <description>Header update reigster for 16 bits of data.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] This field can be used to write two bytes of header data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXFHDR8</name>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <description>Header update reigster for 8 bits of header data.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] This field can be used to write one byte of header data</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MAXIMUM</name>
                  <value>1</value>
                  <description>Highest possible value</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MINIMUM</name>
                  <value>0</value>
                  <description>Smallest possible value</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXFHDRC</name>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <description>Atomic Header Control register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CS_GATE</name>
              <description>[3:3] Chip Select Gating control register. If this bit is set header update register writes are blocked when chip select (CS) is active low, and HDR_IGN bit is set
This bit resets to 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLK</name>
                  <value>1</value>
                  <description>Header update register writes are blocked when CS is active (low)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNBLK</name>
                  <value>0</value>
                  <description>Header update register writes are not blocked based on CS status</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDR_CMT</name>
              <description>[2:2] Header Committed field. This bit is set when the HDR_EN bit is set and CS is sampled low. This bit remains 0 otherwise. When set, this bit can be written to a value of 0 to clear.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Header update is committed</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Header update is not committed</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDR_IGN</name>
              <description>[1:1] Header Ignored field. When CS_GATE is set to BLK, this bit is set when the last Header update register(MMR_TXFHDRn.*) is written when CS is low or HDR_CMT is already set. When CS_GATE is set to UNBLK, this bit is set only when the header update register is written when HDR_CMT is already set. This bit remains 0 otherwise. When set, this bit can be written to a value of 0 to clear.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Header update is not ignored</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDR_EN</name>
              <description>[0:0] Header enable field. When CS_GATE is set to BLK, this bit has to be set by software to enable this feature. When CS_GATE is set to UNBLK, this field is set automatically whenever a write to header update registers occurs MMR_TXFHDRn</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Atomic header udpate feature enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Atomic header update feature disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RXDATA</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>RXDATA Register. Reading this register returns first value in the RX FIFO. If the FIFO is empty the last read value is returned. Writing has no effect and is ignored.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] Received Data. When read, the entry in the receive FIFO, pointed to by the current FIFO read pointer is accessed. As data values are read by the receive logic from the incoming data frame, they are placed into the entry in the receive FIFO, pointed to by the current RX FIFO write pointer.
Received data less than 16 bits is automatically right-justified in the receive buffer.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXDATA</name>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <description>TXDATA Register. Writing a value in this register puts the data into the TX FIFO. Reading this register returns the last writen value.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] Transmit Data. When read, the last entry in the transmit FIFO, pointed to by the current FIFO write pointer is accessed. 
When written, the entry in the TX FIFO pointed to by the write pointer, is written to. Data values are read from the transmit FIFO by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the output pin at the programmed bit rate.
When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STAT</name>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <description>Status Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXFIFO_FILL_LVL</name>
              <description>[13:8] Indicates how many locations of TXFIFO is currently filled with data</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRANS_DONE</name>
              <description>[6:6] Transmit done. Indicates whether the last bit left the Shift register after a transmission</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRANSMIT_DONE</name>
                  <value>1</value>
                  <description>Last bit has been shifted out, and the transmission is done</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRANSMIT_ONGOING</name>
                  <value>0</value>
                  <description>Last bit has not yet left the Shift register, and the transmission is ongoing.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSD</name>
              <description>[5:5] Detection of CS deassertion in the middle of a word transmission results in this error being set. This feature is only available in the peripheral mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ERR</name>
                  <value>1</value>
                  <description>An error is generated when CS posedge (deassertion) is detected before the entire word is transmitted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOERR</name>
                  <value>0</value>
                  <description>No CS posedge is detected before the entire word has been transmitted.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>[4:4] SPI Busy status</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <value>1</value>
                  <description>SPI is currently transmitting and/or recieving data, or transmit FIFO is not empty.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>SPI is in idle mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RNF</name>
              <description>[3:3] Receive FIFO not full status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>1</value>
                  <description>Receive FIFO is not full.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0</value>
                  <description>Receive FIFO is full.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFE</name>
              <description>[2:2] Receive FIFO empty status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>1</value>
                  <description>Receive FIFO is empty.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0</value>
                  <description>Receive FIFO is not empty.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TNF</name>
              <description>[1:1] Transmit FIFO not full status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <value>1</value>
                  <description>Transmit FIFO is not full.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>0</value>
                  <description>Transmit FIFO is full.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>[0:0] Transmit FIFO empty status.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>1</value>
                  <description>Transmit FIFO is empty.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <value>0</value>
                  <description>Transmit FIFO is not empty.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0xF</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <baseAddress>0x40034000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>Universal Asynchronous Receiver/Transmitter (UART) interface</description>
      <registers>
        <register>
          <name>DR</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Data
For words to be transmitted:
  - if the FIFOs are enabled (LCRH.FEN = 1), data written to this location is pushed onto the transmit FIFO
  - if the FIFOs are not enabled (LCRH.FEN = 0), data is stored in the transmitter holding register (the bottom word of the transmit FIFO).
The write operation initiates transmission from the UART. The data is prefixed with a start bit, appended with the appropriate parity bit (if parity is enabled), and a stop bit.
The resultant word is then transmitted.
For received words:
  - if the FIFOs are enabled (LCRH.FEN = 1), the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO 
  - if the FIFOs are not enabled (LCRH.FEN = 0), the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO).
The received data byte is read by performing reads from this register along with the corresponding status information. The status information can also be read by a read of the RSR register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OE</name>
              <description>[11:11] UART Overrun Error:
This bit is set to 1 if data is received and the receive FIFO is already full. The FIFO contents remain valid because no more data is written when the FIFO is full, , only the contents of the shift register are overwritten.
This is cleared to 0 once there is an empty space in the FIFO and a new character can be written to it.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BE</name>
              <description>[10:10] UART Break Error:
This bit is set to 1 if a break condition was detected, indicating that the received data input (UARTRXD input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).
In FIFO mode, this error is associated with the character at the top of the FIFO (i.e., the oldest received data character since last read). When a break occurs, a 0 character is loaded into the FIFO. The next character is enabled after the receive data input (UARTRXD input pin) goes to a 1 (marking state), and the next valid start bit is received.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PE</name>
              <description>[9:9] UART Parity Error:
When set to 1, it indicates that the parity of the received data character does not match the parity that the LCRH.EPS and LCRH.SPS select.
In FIFO mode, this error is associated with the character at the top of the FIFO (i.e., the oldest received data character since last read).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>[8:8] UART Framing Error:
When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1).
In FIFO mode, this error is associated with the character at the top of the FIFO (i.e., the oldest received data character since last read).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[7:0] Data transmitted or received:
On writes, the transmit data character is pushed into the FIFO.
On reads, the oldest received data character since the last read is returned.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RSR_ECR</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Status
This register is mapped to the same address as ECR register.  Reads from this address are associated with RSR_ECR register and return the receive status. Writes to this address are associated with ECR register and clear the receive status flags (framing, parity, break, and overrun errors).
If the status is read from this register, then the status information for break, framing and parity corresponds to the data character read from the Data Register, DR prior to reading the RSR_ECR. The status information for overrun is set immediately when an overrun condition occurs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OE</name>
              <description>[3:3] UART Overrun Error:
This bit is set to 1 if data is received and the receive FIFO is already full. The FIFO contents remain valid because no more data is written when the FIFO is full, , only the contents of the shift register are overwritten.
This is cleared to 0 once there is an empty space in the FIFO and a new character can be written to it.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR_ERROR_1</name>
                  <value>1</value>
                  <description>Clears error flag if error is set. Write value is not important.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR_NOTSET</name>
                  <value>0</value>
                  <description>Error flag is not set</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BE</name>
              <description>[2:2] UART Break Error:
This bit is set to 1 if a break condition was detected, indicating that the received data input (UARTRXD input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).
When a break occurs, a 0 character is loaded into the FIFO. The next character is enabled after the receive data input (UARTRXD input pin) goes to a 1 (marking state), and the next valid start bit is received.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR_ERROR_1</name>
                  <value>1</value>
                  <description>Clears error flag if error is set. Write value is not important.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR_NOTSET</name>
                  <value>0</value>
                  <description>Error flag is not set</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>[1:1] UART Parity Error:
When set to 1, it indicates that the parity of the received data character does not match the parity that the LCRH.EPS and LCRH.SPS select.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR_ERROR_1</name>
                  <value>1</value>
                  <description>Clears error flag if error is set. Write value is not important.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR_NOTSET</name>
                  <value>0</value>
                  <description>Error flag is not set</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FE</name>
              <description>[0:0] UART Framing Error:
When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR_ERROR_1</name>
                  <value>1</value>
                  <description>Clears error flag if error is set. Write value is not important.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ERROR_NOTSET</name>
                  <value>0</value>
                  <description>Error flag is not set</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RESERVED0</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>UART Reserved Area</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED</name>
              <description>[31:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>FR</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Flag
Reads from this register return the UART flags.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXFE</name>
              <description>[7:7] UART Transmit FIFO Empty:
The meaning of this bit depends on the state of LCRH.FEN .
  - If the FIFO is disabled, this bit is set when the transmit holding register is empty.
  - If the FIFO is enabled, this bit is set when the transmit FIFO is empty.
This bit does not indicate if there is data in the transmit shift register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFF</name>
              <description>[6:6] UART Receive FIFO Full: 
The meaning of this bit depends on the state of LCRH.FEN.
  - If the FIFO is disabled, this bit is set when the receive holding register is full.
  - If the FIFO is enabled, this bit is set when the receive FIFO is full.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXFF</name>
              <description>[5:5] UART Transmit FIFO Full:
Transmit FIFO full. The meaning of this bit depends on the state of LCRH.FEN.
  - If the FIFO is disabled, this bit is set when the transmit holding register is full.
  - If the FIFO is enabled, this bit is set when the transmit FIFO is full.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFE</name>
              <description>[4:4] UART Receive FIFO Empty:
Receive FIFO empty. The meaning of this bit depends on the state of LCRH.FEN.
  - If the FIFO is disabled, this bit is set when the receive holding register is empty.
  - If the FIFO is enabled, this bit is set when the receive FIFO is empty.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BUSY</name>
              <description>[3:3] UART Busy: 
If this bit is set to 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all the stop bits, has been sent from the shift register.
This bit is set as soon as the transmit FIFO becomes non-empty, regardless of whether the UART is enabled or not.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[2:1] Reserved</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTS</name>
              <description>[0:0] Clear To Send: 
This bit is the complement of the active-low UART CTS input pin.
That is, the bit is 1 when CTS input pin is LOW.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x90</resetValue>
        </register>
        <register>
          <name>RESERVED2</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>UART Reserved Area</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED</name>
              <description>[31:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>UARTILPR</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>IrDA $lt;Low-Power Counter Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ILPDVSR</name>
              <description>[7:0] 8 bit low-power divisor value</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IBRD</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Integer Baud-Rate Divisor
If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DIVINT</name>
              <description>[15:0] The integer baud rate divisor:
The baud rate divisor is calculated using the formula below:
Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)
Baud rate divisor must be minimum 1 and maximum 65535. 
That is, DIVINT=0 does not give a valid baud rate. 
Similarly, if DIVINT=0xFFFF, any non-zero values in FBRD.DIVFRAC will be illegal.
A valid value must be written to this field before the UART can be used for RX or TX operations.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>FBRD</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Fractional Baud-Rate Divisor
If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DIVFRAC</name>
              <description>[5:0] Fractional Baud-Rate Divisor:
The baud rate divisor is calculated using the formula below:
Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)
Baud rate divisor must be minimum 1 and maximum 65535. 
That is, IBRD.DIVINT=0 does not give a valid baud rate. 
Similarly, if IBRD.DIVINT=0xFFFF, any non-zero values in DIVFRAC will be illegal.
A valid value must be written to this field before the UART can be used for RX or TX operations.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>LCRH</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Line Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SPS</name>
              <description>[7:7] UART Stick Parity Select:

0: Stick parity is disabled
1: The parity bit is transmitted and checked as invert of EPS field (i.e. the parity bit is transmitted and checked as 1 when EPS = 0).

This bit has no effect when PEN disables parity checking and generation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>WLEN</name>
              <description>[6:5] UART Word Length:
These bits indicate the number of data bits transmitted or received in a frame.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BITL8</name>
                  <value>3</value>
                  <description>Word Length 8 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITL7</name>
                  <value>2</value>
                  <description>Word Length 7 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITL6</name>
                  <value>1</value>
                  <description>Word Length 6 bits</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BITL5</name>
                  <value>0</value>
                  <description>Word Length 5 bits</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FEN</name>
              <description>[4:4] UART Enable FIFOs</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Transmit and receive FIFO buffers are enabled (FIFO mode)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STP2</name>
              <description>[3:3] UART Two Stop Bits Select:
If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>[2:2] UART Even Parity Select</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EVEN</name>
                  <value>1</value>
                  <description>Even parity: The UART generates or checks for an even number of 1s in the data and parity bits.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ODD</name>
                  <value>0</value>
                  <description>Odd parity: The UART generates or checks for an odd number of 1s in the data and parity bits.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>[1:1] UART Parity Enable
This bit controls generation and checking of parity bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Parity checking and generation is enabled.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Parity is disabled and no parity bit is added to the data frame</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BRK</name>
              <description>[0:0] UART Send Break
If this bit is set to 1, a low-level is continually output on the UARTTXD output pin, after completing transmission of the current character. For the proper execution of the break command, the
software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTSEN</name>
              <description>[15:15] CTS hardware flow control enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>CTS hardware flow control enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>CTS hardware flow control disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTSEN</name>
              <description>[14:14] RTS hardware flow control enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>RTS hardware flow control enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>RTS hardware flow control disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED12</name>
              <description>[13:12] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RTS</name>
              <description>[11:11] Request to Send
This bit is the complement of the active-low UART RTS output. That is, when the bit is programmed to a 1 then RTS output on the pins is LOW.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[10:10] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXE</name>
              <description>[9:9] UART Receive Enable
If the UART is disabled in the middle of reception, it completes the current character before stopping.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>UART Receive enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>UART Receive disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE</name>
              <description>[8:8] UART Transmit Enable
If the UART is disabled in the middle of transmission, it completes the current character before stopping.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>UART Transmit enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>UART Transmit disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LBE</name>
              <description>[7:7] UART Loop Back Enable
Enabling the loop-back mode connects the UARTTXD output from the UART to UARTRXD input of the UART.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Loop Back enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Loop Back disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCEN</name>
              <description>[6:6] UART FIFO Concatenation Enable
Enabling the lFIFO concatenetion in TX moderesulting in 16 TX buffers.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>UART FIFO Concatenation  enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>UART FIFO Concatenation  disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[5:3] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>SIRLP</name>
              <description>[2:2] SIR low power IrDA mode
This bit selects the IrDA encoding mode</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Low-level bits are transmitted with a pulse width of 3 times the period of IrLPBaud16, regardless of the selected bit rate.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Low-level bits are transmitted as active high with a 3/16th period width,</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIREN</name>
              <description>[1:1] SIR Enable
This bit has no effect if UARTEN bit disables the UART.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>IrDA SIR ENDEC is enabled. Data is transmitted and received via nSIROUT and SIRIN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>IrDA SIR ENDEC is disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UARTEN</name>
              <description>[0:0] UART Enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>UART enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>UART disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x300</resetValue>
        </register>
        <register>
          <name>IFLS</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Interrupt FIFO Level Select</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXSEL</name>
              <description>[5:3] Receive interrupt FIFO level select:
This field sets the trigger points for the receive interrupt. Values 0b101-0b111 are reserved.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>THREEQU</name>
                  <value>3</value>
                  <description>Receive FIFO becomes $gt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF</name>
                  <value>2</value>
                  <description>Receive FIFO becomes $gt;= 1/2 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QUARTER</name>
                  <value>1</value>
                  <description>Receive FIFO becomes $gt;= 1/4 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXSEL</name>
              <description>[2:0] Transmit interrupt FIFO level select:
This field sets the trigger points for the transmit interrupt. Values 0b101-0b111 are reserved.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>THREEQU</name>
                  <value>3</value>
                  <description>Transmit FIFO becomes $lt;= 3/4 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HALF</name>
                  <value>2</value>
                  <description>Transmit FIFO becomes $lt;= 1/2 full</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QUARTER</name>
                  <value>1</value>
                  <description>Transmit FIFO becomes $lt;= 1/4 full</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x12</resetValue>
        </register>
        <register>
          <name>IMSC</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>Interrupt Mask Set/Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMADONEIM</name>
              <description>[13:13] Rx DMA done interrupt mask. A read returns the current mask for UART's RXDMADONE interrupt. On a write of 1, the mask of the RXDMADONE interrupt is set which means the interrupt state will be reflected in MIS.RXDMADONEMIS. A write of 0 clears the mask which means MIS.RXDMADONEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDMADONEIM</name>
              <description>[12:12] Tx DMA done interrupt mask. A read returns the current mask for UART's TXDMADONE interrupt. On a write of 1, the mask of the TXDMADONE interrupt is set which means the interrupt state will be reflected in MIS.TXDMADONEMIS. A write of 0 clears the mask which means MIS.TXDMADONEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>EOTIM</name>
              <description>[11:11] End of Transmission interrupt mask. A read returns the current mask for UART's EoT interrupt. On a write of 1, the mask of the EoT interrupt is set which means the interrupt state will be reflected in MIS.EOTMIS. A write of 0 clears the mask which means MIS.EOTMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>OEIM</name>
              <description>[10:10] Overrun error interrupt mask. A read returns the current mask for UART's overrun error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.OEMIS. A write of 0 clears the mask which means MIS.OEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BEIM</name>
              <description>[9:9] Break error interrupt mask. A read returns the current mask for UART's break error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.BEMIS. A write of 0 clears the mask which means MIS.BEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>PEIM</name>
              <description>[8:8] Parity error interrupt mask. A read returns the current mask for UART's parity error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.PEMIS. A write of 0 clears the mask which means MIS.PEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>FEIM</name>
              <description>[7:7] Framing error interrupt mask. A read returns the current mask for UART's framing error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.FEMIS. A write of 0 clears the mask which means MIS.FEMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RTIM</name>
              <description>[6:6] Receive timeout interrupt mask. A read returns the current mask for UART's receive timeout interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.RTMIS. A write of 0 clears the mask which means this bitfield will not reflect the interrupt. 
The raw interrupt for receive timeout RIS.RTRIS cannot be set unless the mask is set (RTIM = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from MIS.RTMIS and RIS.RTRIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIM</name>
              <description>[5:5] Transmit interrupt mask. A read returns the current mask for UART's transmit interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.TXMIS. A write of 0 clears the mask which means MIS.TXMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXIM</name>
              <description>[4:4] Receive interrupt mask. A read returns the current mask for UART's receive interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.RXMIS. A write of 0 clears the mask which means MIS.RXMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[3:2] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CTSMIM</name>
              <description>[1:1] Clear to Send (CTS) modem interrupt mask. A read returns the current mask for UART's clear to send interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in MIS.CTSMMIS. A write of 0 clears the mask which means MIS.CTSMMIS will not reflect the interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Raw Interrupt Status</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXDMADONERIS</name>
              <description>[13:13] Rx DMA done interrupt status:
This field returns the raw interrupt state of UART's rx dma done interrupt. RX DMA done flag is set when you recieve rx dma done status from dma module.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXDMADONERIS</name>
              <description>[12:12] Tx DMA done interrupt status:
This field returns the raw interrupt state of UART's tx dma done interrupt. TX DMA done flag is set when you recieve tx dma done status from dma module.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EOTRIS</name>
              <description>[11:11] End of Transmission interrupt status:
This field returns the raw interrupt state of UART's end of transmission interrupt. End of transmission flag is set when all the Transmit data in the FIFO and on the TX Line is tranmitted.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OERIS</name>
              <description>[10:10] Overrun error interrupt status: 
This field returns the raw interrupt state of UART's overrun error interrupt. Overrun error occurs if data is received and the receive FIFO is full.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BERIS</name>
              <description>[9:9] Break error interrupt status:
This field returns the raw interrupt state of UART's break error interrupt. Break error is set when a break condition is detected, indicating that the received data input (UARTRXD input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIS</name>
              <description>[8:8] Parity error interrupt status:
This field returns the raw interrupt state of UART's parity error interrupt. Parity error is set if the parity of the received data character does not match the parity that the LCRH.EPS and LCRH.SPS select.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FERIS</name>
              <description>[7:7] Framing error interrupt status:
This field returns the raw interrupt state of UART's framing error interrupt. Framing error is set if the received character does not have a valid stop bit (a valid stop bit is 1).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RTRIS</name>
              <description>[6:6] Receive timeout interrupt status:
This field returns the raw interrupt state of UART's receive timeout interrupt. The receive timeout interrupt is asserted when the receive FIFO is not empty, and no more data is received during a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data, or when a 1 is written to ICR.RTIC.
The raw interrupt for receive timeout cannot be set unless the mask is set (IMSC.RTIM = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from MIS.RTMIS and RTRIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXRIS</name>
              <description>[5:5] Transmit interrupt status: 
This field returns the raw interrupt state of UART's transmit interrupt.
When FIFOs are enabled (LCRH.FEN = 1), the transmit interrupt is asserted if the number of bytes in transmit FIFO is equal to or lower than the programmed trigger level (IFLS.TXSEL). The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt through ICR.TXIC.
When FIFOs are disabled (LCRH.FEN = 0), that is they have a depth of one location, the transmit interrupt is asserted if there is no data present in the transmitters single location. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt through ICR.TXIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXRIS</name>
              <description>[4:4] Receive interrupt status:
This field returns the raw interrupt state of UART's receive interrupt. 
When FIFOs are enabled (LCRH.FEN = 1), the receive interrupt is asserted if the receive FIFO reaches the programmed trigger
level (IFLS.RXSEL). The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt through ICR.RXIC.
When FIFOs are disabled (LCRH.FEN = 0), that is they have a depth of one location, the receive interrupt is asserted if data is received
thereby filling the location. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt through ICR.RXIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[3:2] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTSRMIS</name>
              <description>[1:1] Clear to Send (CTS) modem interrupt status: 
This field returns the raw interrupt state of UART's clear to send interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Masked Interrupt Status</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Reads to this field return zero, writes to this field are ignored. Read as zero, do not modify</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXDMADONE</name>
              <description>[13:13] Rx DMA done interrupt status:
This field returns the masked interrupt state of the rx dma done interrupt which is the AND product of raw interrupt state RIS.RXDMADONERIS and the mask setting IMSC.RXDMADONEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXDMADONEMIS</name>
              <description>[12:12] Tx DMA done interrupt status:
This field returns the masked interrupt state of the tx dma done interrupt which is the AND product of raw interrupt state RIS.TXDMADONERIS and the mask setting IMSC.TXDMADONEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EOTMIS</name>
              <description>[11:11] End of Transmission interrupt status:
This field returns the masked interrupt state of the End of transmission interrupt which is the AND product of raw interrupt state RIS.EOTRIS and the mask setting IMSC.EOTIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OEMIS</name>
              <description>[10:10] Overrun error masked interrupt status: 
This field returns the masked interrupt state of the overrun interrupt which is the AND product of raw interrupt state RIS.OERIS and the mask setting IMSC.OEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BEMIS</name>
              <description>[9:9] Break error masked interrupt status: 
This field returns the masked interrupt state of the break error interrupt which is the AND product of raw interrupt state RIS.BERIS and the mask setting IMSC.BEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PEMIS</name>
              <description>[8:8] Parity error masked interrupt status:
This field returns the masked interrupt state of the parity error interrupt which is the AND product of raw interrupt state RIS.PERIS and the mask setting IMSC.PEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FEMIS</name>
              <description>[7:7] Framing error masked interrupt status: Returns the masked interrupt state of the framing error interrupt which is the AND product of raw interrupt state RIS.FERIS and the mask setting IMSC.FEIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RTMIS</name>
              <description>[6:6] Receive timeout masked interrupt status: 
Returns the masked interrupt state of the receive timeout interrupt.
The raw interrupt for receive timeout cannot be set unless the mask is set (IMSC.RTIM = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from RTMIS and RIS.RTRIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TXMIS</name>
              <description>[5:5] Transmit masked interrupt status: 
This field returns the masked interrupt state of the transmit interrupt  which is the AND product of raw interrupt state RIS.TXRIS and the mask setting IMSC.TXIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RXMIS</name>
              <description>[4:4] Receive masked interrupt status:
This field returns the masked interrupt state of the receive interrupt  which is the AND product of raw interrupt state RIS.RXRIS and the mask setting IMSC.RXIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[3:2] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTSMMIS</name>
              <description>[1:1] Clear to Send (CTS) modem masked interrupt status:
This field returns the masked interrupt state of the clear to send interrupt which is the AND product of raw interrupt state RIS.CTSRMIS and the mask setting IMSC.CTSMIM.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Reads to this field return zero, writes to this field are ignored. Write 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICR</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt Clear
On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:14] Reads to this field return zero, writes to this field are ignored. Read as zero, do not modify</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RXDMADONEIC</name>
              <description>[13:13] Rx DMA Done interrupt clear:
Writing 1 to this field clears the rxdma done interrupt (RIS.RXDMADONERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TXDMADONEIC</name>
              <description>[12:12] Tx DMA Done interrupt clear:
Writing 1 to this field clears the txdma done interrupt (RIS.TXDMADONERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>EOTIC</name>
              <description>[11:11] End of Transmission interrupt clear:
Writing 1 to this field clears the End of Transmission interrupt (RIS.EOTRIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>OEIC</name>
              <description>[10:10] Overrun error interrupt clear:
Writing 1 to this field clears the overrun error interrupt (RIS.OERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>BEIC</name>
              <description>[9:9] Break error interrupt clear:
Writing 1 to this field clears the break error interrupt (RIS.BERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PEIC</name>
              <description>[8:8] Parity error interrupt clear:
Writing 1 to this field clears the parity error interrupt (RIS.PERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>FEIC</name>
              <description>[7:7] Framing error interrupt clear:
Writing 1 to this field clears the framing error interrupt (RIS.FERIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RTIC</name>
              <description>[6:6] Receive timeout interrupt clear:
Writing 1 to this field clears the receive timeout interrupt (RIS.RTRIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TXIC</name>
              <description>[5:5] Transmit interrupt clear:
Writing 1 to this field clears the transmit interrupt (RIS.TXRIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RXIC</name>
              <description>[4:4] Receive interrupt clear:
Writing 1 to this field clears the receive interrupt (RIS.RXRIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[3:2] Reads to this field return zero, writes to this field are ignored. Write 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CTSMIC</name>
              <description>[1:1] Clear to Send (CTS) modem interrupt clear:
Writing 1 to this field clears the clear to send interrupt (RIS.CTSRMIS). Writing 0 has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Reads to this field return zero, writes to this field are ignored. Write 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACTL</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>DMA Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero, writes to this field are ignored. Read as zero, do not modify.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAONERR</name>
              <description>[2:2] DMA on error. If this bit is set to 1, the DMA receive request outputs (for  single and burst requests) are disabled when the UART error interrupt is asserted (more specifically if any of the error interrupts RIS.PERIS, RIS.BERIS, RIS.FERIS or RIS.OERIS are asserted).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDMAE</name>
              <description>[1:1] Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMAE</name>
              <description>[0:0] Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RESERVED1</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>UART Reserved Area</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED</name>
              <description>[31:0] Reads to this field return zero, writes to this field are ignored. Read as zero, do not modify.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RESERVED3</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>UART Reserved Area</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED</name>
              <description>[31:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RESERVED4</name>
          <addressOffset>0xfd0</addressOffset>
          <size>32</size>
          <description>UART Reserved Area For Future ID Expansion</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED</name>
              <description>[31:0] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C0</name>
      <baseAddress>0x40038000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>I2C IP</description>
      <registers>
        <register>
          <name>SOAR</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Slave Own Address
This register consists of seven address bits that identify this I2C device on the I2C bus.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED7</name>
              <description>[31:7] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>25</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OAR</name>
              <description>[6:0] I2C slave own address. This field specifies bits a6 through a0 of the slave address.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SSTAT_SCTL</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Slave Control and Slave Status
This register functions as a control register when written, and a status register when read.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FBR</name>
              <description>[2:2] First byte received.
0 - The first byte following the slave's own address has not been received.
1 - The first byte following the slave's own address has been received.
This bit is only valide when the RREQ bit is set and is automatically cleared when data has been read from the SDR register.
Note: This bit is not used for slave transmit operations.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TREQ</name>
              <description>[1:1] Transmit request
0 - No outstanding transmit request
1 - The *I2C* controller has been addressed as a slave transmitter and is using clock stretching to delay the master until data has been written to the SDR register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RREQ_DA</name>
              <description>[0:0] This field reflects the Receive Request status when read and sets the Device Active control when written. 
When read:
0 - No outstanding receive data
1 - The *I2C* controller has outstanding receive data from the *I2C* master and is using clock stretching to delay the master until data has been read from the SDR register

When written:
0 - Disables the *I2C* slave operation
1 - Enables the *I2C* slave operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SDR</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Slave Data
This register contains the data to be transmitted when in the Slave Transmit state, and the data received
when in the Slave Receive state.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[7:0] Data for transfer. This field contains the data for transfer during a slave receive or a transmit operation. When written the register data is used as transmit data When read, this register returns the last data received. Data is stored until next update, either by a system write to the master for transmit or by an external master to the slave for receive.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SIMR</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Slave Interrupt Mask
This register controls whether a raw interrupt is promoted to a controller interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPIM</name>
              <description>[2:2] Stop condition interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>ENA interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DIS interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STARTIM</name>
              <description>[1:1] Start condition interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>ENA Interrupt Mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt Mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATAIM</name>
              <description>[0:0] Data interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>ENA interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DIS interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SRIS</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Slave Raw Interrupt Status
This register shows the unmasked interrupt status.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPRIS</name>
              <description>[2:2] Stop condition raw interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to SICR.STOPIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STARTRIS</name>
              <description>[1:1] Start condition raw interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to SICR.STARTIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATARIS</name>
              <description>[0:0] Data raw interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to the SICR.DATAIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SMIS</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Slave Masked Interrupt Status
This register show which interrupt is active (based on result from SRIS and SIMR).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPMIS</name>
              <description>[2:2] Stop condition masked interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to the SICR.STOPIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STARTMIS</name>
              <description>[1:1] Start condition masked interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to the SICR.STARTIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATAMIS</name>
              <description>[0:0] Start condition masked interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing a 1 to the SICR.STARTIC.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SICR</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Slave Interrupt Clear
This register clears the raw interrupt SRIS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPIC</name>
              <description>[2:2] Stop condition interrupt clear
0 - Writing 0 has no effect
1 - Set interrupt
Writing 1 to this bit clears SRIS.STOPRIS and SMIS.STOPMIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>STARTIC</name>
              <description>[1:1] Start condition interrupt clear
0 - Writing 0 has no effect
1 - Set interrupt
Writing 1 to this bit clears SRIS.STARTRIS and SMIS.STARTMIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DATAIC</name>
              <description>[0:0] Data interrupt clear
0 - Writing 0 has no effect
1 - Set interrupt
Writing 1 to this bit clears SRIS.DATARIS and SMIS.DATAMIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MSA</name>
          <addressOffset>0x800</addressOffset>
          <size>32</size>
          <description>Master Slave Address
This register contains seven address bits of the slave to be accessed by the master (a6-a0), and an RS bit determining if the next operation is a receive or transmit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SA</name>
              <description>[7:1] *I2C* master slave address
Defines which slave is addressed for the transaction in master mode</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RS</name>
              <description>[0:0] Receive or Send
This bit-field specifies the next operation with addressed slave SA.
0 - Transmit/send data to slave
1 - Receive data from slave</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MSTAT_MCTL</name>
          <addressOffset>0x804</addressOffset>
          <size>32</size>
          <description>Master Control and Status
This register functions as a control register when written, and a status register when read.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED7</name>
              <description>[31:7] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>25</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BUSBSY</name>
              <description>[6:6] Bus busy
0 - The *I2C* bus is idle.
1 - The *I2C* bus is busy.
Note:The bit changes based on the MCTRL.START and MCTRL.STOP conditions.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IDLE</name>
              <description>[5:5] *I2C* idle
0 - The *I2C* controller is not idle.
1 - The *I2C* controller is idle.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ARBLST</name>
              <description>[4:4] Arbitration status
0 - The *I2C* controller won arbitration.
1 - The *I2C* controller lost arbitration.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATACKN_ACK</name>
              <description>[3:3] This field contains Data acknowledge in status read and Data acknowledge enable in control write.
Status Read: Data Acknowledge
0 - The transmitted data was acknowledged.
1 - The transmitted data was not acknowledged.

Control write: Data acknowledge enable
0 - The received data byte is not acknowledged automatically by the master.
1 - The received data byte is acknowledged automatically by the master.
Note:This bit-field must be cleared when the I2C bus controller requires no further data to be transmitted from the slave transmitter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADRACKN_STOP</name>
              <description>[2:2] This field reflects the address acknowledge status when read and sets stop condition when written.
When read:
0 - The transmitted address was acknowledged.
1 - The transmitted address was not acknowledged.

When written
Note:This bit-field determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition.
0 - The controller does not generate the Stop condition.
1 - The controller generates the Stop condition.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ERR_START</name>
              <description>[1:1] This field reflect the error status when read and sets start or repeated start condition when written.
When read:
0 - No error was detected on the last operation.
1 - An error occurred on the last operation.

When written:
0 - The controller does not generate the Start condition.
1 - The controller generates the Start condition.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BUSY_RUN</name>
              <description>[0:0] This field reflects the *I2C* busy status when read and sets *I2C* master enable when written.
When Read
0 - The controller is idle.
1 - The controller is busy.

When this bit-field is set, the other status bits are not valid.
Note: The *I2C* controller requires four SYSBUS clock cycles to assert the BUSY status after *I2C* master operation has been initiated through a write into MSTAT_MCTL register.
Hence after programming MCTRL register, application is requested to wait for four SYSBUS clock cycles before issuing a controller status inquiry through a read from MSTAT_MCTL register. Any prior inquiry would result in wrong status being reported.

When written:
0 - The master is disabled.
1 - The master is enabled to transmit or receive data.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x20</resetValue>
        </register>
        <register>
          <name>MDR</name>
          <addressOffset>0x808</addressOffset>
          <size>32</size>
          <description>Master Data
This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[7:0] When Read: Last RX Data is returned
When Written: Data is transferred during TX transaction</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MTPR</name>
          <addressOffset>0x80c</addressOffset>
          <size>32</size>
          <description>Master Timer Period
This register specifies the period of the SCL clock.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TPR_7</name>
              <description>[7:7] Must be set to 0 to set TPR. If set to 1, a write to TPR will be ignored.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TPR</name>
              <description>[6:0] SCL clock period
This field specifies the period of the SCL clock.
SCL_PRD = 2*(1+TPR)*(SCL_LP + SCL_HP)*CLK_PRD, where:
SCL_PRD is the SCL line period (I2C clock).
TPR is the timer period register value (range of 1 to 127)
SCL_LP is the SCL low period (fixed at 6).
SCL_HP is the SCL high period (fixed at 4).
CLK_PRD is the system clock period in ns.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>MIMR</name>
          <addressOffset>0x810</addressOffset>
          <size>32</size>
          <description>Master Interrupt Mask
This register controls whether a raw interrupt is promoted to a controller interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IM</name>
              <description>[0:0] Interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>ENA Interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable Interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MRIS</name>
          <addressOffset>0x814</addressOffset>
          <size>32</size>
          <description>Master Raw Interrupt Status
This register show the unmasked interrupt status.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RIS</name>
              <description>[0:0] Raw interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing 1 to the MICR.IC bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MMIS</name>
          <addressOffset>0x818</addressOffset>
          <size>32</size>
          <description>Master Masked Interrupt Status
This register show which interrupt is active (based on result from MRIS and MIMR).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MIS</name>
              <description>[0:0] Masked interrupt status
0 - Interrupt did not occur
1 - Interrupt occured
This bit is cleared by writing 1 to the MICR.IC bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MICR</name>
          <addressOffset>0x81c</addressOffset>
          <size>32</size>
          <description>Master Interrupt Clear
This register clears the raw and masked interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IC</name>
              <description>[0:0] Interrupt clear
0 - Writing 0 has no effect
1 - Clear Interrupt
Writing 1 to this bit clears MRIS.RIS and MMIS.MIS.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MCR</name>
          <addressOffset>0x820</addressOffset>
          <size>32</size>
          <description>Master Configuration
This register configures the mode (Master or Slave) and sets the interface for test mode loopback.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Reads to this field return zero.Writes to this field are ignored.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SFE</name>
              <description>[5:5] I2C slave function enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Slave mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Slave mode disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MFE</name>
              <description>[4:4] I2C master function enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Master mode enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Master mode disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LPBK</name>
              <description>[0:0] I2C loopback</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Test mode(Loopback operation) enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Test mode(Loopback operation) disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC</name>
      <baseAddress>0x40050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>ADC (Analog to Digital Converter) module</description>
      <registers>
        <register>
          <name>IMASK0</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] MEMRES23 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] MEMRES22 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] MEMRES21 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] MEMRES20 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] MEMRES19 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] MEMRES18 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] MEMRES17 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] MEMRES16 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] MEMRES15 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] MEMRES14 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] MEMRES13 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] MEMRES12 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] MEMRES11 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] MEMRES10 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] MEMRES9 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] MEMRES8 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] MEMRES7 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] MEMRES6 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] MEMRES5 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] MEMRES4 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] MEMRES3 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] MEMRES2 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] MEMRES1 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] MEMRES0 conversion result interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASCDONE</name>
              <description>[7:7] Mask for ASC done raw interrupt flag</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UVIFG</name>
              <description>[6:6] Conversion underflow interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[5:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] In-range comparator interrupt mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Low threshold compare interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] High threshold compare interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOVIFG</name>
              <description>[1:1] Sequence conversion time overflow interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVIFG</name>
              <description>[0:0] Conversion overflow interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENA</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS0</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASCDONE</name>
              <description>[7:7] Raw interrupt flag for ASC done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UVIFG</name>
              <description>[6:6] Raw interrupt flag for MEMRESx underflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMADONE</name>
              <description>[5:5] Raw interrupt flag for DMADONE. 
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOVIFG</name>
              <description>[1:1] Raw interrupt flag for sequence conversion trigger overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVIFG</name>
              <description>[0:0] Raw interrupt flag for MEMRESx overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS0</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This is an AND of the IMASK and RIS registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASCDONE</name>
              <description>[7:7] Masked interrupt status for ASC done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UVIFG</name>
              <description>[6:6] Raw interrupt flag for MEMRESx underflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMADONE</name>
              <description>[5:5] Raw interrupt flag for DMADONE. 
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOVIFG</name>
              <description>[1:1] Raw interrupt flag for sequence conversion timeout overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVIFG</name>
              <description>[0:0] Raw interrupt flag for MEMRESx overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET0</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Interrupt set. Allows interrupts to be set by software (useful in diagnostics and safety checks). Writing a 1 to a bit in ISET0 will set the event and therefore the related RIS bit also gets set. If the interrupt is enabled through the mask, then the corresponding MIS bit is also set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASCDONE</name>
              <description>[7:7] Set ASC done flag in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UVIFG</name>
              <description>[6:6] Raw interrupt flag for MEMRESx underflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMADONE</name>
              <description>[5:5] Raw interrupt flag for DMADONE. 
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOVIFG</name>
              <description>[1:1] Raw interrupt flag for sequence conversion timeout overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVIFG</name>
              <description>[0:0] Raw interrupt flag for MEMRESx overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR0</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASCDONE</name>
              <description>[7:7] Clear ASC done flag in RIS</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UVIFG</name>
              <description>[6:6] Raw interrupt flag for MEMRESx underflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMADONE</name>
              <description>[5:5] Raw interrupt flag for DMADONE. 
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOVIFG</name>
              <description>[1:1] Raw interrupt flag for sequence conversion timeout overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OVIFG</name>
              <description>[0:0] Raw interrupt flag for MEMRESx overflow.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK1</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS1</name>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS1 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS1</name>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This is an AND of the IMASK and RIS registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET1</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Interrupt set. Allows interrupts to be set by software (useful in diagnostics and safety checks). Writing a 1 to a bit in ISET1 will set the event and therefore the related RIS bit also gets set. If the interrupt is enabled through the mask, then the corresponding MIS bit is also set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR1</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED9</name>
              <description>[31:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>23</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INIFG</name>
              <description>[4:4] Mask INIFG in MIS_EX register.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOWIFG</name>
              <description>[3:3] Raw interrupt flag for the MEMRESx result register being below
than the WCLOWx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HIGHIFG</name>
              <description>[2:2] Raw interrupt flag for the MEMRESx result register being higher
than the WCHIGHx threshold of the window comparator.
This bit is reset to 0 by IIDX read or when corresponding bit in
ICLR_EX is set to 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Interrupt is pending.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>Interrupt is not pending.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[1:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK2</name>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <description>Interrupt Mask. If a bit is set, then corresponding interrupt is un-masked. Un-masking the interrupt causes the raw interrupt to be visible in IIDX, as well as MIS.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS2</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS2 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS2</name>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <description>Extension of Masked interrupt status. This is an AND of the IMASK and RIS registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET2</name>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <description>Interrupt set. Allows interrupts to be set by software (useful in diagnostics and safety checks). Writing a 1 to a bit in ISET2 will set the event and therefore the related RIS bit also gets set. If the interrupt is enabled through the mask, then the corresponding MIS bit is also set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR2</name>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MEMRESIFG23</name>
              <description>[31:31] Raw interrupt status for MEMRES23.
This bit is set to 1 when MEMRES23 is loaded with a new
conversion result.
Reading MEMRES23 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG22</name>
              <description>[30:30] Raw interrupt status for MEMRES22.
This bit is set to 1 when MEMRES22 is loaded with a new
conversion result.
Reading MEMRES22 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG21</name>
              <description>[29:29] Raw interrupt status for MEMRES21.
This bit is set to 1 when MEMRES21 is loaded with a new
conversion result.
Reading MEMRES21 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG20</name>
              <description>[28:28] Raw interrupt status for MEMRES20.
This bit is set to 1 when MEMRES20 is loaded with a new
conversion result.
Reading MEMRES20 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG19</name>
              <description>[27:27] Raw interrupt status for MEMRES19.
This bit is set to 1 when MEMRES19 is loaded with a new
conversion result.
Reading MEMRES19 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG18</name>
              <description>[26:26] Raw interrupt status for MEMRES18.
This bit is set to 1 when MEMRES18 is loaded with a new
conversion result.
Reading MEMRES18 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG17</name>
              <description>[25:25] Raw interrupt status for MEMRES17.
This bit is set to 1 when MEMRES17 is loaded with a new
conversion result.
Reading MEMRES17 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG16</name>
              <description>[24:24] Raw interrupt status for MEMRES16.
This bit is set to 1 when MEMRES16 is loaded with a new
conversion result.
Reading MEMRES16 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG15</name>
              <description>[23:23] Raw interrupt status for MEMRES15.
This bit is set to 1 when MEMRES15 is loaded with a new
conversion result.
Reading MEMRES15 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG14</name>
              <description>[22:22] Raw interrupt status for MEMRES14.
This bit is set to 1 when MEMRES14 is loaded with a new
conversion result.
Reading MEMRES14 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG13</name>
              <description>[21:21] Raw interrupt status for MEMRES13.
This bit is set to 1 when MEMRES13 is loaded with a new
conversion result.
Reading MEMRES13 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG12</name>
              <description>[20:20] Raw interrupt status for MEMRES12.
This bit is set to 1 when MEMRES12 is loaded with a new
conversion result.
Reading MEMRES12 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG11</name>
              <description>[19:19] Raw interrupt status for MEMRES11.
This bit is set to 1 when MEMRES11 is loaded with a new
conversion result.
Reading MEMRES11 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG10</name>
              <description>[18:18] Raw interrupt status for MEMRES10.
This bit is set to 1 when MEMRES10 is loaded with a new
conversion result.
Reading MEMRES10 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG9</name>
              <description>[17:17] Raw interrupt status for MEMRES9.
This bit is set to 1 when MEMRES9 is loaded with a new
conversion result.
Reading MEMRES9 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG8</name>
              <description>[16:16] Raw interrupt status for MEMRES8.
This bit is set to 1 when MEMRES8 is loaded with a new
conversion result.
Reading MEMRES8 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG7</name>
              <description>[15:15] Raw interrupt status for MEMRES7.
This bit is set to 1 when MEMRES7 is loaded with a new
conversion result.
Reading MEMRES7 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG6</name>
              <description>[14:14] Raw interrupt status for MEMRES6.
This bit is set to 1 when MEMRES6 is loaded with a new
conversion result.
Reading MEMRES6 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG5</name>
              <description>[13:13] Raw interrupt status for MEMRES5.
This bit is set to 1 when MEMRES5 is loaded with a new
conversion result.
Reading MEMRES5 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG4</name>
              <description>[12:12] Raw interrupt status for MEMRES4.
This bit is set to 1 when MEMRES4 is loaded with a new
conversion result.
Reading MEMRES4 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG3</name>
              <description>[11:11] Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG2</name>
              <description>[10:10] Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG1</name>
              <description>[9:9] Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MEMRESIFG0</name>
              <description>[8:8] Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR is set to 1</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>A new data is ready to be read.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No new data ready.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL0</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Control Register 0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED27</name>
              <description>[31:27] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SCLKDIV</name>
              <description>[26:24] Sample clock divider</description>
              <bitWidth>3</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DIV_BY_48</name>
                  <value>7</value>
                  <description>Divide clock source by 48</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_32</name>
                  <value>6</value>
                  <description>Divide clock source by 32</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_24</name>
                  <value>5</value>
                  <description>Divide clock source by 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_16</name>
                  <value>4</value>
                  <description>Divide clock source by 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_8</name>
                  <value>3</value>
                  <description>Divide clock source by 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_4</name>
                  <value>2</value>
                  <description>Divide clock source by 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_2</name>
                  <value>1</value>
                  <description>Divide clock source by 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIV_BY_1</name>
                  <value>0</value>
                  <description>Do not divide clock source</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED17</name>
              <description>[23:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PWRDN</name>
              <description>[16:16] Power down policy</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MANUAL</name>
                  <value>1</value>
                  <description>ADC remains powered on as long as it is enabled through software.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>ADC is powered down on completion of a conversion if there is no pending trigger</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[15:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENC</name>
              <description>[0:0] Enable conversion</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <value>1</value>
                  <description>Conversion enabled. ADC sequencer waits for valid trigger (software or hardware).</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Conversion disabled. ENC change from ON to OFF will abort single or repeat sequence on a MEMCTLx boundary. The current conversion will finish and result stored in corresponding MEMRESx.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL1</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Control Register 1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED21</name>
              <description>[31:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMPMODE</name>
              <description>[20:20] Sample mode. This bit selects the source of the sampling signal. 
MANUAL option is not valid when TRIGSRC is selected as hardware event trigger.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MANUAL</name>
                  <value>1</value>
                  <description>Software trigger is used as sample signal</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO</name>
                  <value>0</value>
                  <description>Sample timer high phase is used as sample signal</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[19:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CONSEQ</name>
              <description>[17:16] Conversion sequence mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>REPEATSEQUENCE</name>
                  <value>3</value>
                  <description>ADC channel sequence pointed by STARTADD and ENDADD will be converted repeatedly</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>REPEATSINGLE</name>
                  <value>2</value>
                  <description>ADC channel in MEMCTLx pointed by STARTADD will be converted repeatedly</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEQUENCE</name>
                  <value>1</value>
                  <description>ADC channel sequence pointed by STARTADD and ENDADD will be converted once</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <value>0</value>
                  <description>ADC channel in MEMCTLx pointed by STARTADD will be converted once</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[15:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SC</name>
              <description>[8:8] Start of conversion</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <value>1</value>
                  <description>When SAMPMODE is set to MANUAL, setting this bit will start the sample phase. Sample phase will last as long as this bit is set. 
When SAMPMODE is set to AUTO, setting this bit will trigger the timer based sample time.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <value>0</value>
                  <description>When SAMPMODE is set to MANUAL, clearing this bit will end the sample phase and the conversion phase will start.
When SAMPMODE is set to AUTO, writing 0 has no effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[7:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIGSRC</name>
              <description>[0:0] Sample trigger source</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EVENT</name>
                  <value>1</value>
                  <description>Hardware event trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOFTWARE</name>
                  <value>0</value>
                  <description>Software trigger</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL2</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Control Register 2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENDADD</name>
              <description>[28:24] Sequence end address. These bits select which MEMCTLx is the last one for the sequence mode.
The value of ENDADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADDR_23</name>
                  <value>23</value>
                  <description>MEMCTL23 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_22</name>
                  <value>22</value>
                  <description>MEMCTL22 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_21</name>
                  <value>21</value>
                  <description>MEMCTL21 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_20</name>
                  <value>20</value>
                  <description>MEMCTL20 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_19</name>
                  <value>19</value>
                  <description>MEMCTL19 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_18</name>
                  <value>18</value>
                  <description>MEMCTL18 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_17</name>
                  <value>17</value>
                  <description>MEMCTL17 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_16</name>
                  <value>16</value>
                  <description>MEMCTL16 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_15</name>
                  <value>15</value>
                  <description>MEMCTL15 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_14</name>
                  <value>14</value>
                  <description>MEMCTL14 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_13</name>
                  <value>13</value>
                  <description>MEMCTL13 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_12</name>
                  <value>12</value>
                  <description>MEMCTL12 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_11</name>
                  <value>11</value>
                  <description>MEMCTL11 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_10</name>
                  <value>10</value>
                  <description>MEMCTL10 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_09</name>
                  <value>9</value>
                  <description>MEMCTL9 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_08</name>
                  <value>8</value>
                  <description>MEMCTL8 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_07</name>
                  <value>7</value>
                  <description>MEMCTL7 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_06</name>
                  <value>6</value>
                  <description>MEMCTL6 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_05</name>
                  <value>5</value>
                  <description>MEMCTL5 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_04</name>
                  <value>4</value>
                  <description>MEMCTL4 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_03</name>
                  <value>3</value>
                  <description>MEMCTL3 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_02</name>
                  <value>2</value>
                  <description>MEMCTL2 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_01</name>
                  <value>1</value>
                  <description>MEMCTL1 is selected as end address of sequence.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_00</name>
                  <value>0</value>
                  <description>MEMCTL0 is selected as end address of sequence.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[23:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STARTADD</name>
              <description>[20:16] Sequencer start address. These bits select which MEMCTLx is used for single conversion or as first MEMCTL for sequence mode. 
The value of STARTADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADDR_23</name>
                  <value>23</value>
                  <description>MEMCTL23 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_22</name>
                  <value>22</value>
                  <description>MEMCTL22 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_21</name>
                  <value>21</value>
                  <description>MEMCTL21 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_20</name>
                  <value>20</value>
                  <description>MEMCTL20 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_19</name>
                  <value>19</value>
                  <description>MEMCTL19 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_18</name>
                  <value>18</value>
                  <description>MEMCTL18 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_17</name>
                  <value>17</value>
                  <description>MEMCTL17 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_16</name>
                  <value>16</value>
                  <description>MEMCTL16 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_15</name>
                  <value>15</value>
                  <description>MEMCTL15 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_14</name>
                  <value>14</value>
                  <description>MEMCTL14 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_13</name>
                  <value>13</value>
                  <description>MEMCTL13 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_12</name>
                  <value>12</value>
                  <description>MEMCTL12 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_11</name>
                  <value>11</value>
                  <description>MEMCTL11 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_10</name>
                  <value>10</value>
                  <description>MEMCTL10 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_09</name>
                  <value>9</value>
                  <description>MEMCTL9 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_08</name>
                  <value>8</value>
                  <description>MEMCTL8 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_07</name>
                  <value>7</value>
                  <description>MEMCTL7 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_06</name>
                  <value>6</value>
                  <description>MEMCTL6 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_05</name>
                  <value>5</value>
                  <description>MEMCTL5 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_04</name>
                  <value>4</value>
                  <description>MEMCTL4 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_03</name>
                  <value>3</value>
                  <description>MEMCTL3 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_02</name>
                  <value>2</value>
                  <description>MEMCTL2 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_01</name>
                  <value>1</value>
                  <description>MEMCTL1 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR_00</name>
                  <value>0</value>
                  <description>MEMCTL0 is selected as start address of a sequence or for a single conversion.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[15:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFOEN</name>
              <description>[10:10] Enable FIFO based operation</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[9:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMAEN</name>
              <description>[8:8] Enable DMA trigger for data transfer. 
Note: DMAEN bit is cleared by hardware based on DMA done signal at the end of data transfer. Software has to re-enable DMAEN bit for ADC to generate DMA triggers.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>DMA trigger enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>DMA trigger not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[7:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RES</name>
              <description>[2:1] Resolution. These bits define the resolutoin of ADC conversion result.
Note : A value of 3 defaults to 12-bits resolution.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIT_8</name>
                  <value>2</value>
                  <description>8-bits resolution</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_10</name>
                  <value>1</value>
                  <description>10-bits resolution</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIT_12</name>
                  <value>0</value>
                  <description>12-bits resolution</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DF</name>
              <description>[0:0] Data read-back format. Data is always stored in binary unsigned format.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNED</name>
                  <value>1</value>
                  <description>Digital result reads Signed Binary. (2s complement), left aligned.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNSIGNED</name>
                  <value>0</value>
                  <description>Digital result reads as Binary Unsigned.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL3</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Control Register 3. This register is used to configure ADC for ad-hoc single conversion.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ASCVRSEL</name>
              <description>[13:12] Selects voltage reference for ASC operation. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTREF</name>
                  <value>2</value>
                  <description>Internal reference</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTREF</name>
                  <value>1</value>
                  <description>External reference from AREF+/AREF- pins</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDS</name>
                  <value>0</value>
                  <description>VDDS reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[11:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ASCSTIME</name>
              <description>[8:8] ASC sample time compare value select. This is used to select between SCOMP0 and SCOMP1 registers for ASC operation.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_SCOMP1</name>
                  <value>1</value>
                  <description>Select SCOMP1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_SCOMP0</name>
                  <value>0</value>
                  <description>Select SCOMP0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ASCCHSEL</name>
              <description>[4:0] ASC channel select</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAN_31</name>
                  <value>31</value>
                  <description>Selects channel 31</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_30</name>
                  <value>30</value>
                  <description>Selects channel 30</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_29</name>
                  <value>29</value>
                  <description>Selects channel 29</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_28</name>
                  <value>28</value>
                  <description>Selects channel 28</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_27</name>
                  <value>27</value>
                  <description>Selects channel 27</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_26</name>
                  <value>26</value>
                  <description>Selects channel 26</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_25</name>
                  <value>25</value>
                  <description>Selects channel 25</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_24</name>
                  <value>24</value>
                  <description>Selects channel 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_23</name>
                  <value>23</value>
                  <description>Selects channel 23</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_22</name>
                  <value>22</value>
                  <description>Selects channel 22</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_21</name>
                  <value>21</value>
                  <description>Selects channel 21</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_20</name>
                  <value>20</value>
                  <description>Selects channel 20</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_19</name>
                  <value>19</value>
                  <description>Selects channel 19</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_18</name>
                  <value>18</value>
                  <description>Selects channel 18</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_17</name>
                  <value>17</value>
                  <description>Selects channel 17</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_16</name>
                  <value>16</value>
                  <description>Selects channel 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_15</name>
                  <value>15</value>
                  <description>Selects channel 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_14</name>
                  <value>14</value>
                  <description>Selects channel 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_13</name>
                  <value>13</value>
                  <description>Selects channel 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_12</name>
                  <value>12</value>
                  <description>Selects channel 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_11</name>
                  <value>11</value>
                  <description>Selects channel 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_10</name>
                  <value>10</value>
                  <description>Selects channel 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_9</name>
                  <value>9</value>
                  <description>Selects channel 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_8</name>
                  <value>8</value>
                  <description>Selects channel 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_7</name>
                  <value>7</value>
                  <description>Selects channel 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_6</name>
                  <value>6</value>
                  <description>Selects channel 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_5</name>
                  <value>5</value>
                  <description>Selects channel 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_4</name>
                  <value>4</value>
                  <description>Selects channel 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_3</name>
                  <value>3</value>
                  <description>Selects channel 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_2</name>
                  <value>2</value>
                  <description>Selects channel 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_1</name>
                  <value>1</value>
                  <description>Selects channel 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_0</name>
                  <value>0</value>
                  <description>Selects channel 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SCOMP0</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Sample time compare 0 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED10</name>
              <description>[31:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[9:0] Specifies the number of sample clocks.
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.
When VAL $gt; 1, number of sample clocks = VAL x Sample clock divide value.
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SCOMP1</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Sample time compare 1 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED10</name>
              <description>[31:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[9:0] Specifies the number of sample clocks.
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.
When VAL $gt; 1, number of sample clocks = VAL x Sample clock divide value.
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>REFCFG</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Reference buffer configuration register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IBPROG</name>
              <description>[4:3] Configures reference buffer bias current output value</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL3</name>
                  <value>3</value>
                  <description>0.67uA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>2uA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>0.5uA</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>1uA</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPARE</name>
              <description>[2:2] Spare bit</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>REFVSEL</name>
              <description>[1:1] Configures reference buffer output voltage</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V1P4</name>
                  <value>1</value>
                  <description>REFBUF generates 1.4V output</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V2P5</name>
                  <value>0</value>
                  <description>REFBUF generates 2.5V output</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REFEN</name>
              <description>[0:0] Reference buffer enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WCLOW</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Window Comparator Low Threshold Register.
The data format that is used to write and read WCLOW depends on the value of DF bit in CTL2 register. 
CTL0.ENC must be 0 to write to this register.
Note: Change in ADC data format or resolution does not reset WCLOW.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary format has to be used. 
The value based on the resolution has to be right aligned with the MSB on the left.
For 10-bits and 8-bits resolution, unused bits have to be 0s.

If DF = 1, 2s-complement format has to be used.
The value based on the resolution has to be left aligned with the LSB on the right. 
For 10-bits and 8-bits resolution, unused bits have to be 0s.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>WCHIGH</name>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <description>Window Comparator High Threshold Register.
The data format that is used to write and read WCHIGH depends on the value of DF bit in CTL2 register. 
CTL0.ENC  must be 0 to write to this register.
Note: Change in ADC data format or resolution does not reset WCHIGH.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary format has to be used.
The threshold value has to be right aligned, with the MSB on the left.
For 10-bits and 8-bits resolution, unused bit have to be 0s.

If DF = 1, 2s-complement format has to be used.
The value based on the resolution has to be left aligned with the LSB on the right. 
For 10-bits and 8-bits resolution, unused bit have to be 0s.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>FIFODATA</name>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <description>FIFO data register. This is a virtual register used to do read from FIFO.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] Read from this data field returns the ADC sample from FIFO.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ASCRES</name>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <description>ASC result register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] Result of ADC ad-hoc single conversion.
If DF = 0, unsigned binary:
The conversion result is right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion result is left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMCTL0</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Conversion Memory Control Register 0. 
CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WINCOMP</name>
              <description>[28:28] Enable window comparator.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIG</name>
              <description>[24:24] Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_NEXT</name>
                  <value>1</value>
                  <description>Next conversion requires a trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_NEXT</name>
                  <value>0</value>
                  <description>Next conversion is automatic</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[23:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STIME</name>
              <description>[12:12] Selects the source of sample timer period between SCOMP0 and SCOMP1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_SCOMP1</name>
                  <value>1</value>
                  <description>Select SCOMP1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_SCOMP0</name>
                  <value>0</value>
                  <description>Select SCOMP0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[11:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VRSEL</name>
              <description>[9:8] Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTREF</name>
                  <value>2</value>
                  <description>Internal reference</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTREF</name>
                  <value>1</value>
                  <description>External reference from AREF+/AREF- pins</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDS</name>
                  <value>0</value>
                  <description>VDDS reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHANSEL</name>
              <description>[4:0] Input channel select.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAN_31</name>
                  <value>31</value>
                  <description>Selects channel 31</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_30</name>
                  <value>30</value>
                  <description>Selects channel 30</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_29</name>
                  <value>29</value>
                  <description>Selects channel 29</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_28</name>
                  <value>28</value>
                  <description>Selects channel 28</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_27</name>
                  <value>27</value>
                  <description>Selects channel 27</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_26</name>
                  <value>26</value>
                  <description>Selects channel 26</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_25</name>
                  <value>25</value>
                  <description>Selects channel 25</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_24</name>
                  <value>24</value>
                  <description>Selects channel 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_23</name>
                  <value>23</value>
                  <description>Selects channel 23</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_22</name>
                  <value>22</value>
                  <description>Selects channel 22</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_21</name>
                  <value>21</value>
                  <description>Selects channel 21</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_20</name>
                  <value>20</value>
                  <description>Selects channel 20</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_19</name>
                  <value>19</value>
                  <description>Selects channel 19</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_18</name>
                  <value>18</value>
                  <description>Selects channel 18</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_17</name>
                  <value>17</value>
                  <description>Selects channel 17</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_16</name>
                  <value>16</value>
                  <description>Selects channel 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_15</name>
                  <value>15</value>
                  <description>Selects channel 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_14</name>
                  <value>14</value>
                  <description>Selects channel 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_13</name>
                  <value>13</value>
                  <description>Selects channel 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_12</name>
                  <value>12</value>
                  <description>Selects channel 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_11</name>
                  <value>11</value>
                  <description>Selects channel 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_10</name>
                  <value>10</value>
                  <description>Selects channel 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_9</name>
                  <value>9</value>
                  <description>Selects channel 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_8</name>
                  <value>8</value>
                  <description>Selects channel 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_7</name>
                  <value>7</value>
                  <description>Selects channel 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_6</name>
                  <value>6</value>
                  <description>Selects channel 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_5</name>
                  <value>5</value>
                  <description>Selects channel 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_4</name>
                  <value>4</value>
                  <description>Selects channel 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_3</name>
                  <value>3</value>
                  <description>Selects channel 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_2</name>
                  <value>2</value>
                  <description>Selects channel 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_1</name>
                  <value>1</value>
                  <description>Selects channel 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_0</name>
                  <value>0</value>
                  <description>Selects channel 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMCTL1</name>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <description>Conversion Memory Control Register 1. 
CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WINCOMP</name>
              <description>[28:28] Enable window comparator.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIG</name>
              <description>[24:24] Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_NEXT</name>
                  <value>1</value>
                  <description>Next conversion requires a trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_NEXT</name>
                  <value>0</value>
                  <description>Next conversion is automatic</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[23:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STIME</name>
              <description>[12:12] Selects the source of sample timer period between SCOMP0 and SCOMP1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_SCOMP1</name>
                  <value>1</value>
                  <description>Select SCOMP1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_SCOMP0</name>
                  <value>0</value>
                  <description>Select SCOMP0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[11:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VRSEL</name>
              <description>[9:8] Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTREF</name>
                  <value>2</value>
                  <description>Internal reference</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTREF</name>
                  <value>1</value>
                  <description>External reference from AREF+/AREF- pins</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDS</name>
                  <value>0</value>
                  <description>VDDS reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHANSEL</name>
              <description>[4:0] Input channel select.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAN_31</name>
                  <value>31</value>
                  <description>Selects channel 31</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_30</name>
                  <value>30</value>
                  <description>Selects channel 30</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_29</name>
                  <value>29</value>
                  <description>Selects channel 29</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_28</name>
                  <value>28</value>
                  <description>Selects channel 28</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_27</name>
                  <value>27</value>
                  <description>Selects channel 27</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_26</name>
                  <value>26</value>
                  <description>Selects channel 26</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_25</name>
                  <value>25</value>
                  <description>Selects channel 25</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_24</name>
                  <value>24</value>
                  <description>Selects channel 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_23</name>
                  <value>23</value>
                  <description>Selects channel 23</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_22</name>
                  <value>22</value>
                  <description>Selects channel 22</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_21</name>
                  <value>21</value>
                  <description>Selects channel 21</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_20</name>
                  <value>20</value>
                  <description>Selects channel 20</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_19</name>
                  <value>19</value>
                  <description>Selects channel 19</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_18</name>
                  <value>18</value>
                  <description>Selects channel 18</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_17</name>
                  <value>17</value>
                  <description>Selects channel 17</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_16</name>
                  <value>16</value>
                  <description>Selects channel 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_15</name>
                  <value>15</value>
                  <description>Selects channel 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_14</name>
                  <value>14</value>
                  <description>Selects channel 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_13</name>
                  <value>13</value>
                  <description>Selects channel 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_12</name>
                  <value>12</value>
                  <description>Selects channel 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_11</name>
                  <value>11</value>
                  <description>Selects channel 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_10</name>
                  <value>10</value>
                  <description>Selects channel 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_9</name>
                  <value>9</value>
                  <description>Selects channel 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_8</name>
                  <value>8</value>
                  <description>Selects channel 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_7</name>
                  <value>7</value>
                  <description>Selects channel 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_6</name>
                  <value>6</value>
                  <description>Selects channel 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_5</name>
                  <value>5</value>
                  <description>Selects channel 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_4</name>
                  <value>4</value>
                  <description>Selects channel 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_3</name>
                  <value>3</value>
                  <description>Selects channel 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_2</name>
                  <value>2</value>
                  <description>Selects channel 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_1</name>
                  <value>1</value>
                  <description>Selects channel 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_0</name>
                  <value>0</value>
                  <description>Selects channel 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMCTL2</name>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <description>Conversion Memory Control Register 2. 
CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WINCOMP</name>
              <description>[28:28] Enable window comparator.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIG</name>
              <description>[24:24] Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_NEXT</name>
                  <value>1</value>
                  <description>Next conversion requires a trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_NEXT</name>
                  <value>0</value>
                  <description>Next conversion is automatic</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[23:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STIME</name>
              <description>[12:12] Selects the source of sample timer period between SCOMP0 and SCOMP1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_SCOMP1</name>
                  <value>1</value>
                  <description>Select SCOMP1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_SCOMP0</name>
                  <value>0</value>
                  <description>Select SCOMP0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[11:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VRSEL</name>
              <description>[9:8] Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTREF</name>
                  <value>2</value>
                  <description>Internal reference</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTREF</name>
                  <value>1</value>
                  <description>External reference from AREF+/AREF- pins</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDS</name>
                  <value>0</value>
                  <description>VDDS reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHANSEL</name>
              <description>[4:0] Input channel select.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAN_31</name>
                  <value>31</value>
                  <description>Selects channel 31</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_30</name>
                  <value>30</value>
                  <description>Selects channel 30</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_29</name>
                  <value>29</value>
                  <description>Selects channel 29</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_28</name>
                  <value>28</value>
                  <description>Selects channel 28</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_27</name>
                  <value>27</value>
                  <description>Selects channel 27</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_26</name>
                  <value>26</value>
                  <description>Selects channel 26</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_25</name>
                  <value>25</value>
                  <description>Selects channel 25</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_24</name>
                  <value>24</value>
                  <description>Selects channel 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_23</name>
                  <value>23</value>
                  <description>Selects channel 23</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_22</name>
                  <value>22</value>
                  <description>Selects channel 22</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_21</name>
                  <value>21</value>
                  <description>Selects channel 21</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_20</name>
                  <value>20</value>
                  <description>Selects channel 20</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_19</name>
                  <value>19</value>
                  <description>Selects channel 19</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_18</name>
                  <value>18</value>
                  <description>Selects channel 18</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_17</name>
                  <value>17</value>
                  <description>Selects channel 17</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_16</name>
                  <value>16</value>
                  <description>Selects channel 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_15</name>
                  <value>15</value>
                  <description>Selects channel 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_14</name>
                  <value>14</value>
                  <description>Selects channel 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_13</name>
                  <value>13</value>
                  <description>Selects channel 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_12</name>
                  <value>12</value>
                  <description>Selects channel 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_11</name>
                  <value>11</value>
                  <description>Selects channel 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_10</name>
                  <value>10</value>
                  <description>Selects channel 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_9</name>
                  <value>9</value>
                  <description>Selects channel 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_8</name>
                  <value>8</value>
                  <description>Selects channel 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_7</name>
                  <value>7</value>
                  <description>Selects channel 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_6</name>
                  <value>6</value>
                  <description>Selects channel 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_5</name>
                  <value>5</value>
                  <description>Selects channel 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_4</name>
                  <value>4</value>
                  <description>Selects channel 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_3</name>
                  <value>3</value>
                  <description>Selects channel 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_2</name>
                  <value>2</value>
                  <description>Selects channel 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_1</name>
                  <value>1</value>
                  <description>Selects channel 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_0</name>
                  <value>0</value>
                  <description>Selects channel 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMCTL3</name>
          <addressOffset>0x18c</addressOffset>
          <size>32</size>
          <description>Conversion Memory Control Register 3. 
CTL0.ENC must be set to 0 to write to this register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>WINCOMP</name>
              <description>[28:28] Enable window comparator.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIG</name>
              <description>[24:24] Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIGGER_NEXT</name>
                  <value>1</value>
                  <description>Next conversion requires a trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AUTO_NEXT</name>
                  <value>0</value>
                  <description>Next conversion is automatic</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[23:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STIME</name>
              <description>[12:12] Selects the source of sample timer period between SCOMP0 and SCOMP1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEL_SCOMP1</name>
                  <value>1</value>
                  <description>Select SCOMP1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEL_SCOMP0</name>
                  <value>0</value>
                  <description>Select SCOMP0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED10</name>
              <description>[11:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VRSEL</name>
              <description>[9:8] Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTREF</name>
                  <value>2</value>
                  <description>Internal reference</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EXTREF</name>
                  <value>1</value>
                  <description>External reference from AREF+/AREF- pins</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDDS</name>
                  <value>0</value>
                  <description>VDDS reference</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHANSEL</name>
              <description>[4:0] Input channel select.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAN_31</name>
                  <value>31</value>
                  <description>Selects channel 31</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_30</name>
                  <value>30</value>
                  <description>Selects channel 30</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_29</name>
                  <value>29</value>
                  <description>Selects channel 29</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_28</name>
                  <value>28</value>
                  <description>Selects channel 28</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_27</name>
                  <value>27</value>
                  <description>Selects channel 27</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_26</name>
                  <value>26</value>
                  <description>Selects channel 26</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_25</name>
                  <value>25</value>
                  <description>Selects channel 25</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_24</name>
                  <value>24</value>
                  <description>Selects channel 24</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_23</name>
                  <value>23</value>
                  <description>Selects channel 23</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_22</name>
                  <value>22</value>
                  <description>Selects channel 22</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_21</name>
                  <value>21</value>
                  <description>Selects channel 21</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_20</name>
                  <value>20</value>
                  <description>Selects channel 20</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_19</name>
                  <value>19</value>
                  <description>Selects channel 19</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_18</name>
                  <value>18</value>
                  <description>Selects channel 18</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_17</name>
                  <value>17</value>
                  <description>Selects channel 17</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_16</name>
                  <value>16</value>
                  <description>Selects channel 16</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_15</name>
                  <value>15</value>
                  <description>Selects channel 15</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_14</name>
                  <value>14</value>
                  <description>Selects channel 14</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_13</name>
                  <value>13</value>
                  <description>Selects channel 13</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_12</name>
                  <value>12</value>
                  <description>Selects channel 12</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_11</name>
                  <value>11</value>
                  <description>Selects channel 11</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_10</name>
                  <value>10</value>
                  <description>Selects channel 10</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_9</name>
                  <value>9</value>
                  <description>Selects channel 9</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_8</name>
                  <value>8</value>
                  <description>Selects channel 8</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_7</name>
                  <value>7</value>
                  <description>Selects channel 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_6</name>
                  <value>6</value>
                  <description>Selects channel 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_5</name>
                  <value>5</value>
                  <description>Selects channel 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_4</name>
                  <value>4</value>
                  <description>Selects channel 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_3</name>
                  <value>3</value>
                  <description>Selects channel 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_2</name>
                  <value>2</value>
                  <description>Selects channel 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_1</name>
                  <value>1</value>
                  <description>Selects channel 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAN_0</name>
                  <value>0</value>
                  <description>Selects channel 0</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMRES0</name>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <description>Memory Result Register 0</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMRES1</name>
          <addressOffset>0x284</addressOffset>
          <size>32</size>
          <description>Memory Result Register 1</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMRES2</name>
          <addressOffset>0x288</addressOffset>
          <size>32</size>
          <description>Memory Result Register 2</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMRES3</name>
          <addressOffset>0x28c</addressOffset>
          <size>32</size>
          <description>Memory Result Register 3</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DATA</name>
              <description>[15:0] If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STATUS</name>
          <addressOffset>0x340</addressOffset>
          <size>32</size>
          <description>Status Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ASCACT</name>
              <description>[2:2] ASC active</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <value>1</value>
                  <description>ASC active</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>Idle or done</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[1:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BUSY</name>
              <description>[0:0] Busy. This bit indicates that an active ADC sample or conversion operation is in progress.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <value>1</value>
                  <description>ADC sampling or conversion is in progress.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>No ADC sampling or conversion in progress.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST0</name>
          <addressOffset>0xe00</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATEST0_EN</name>
              <description>[30:30] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ATEST1_EN</name>
              <description>[29:29] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[28:13] Internal. Only to be used through TI provided API.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATEST1_MUXSEL</name>
              <description>[12:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL16</name>
                  <value>16</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL8</name>
                  <value>8</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATEST0_MUXSEL</name>
              <description>[4:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL16</name>
                  <value>16</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL8</name>
                  <value>8</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST1</name>
          <addressOffset>0xe04</addressOffset>
          <size>32</size>
          <description>Test 1 register. This is used to select ADC internal signals on DTB.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DTB_MUXSEL</name>
              <description>[4:0] DTB mux select.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST2</name>
          <addressOffset>0xe08</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CDAC_OVST_EN</name>
              <description>[31:31] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[30:25] Internal. Only to be used through TI provided API.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LATCH_TRIM_EN</name>
              <description>[24:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[23:21] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COMP_GAIN_TRIM</name>
              <description>[20:20] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[19:9] Internal. Only to be used through TI provided API.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MUX_TEST_SEL</name>
              <description>[8:8] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST3</name>
          <addressOffset>0xe0c</addressOffset>
          <size>32</size>
          <description>ADC CAL Accumulation Register</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CAL_ACUML</name>
              <description>[31:0] Accumulation of # samples during Calibration step</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST4</name>
          <addressOffset>0xe10</addressOffset>
          <size>32</size>
          <description>CAL Control register: Average Sample count, Step number, Recal En and Debug option to override ull_usc_ulpadchp_dft_i$lt;26:0$gt;.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>HW_STEP_SEL_DIS</name>
              <description>[31:31] By Enabling this bit, DLC written value overwritten of ull_usc_ulpadchp_dft_i$lt;26:0$gt; from TEST7 regsiter. 
This is for debug.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[30:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CAL_MODE_EN</name>
              <description>[24:24] ADC CDAC Calibration mode enable</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CAL_STEP_SEL</name>
              <description>[21:16] ADC CAL STEP SELECTION</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[15:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST5</name>
          <addressOffset>0xe14</addressOffset>
          <size>32</size>
          <description>This regsiter updated ull_usc_ulpadchp_dft_i[26:0] value  if Test 5: HW_STEP_SEL_DIS bit enable</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED10</name>
              <description>[31:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CAL_CAP_CTL</name>
              <description>[9:0] This regsiter updated ull_usc_ulpadchp_dft_i[26:0] value  if Test 5: HW_STEP_SEL_DIS bit enabled
ull_usc_ulpadchp_dft_i[26:0]</description>
              <bitWidth>10</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TEST6</name>
          <addressOffset>0xe18</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ATESTSEL</name>
              <description>[3:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL8</name>
                  <value>8</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL4</name>
                  <value>4</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL2</name>
                  <value>2</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL1</name>
                  <value>1</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL0</name>
                  <value>0</value>
                  <description>Internal. Only to be used through TI provided API.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DEBUG1</name>
          <addressOffset>0xe20</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CTRL</name>
              <description>[31:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x801000</resetValue>
        </register>
        <register>
          <name>DEBUG2</name>
          <addressOffset>0xe24</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED30</name>
              <description>[31:30] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VTOI_CTRL</name>
              <description>[29:28] Internal. Only to be used through TI provided API.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED25</name>
              <description>[27:25] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VTOI_TESTMODE_EN</name>
              <description>[24:24] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[23:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DEBUG3</name>
          <addressOffset>0xe28</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Internal. Only to be used through TI provided API.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DEC1_DIS</name>
              <description>[5:5] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DEC0_DIS</name>
              <description>[4:4] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[3:1] Internal. Only to be used through TI provided API.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BOOST_ENZ</name>
              <description>[0:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DEBUG4</name>
          <addressOffset>0xe2c</addressOffset>
          <size>32</size>
          <description>Internal. Only to be used through TI provided API.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Internal. Only to be used through TI provided API.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC_CTRL0</name>
              <description>[15:0] Internal. Only to be used through TI provided API.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LGPT0</name>
      <baseAddress>0x40060000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is a general purpose timer. 
The timer offers
- generation of waveforms and events.
- capture of signal period and duty cycle. 
- generation of IR signals.
- decoding of quadrature encoded signals.
- motor control features.

It consists of a
- 16-bit counter.
- 8-bit prescaler
- 3 capture compare channels.
- 3 event outputs.
- 3 capture inputs.

Each channel subscribes to the synchronous event bus. They can control one or more event outputs in both capture and compare modes. PRECFG.TICKSRC selects tick source for the timer.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xDE491010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Description Extended

This register describes the parameters of the LGPT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HIR</name>
              <description>[19:19] Has IR logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDBF</name>
              <description>[18:18] Has Dead-Band, Fault, and Park logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PREW</name>
              <description>[17:14] Prescale width. The prescaler can maximum be configured to 2^PREW-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HQDEC</name>
              <description>[13:13] Has Quadrature Decoder.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HCIF</name>
              <description>[12:12] Has channel input filter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CIFS</name>
              <description>[11:8] Channel input filter size. The prevailing state filter can maximum be configured to 2^CIFS-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDMA</name>
              <description>[7:7] Has uDMA output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HINT</name>
              <description>[6:6] Has interrupt output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CNTRW</name>
              <description>[5:4] Counter bit-width.
The maximum counter value is equal to 2^CNTRW-1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR32</name>
                  <value>2</value>
                  <description>32-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR24</name>
                  <value>1</value>
                  <description>24-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR16</name>
                  <value>0</value>
                  <description>16-bit counter.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NCH</name>
              <description>[3:0] Number of channels.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xA38C3</resetValue>
        </register>
        <register>
          <name>STARTCFG</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes.
This register defines when this LGPT starts.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[1:0] LGPT start</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EV_SYNC</name>
                  <value>0</value>
                  <description>LGPT starts when synchronized event input is high. Configured here EVTSVT.LGPTSYNCSEL.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Timer Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2RST</name>
              <description>[10:10] Channel 2 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C2CC, PC2CC, and C2CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1RST</name>
              <description>[9:9] Channel 1 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C1CC, PC1CC, and C1CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0RST</name>
              <description>[8:8] Channel 0 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C0CC, PC0CC, and C0CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INTP</name>
              <description>[5:5] Interrupt Phase.
This bit field controls when the RIS.TGT and RIS.ZERO interrupts are set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LATE</name>
                  <value>1</value>
                  <description>RIS.TGT and RIS.ZERO are set one timer clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EARLY</name>
                  <value>0</value>
                  <description>RIS.TGT and RIS.ZERO are set one system clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMPDIR</name>
              <description>[4:3] Compare direction.

This bit field controls the direction the counter must have in order to set the RIS compare interrupts.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>2</value>
                  <description>Compare RIS fields are only set on down count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>1</value>
                  <description>Compare RIS fields are only set on up count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>0</value>
                  <description>Compare RIS fields are set on up count and down count.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[2:0] Timer mode control

The CNTR restarts from 0 when MODE is written to UP_ONCE, UP_PER, UPDWN_PER, QDEC, SYNC_UP_ONCE, SYNC_UP_PER or SYNC_UPDWN_PER.

When writing MODE all internally queued updates to the channels and TGT is cleared.

When configuring the timer, MODE should be the last thing to configure. If changing timer configuration after MODE has been set is necessary, instructions, if any, given in the configuration registers should be followed. See for example C0CFG.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYNC_UPDWN_PER</name>
                  <value>7</value>
                  <description>Start counting up and down periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UPDWN_PER automatically. 
It then operates as a normal timer in CTL.MODE = UPDWN_PER, counting from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_PER</name>
                  <value>6</value>
                  <description>Start counting up periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UP_PER automatically. 
It then operates as a normal timer in CTL.MODE = UP_PER, incrementing from 0 to target value, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_ONCE</name>
                  <value>5</value>
                  <description>Start counting up once synchronous to another LGPT, selected within STARTCFG. The timer is started by setting CTL.MODE = UP_ONCE automatically. 
It then functions as a normal timer in CTL.MODE = UP_ONCE, incrementing from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QDEC</name>
                  <value>4</value>
                  <description>The timer functions as a quadrature decoder. IOC input 0, IOC input 1 and IOC input 2 are used respectivly as PHA, PHB and IDX inputs. IDX can be turned off by setting C2CFG.EDGE = NONE.
The timer clock frequency sets the sample rate of the QDEC logic. This frequency can be configured in PRECFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDWN_PER</name>
                  <value>3</value>
                  <description>Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_PER</name>
                  <value>2</value>
                  <description>Count up periodically. The timer increments from 0 to target value, repeatedly.

Period = (target value + 1) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_ONCE</name>
                  <value>1</value>
                  <description>Count up once. The timer increments from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable timer. Updates to counter, channels, and events stop.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>OUTCTL</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SETOUT2</name>
              <description>[5:5] Set output 2.

Write 1 to set output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT2</name>
              <description>[4:4] Clear output 2.

Write 1 to clear output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT1</name>
              <description>[3:3] Set output 1.

Write 1 to set output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT1</name>
              <description>[2:2] Clear output 1.

Write 1 to clear output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT0</name>
              <description>[1:1] Set output 0.

Write 1 to set output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT0</name>
              <description>[0:0] Clear output 0.

Write 1 to clear output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CNTR</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Counter
The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Current counter value.
If CTL.MODE = QDEC this can be used to set the initial counter value during QDEC.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PRECFG</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKDIV</name>
              <description>[15:8] Tick division.

TICKDIV determines the timer clock frequency for the counter, and timer output updates. The timer clock frequency is the clock selected by TICKSRC divided by (TICKDIV + 1). This inverse is the timer clock period.

0x00: Divide by 1.
0x01: Divide by 2.
... 
0xFF: Divide by 256.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKSRC</name>
              <description>[1:0] Prescaler tick source.

TICKSRC determines the source which decrements the prescaler.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH_TICK</name>
                  <value>3</value>
                  <description>Prescaler is updated at both edges of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL_TICK</name>
                  <value>2</value>
                  <description>Prescaler is updated at the falling edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE_TICK</name>
                  <value>1</value>
                  <description>Prescaler is updated at the rising edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>0</value>
                  <description>Prescaler is updated at the system clock.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREEVENT</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[7:0] Sets the HIGH time of the prescaler event output. 

Event goes high when the prescaler counter equals VAL. Event goes low when prescaler counter is 0.

Note:
- Can be used to precharge or turn an external component on for a short time before sampling, like in QDEC.
- If there is a requirement to create such events that have very short periods compared to timer clock period, use two timers. One timer acts as prescaler and event generator for another timer.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CHFILT</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.
The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.
If two consecutive samples are unequal, the filter counter restarts from LOAD.
If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOAD</name>
              <description>[15:8] The input of the channel filter is passed to the edge detection logic after LOAD + 1 consecutive equal samples.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODE</name>
              <description>[1:0] Channel filter mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMERCLK</name>
                  <value>3</value>
                  <description>Filter is clocked by timer clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TICKSRC</name>
                  <value>2</value>
                  <description>Filter is clocked by PRECFG.TICKSRC.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>1</value>
                  <description>Filter is clocked by system clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <value>0</value>
                  <description>Filter is bypassed. No Filter is used.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>QDECSTAT</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Quadrature Decoder Status

This register can be used during QDEC mode to check the status of the quadrature decoder.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[1:1] Double transition</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBL</name>
                  <value>1</value>
                  <description>Double transition on phase inputs.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Single or no transition on phase inputs.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>QDIR</name>
              <description>[0:0] Direction of count during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>1</value>
                  <description>Down (PHB leads PHA)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>0</value>
                  <description>Up (PHA leads PHB)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IRGEN</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>IR Generation

Use this register to generate IR codes. When CTL = 1, an AND gate is enabled between IO output 0 in LGPT0 and IC output 0 in LGPT1. The output of the gate overrides IO output 0 in LGPT0. See OUTCTL for explanation of outputs. 

To generate IR codes let LGPT0 generate the carrier wave on output 0. Set this output as tick input of LGPT1, with PRECFG.TICKSRC = FALL_TICK. 
Generate wanted IR codes by adjusting LGPT1 PTGT and PC0CC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[0:0] Control</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMA</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).
Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request. 
Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register.
The internal pointer will stop after RWCNTR increments. Further access will be ignored.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWCNTR</name>
              <description>[19:16] The read/write counter. RWCNTR+1 is the number of times the DMA can access (read/write) the DMARW register. For each DMA access to DMARW an internal counter is incremented, writing to the next address field. RWADDR + 4*RWCNTR is the final register address which can be accessed by the DMA.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWADDR</name>
              <description>[14:8] The base address which the DMA access when reading/writing DMARW.  The base address is set by taking the 9 LSB of the physical address and divide by 4.
For example, if you wanted the RWADDR to point to the PTGT register you should set RWADDR = 0x0FC/4.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[7:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REQ</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMARW</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module.
Each access to this register will increment the internal DMA address counter. See DMA for description.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] DMA read write value.

The value that is read/written from/to the registers.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ADCTRG</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>ADC Trigger

This register is used to enable ADC trigger from the timer. 
Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOCTL</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>IO Controller

This register controls the IO outputs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUT2</name>
              <description>[11:10] IO complementary output 2 control

This bit field controls IO complementary output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>[9:8] IO output 2 control

This bit field controls IO output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT1</name>
              <description>[7:6] IO complementary output 1 control

This bit field controls IO complementary output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[5:4] IO output 1 control

This bit field controls IO output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT0</name>
              <description>[3:2] IO complementary output 0 control

This bit field controls IO complementary output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[1:0] IO output 0 control

This bit field controls IO output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Enable RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Enable RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Enable RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Enable RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Enable RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Enable RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Enable RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Enable RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Enable RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Enable RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Status of the C2CC interrupt. The interrupt is set when C2CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Status of the C1CC interrupt. The interrupt is set when C1CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Status of the C0CC interrupt. The interrupt is set when C0CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Status of the FAULT interrupt. The interrupt is set immediately on active fault input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Status of the IDX interrupt. The interrupt is set when IDX is active.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Status of the DIRCHNG interrupt. The interrupt is set when the direction of the counter changes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Status of the CNTRCHNG interrupt. The interrupt is set when the counter increments or decrements.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Status of the DBLTRANS interrupt. The interrupt is set when a double transition has happened during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Status of the ZERO interrupt. The interrupt is set when CNTR = 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Status of the TGT interrupt. The interrupt is set when CNTR = TGT.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Masked status of the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Masked status of the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Masked status of the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Masked status of the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Masked status of the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Masked status of the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Masked status of the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Masked status of the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Masked status of the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Masked status of the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:1] Halt control.

Configure when the counter shall stop upon CPU halt. This bitfield only applies if HALT = 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERCOND</name>
                  <value>1</value>
                  <description>Zero condition. The counter stops when CNTR = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE</name>
                  <value>0</value>
                  <description>Immediate reaction. The counter stops immediately on debug halt.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt LGPT when CPU is halted in debug.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C0CFG</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C0CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C0CC.VAL / ( TGT.VAL + 1 ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C0CC.VAL / TGT.VAL ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C0CC when C0CC.VAL contains signal period and PC0CC.VAL contains signal pulse width.

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C0CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CFG</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.
When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C1CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C1CC.VAL / ( TGT.VAL + 1 ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C1CC.VAL / TGT.VAL ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C1CC when C1CC.VAL contains signal period and PC1CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C1CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CFG</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C2CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C2CC.VAL / ( TGT.VAL + 1 ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C2CC.VAL / TGT.VAL ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C2CC when C2CC.VAL contains signal period and PC2CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C2CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGT</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>Pipeline Target
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.


If CTL.MODE != QDEC.
Target value for next counter period.
The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC
The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.
In this mode the VALUE is not loaded into TGT on zero crossing.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] The pipleline target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CC</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CC</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CC</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGT</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Target

User defined counter target. 
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CC</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CC</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CC</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGTNC</name>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <description>Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] A read or write to this register will not clear the RIS.TGT interrupt.

If CTL.MODE != QDEC.
Target value for next counter period.
The timer copies VAL to TGT.VAL when CNTR.VAL becomes 0. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC.
The CNTR.VAL is updated with VAL on IDX. VAL is not loaded into TGT.VAL when CNTR.VAL becomes 0.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CCNC</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CCNC</name>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CCNC</name>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGTNC</name>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <description>Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CCNC</name>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CCNC</name>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CCNC</name>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LGPT1</name>
      <baseAddress>0x40061000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is a general purpose timer. 
The timer offers
- generation of waveforms and events.
- capture of signal period and duty cycle. 
- generation of IR signals.
- decoding of quadrature encoded signals.
- motor control features.

It consists of a
- 16-bit counter.
- 8-bit prescaler
- 3 capture compare channels.
- 3 event outputs.
- 3 capture inputs.

Each channel subscribes to the synchronous event bus. They can control one or more event outputs in both capture and compare modes. PRECFG.TICKSRC selects tick source for the timer.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xDE491010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Description Extended

This register describes the parameters of the LGPT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HIR</name>
              <description>[19:19] Has IR logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDBF</name>
              <description>[18:18] Has Dead-Band, Fault, and Park logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PREW</name>
              <description>[17:14] Prescale width. The prescaler can maximum be configured to 2^PREW-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HQDEC</name>
              <description>[13:13] Has Quadrature Decoder.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HCIF</name>
              <description>[12:12] Has channel input filter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CIFS</name>
              <description>[11:8] Channel input filter size. The prevailing state filter can maximum be configured to 2^CIFS-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDMA</name>
              <description>[7:7] Has uDMA output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HINT</name>
              <description>[6:6] Has interrupt output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CNTRW</name>
              <description>[5:4] Counter bit-width.
The maximum counter value is equal to 2^CNTRW-1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR32</name>
                  <value>2</value>
                  <description>32-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR24</name>
                  <value>1</value>
                  <description>24-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR16</name>
                  <value>0</value>
                  <description>16-bit counter.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NCH</name>
              <description>[3:0] Number of channels.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x618C3</resetValue>
        </register>
        <register>
          <name>STARTCFG</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes.
This register defines when this LGPT starts.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[1:0] LGPT start</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EV_SYNC</name>
                  <value>0</value>
                  <description>LGPT starts when synchronized event input is high. Configured here EVTSVT.LGPTSYNCSEL.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Timer Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2RST</name>
              <description>[10:10] Channel 2 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C2CC, PC2CC, and C2CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1RST</name>
              <description>[9:9] Channel 1 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C1CC, PC1CC, and C1CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0RST</name>
              <description>[8:8] Channel 0 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C0CC, PC0CC, and C0CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INTP</name>
              <description>[5:5] Interrupt Phase.
This bit field controls when the RIS.TGT and RIS.ZERO interrupts are set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LATE</name>
                  <value>1</value>
                  <description>RIS.TGT and RIS.ZERO are set one timer clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EARLY</name>
                  <value>0</value>
                  <description>RIS.TGT and RIS.ZERO are set one system clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMPDIR</name>
              <description>[4:3] Compare direction.

This bit field controls the direction the counter must have in order to set the RIS compare interrupts.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>2</value>
                  <description>Compare RIS fields are only set on down count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>1</value>
                  <description>Compare RIS fields are only set on up count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>0</value>
                  <description>Compare RIS fields are set on up count and down count.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[2:0] Timer mode control

The CNTR restarts from 0 when MODE is written to UP_ONCE, UP_PER, UPDWN_PER, QDEC, SYNC_UP_ONCE, SYNC_UP_PER or SYNC_UPDWN_PER.

When writing MODE all internally queued updates to the channels and TGT is cleared.

When configuring the timer, MODE should be the last thing to configure. If changing timer configuration after MODE has been set is necessary, instructions, if any, given in the configuration registers should be followed. See for example C0CFG.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYNC_UPDWN_PER</name>
                  <value>7</value>
                  <description>Start counting up and down periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UPDWN_PER automatically. 
It then operates as a normal timer in CTL.MODE = UPDWN_PER, counting from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_PER</name>
                  <value>6</value>
                  <description>Start counting up periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UP_PER automatically. 
It then operates as a normal timer in CTL.MODE = UP_PER, incrementing from 0 to target value, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_ONCE</name>
                  <value>5</value>
                  <description>Start counting up once synchronous to another LGPT, selected within STARTCFG. The timer is started by setting CTL.MODE = UP_ONCE automatically. 
It then functions as a normal timer in CTL.MODE = UP_ONCE, incrementing from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QDEC</name>
                  <value>4</value>
                  <description>The timer functions as a quadrature decoder. IOC input 0, IOC input 1 and IOC input 2 are used respectivly as PHA, PHB and IDX inputs. IDX can be turned off by setting C2CFG.EDGE = NONE.
The timer clock frequency sets the sample rate of the QDEC logic. This frequency can be configured in PRECFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDWN_PER</name>
                  <value>3</value>
                  <description>Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_PER</name>
                  <value>2</value>
                  <description>Count up periodically. The timer increments from 0 to target value, repeatedly.

Period = (target value + 1) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_ONCE</name>
                  <value>1</value>
                  <description>Count up once. The timer increments from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable timer. Updates to counter, channels, and events stop.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>OUTCTL</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SETOUT2</name>
              <description>[5:5] Set output 2.

Write 1 to set output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT2</name>
              <description>[4:4] Clear output 2.

Write 1 to clear output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT1</name>
              <description>[3:3] Set output 1.

Write 1 to set output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT1</name>
              <description>[2:2] Clear output 1.

Write 1 to clear output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT0</name>
              <description>[1:1] Set output 0.

Write 1 to set output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT0</name>
              <description>[0:0] Clear output 0.

Write 1 to clear output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CNTR</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Counter
The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Current counter value.
If CTL.MODE = QDEC this can be used to set the initial counter value during QDEC.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PRECFG</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKDIV</name>
              <description>[15:8] Tick division.

TICKDIV determines the timer clock frequency for the counter, and timer output updates. The timer clock frequency is the clock selected by TICKSRC divided by (TICKDIV + 1). This inverse is the timer clock period.

0x00: Divide by 1.
0x01: Divide by 2.
... 
0xFF: Divide by 256.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKSRC</name>
              <description>[1:0] Prescaler tick source.

TICKSRC determines the source which decrements the prescaler.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH_TICK</name>
                  <value>3</value>
                  <description>Prescaler is updated at both edges of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL_TICK</name>
                  <value>2</value>
                  <description>Prescaler is updated at the falling edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE_TICK</name>
                  <value>1</value>
                  <description>Prescaler is updated at the rising edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>0</value>
                  <description>Prescaler is updated at the system clock.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREEVENT</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[7:0] Sets the HIGH time of the prescaler event output. 

Event goes high when the prescaler counter equals VAL. Event goes low when prescaler counter is 0.

Note:
- Can be used to precharge or turn an external component on for a short time before sampling, like in QDEC.
- If there is a requirement to create such events that have very short periods compared to timer clock period, use two timers. One timer acts as prescaler and event generator for another timer.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CHFILT</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.
The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.
If two consecutive samples are unequal, the filter counter restarts from LOAD.
If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOAD</name>
              <description>[15:8] The input of the channel filter is passed to the edge detection logic after LOAD + 1 consecutive equal samples.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODE</name>
              <description>[1:0] Channel filter mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMERCLK</name>
                  <value>3</value>
                  <description>Filter is clocked by timer clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TICKSRC</name>
                  <value>2</value>
                  <description>Filter is clocked by PRECFG.TICKSRC.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>1</value>
                  <description>Filter is clocked by system clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <value>0</value>
                  <description>Filter is bypassed. No Filter is used.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>FAULT</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Fault

This register is used to configure the fault input logic. 

Primary use scenario is to select CTL before starting the timer. Follow these steps to configure CTL while CTL.MODE is different from DIS:
- Set C0CFG.EDGE to NONE. 
- Configure CTL.
- Wait for three system clock periods before setting C0CFG.EDGE different from NONE.
These steps prevent fault detection caused by expired signal values in synchronizers and edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:0] Fault control

On active fault input the counter can optionally stop. If the counter stops this is done by hardware, software must then restart the timer if wanted. The fault input overrides channel 0 IOC input when CTL != DIS. 
This means that channel 0 receives fault as input signal when C0CFG.INPUT = IO and CTL != DIS. 

CHFILT can be used to avoid glitching on the fault input. Fault is level triggered, the polarity is set by the C0CFG.EDGE field. Here  C0CFG.EDGE = RISE gives active high and C0CFG.EDGE = FALL gives active low polarity.

Fault is typically used together with PARK to stop the PWM signal to an external motor control circuit safely. Configure PARK to ensure predefined values of the PWM outputs.

If CTL != DIS the RIS.FAULT interrupt is set immediately when the fault input is active while CTL.MODE != DIS.

The three modes of fault is described below:

CTL = IMMEDIATE
In this mode the counter stops immediately on an active fault input. This is done by hardware by setting CTL.MODE = DIS. To start the counter software must set CTL.MODE != DIS.
When the counter has stopped, the input synchronizers and the channel filter is not running. This means that if RIS.FAULT is cleared it will not be set again while CTL.MODE = DIS. 

CTL = ZEROCOND
In this mode the counter stops when CNTR = 0 after an active fault input. If the RIS.FAULT interrupt has been cleared by software before CNTR = 0, and the fault input is inactive, the counter will continue as normal.
When the counter stops on zero, it can be started again by clearing the RIS.FAULT interrupt if the fault input is inactive. To change the counter mode set CTL.MODE = DIS, clear the RIS.FAULT interrupt, then start timer in wanted mode.

CTL = IRQ
In this mode only the RIS.FAULT flag is set on an active fault input.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ</name>
                  <value>3</value>
                  <description>Interrupt request. Only set RIS.FAULT on active fault.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERCOND</name>
                  <value>2</value>
                  <description>Zero condition. The counter stops when CNTR = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE</name>
                  <value>1</value>
                  <description>Immediate reaction. The counter stops immediately on fault.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable. The timer ignores fault.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PARK</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Park

This register configures how the outputs should be set in Park mode. Park mode is either entered by debug halt or fault. Park mode is activated when the counter stops. Park mode is inactive when the counter starts. When park mode is active all outputs are set to their predefined states. 

For IO output signals which have enabled dead band, a dead band insertion will be done before switching to the predefined state.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IOCPS2</name>
              <description>[7:7] IO Complementary Park State 2

Park state for IO Complementary output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOPS2</name>
              <description>[6:6] IO Park State 2

Park state for IO output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCPS1</name>
              <description>[5:5] IO Complementary Park State 1

Park state for IO Complementary output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOPS1</name>
              <description>[4:4] IO Park State 1

Park state for IO output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOCPS0</name>
              <description>[3:3] IO Complementary Park State 0

Park state for IO Complementary output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOPS0</name>
              <description>[2:2] IO Park State 0

Park state for IO output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>1</value>
                  <description>Output is set high in park mode.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>0</value>
                  <description>Output is set low in park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:0] Park Control.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Enter parkmode on fault or debug.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DEBUG</name>
                  <value>2</value>
                  <description>Enter park mode on debug.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>1</value>
                  <description>Enter park mode on fault.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable park mode.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DBDLY</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Dead Band Delay

This register is used to insert a dead band delay when generating complementary PWM signals. To enable dead band, on for example IO output 0, create a reference PWM signal on Output 0, then set  DBCTL.IOC0 = EN.

TBD: 12-bit width fall delay and rise delay may be excessive, if 8-bits are enough we can join DBDLY and DBCTL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED28</name>
              <description>[31:28] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FALLDLY</name>
              <description>[27:16] Fall delay.

The number of system clock periods inserted between the fall of the dead band reference signal and the rise of the inverted output signal.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED12</name>
              <description>[15:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RISEDLY</name>
              <description>[11:0] Rise delay.

The number of system clock periods inserted between the rise of the dead band reference signal and the rise of the output signal.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DBCTL</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>Dead Band Control

This register is used to enable dead band for IOC outputs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IO2</name>
              <description>[2:2] Enable dead band on IO and IO complementary output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1</name>
              <description>[1:1] Enable dead band on IO and IO complementary output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0</name>
              <description>[0:0] Enable dead band on IO and IO complementary output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMA</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).
Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request. 
Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register.
The internal pointer will stop after RWCNTR increments. Further access will be ignored.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWCNTR</name>
              <description>[19:16] The read/write counter. RWCNTR+1 is the number of times the DMA can access (read/write) the DMARW register. For each DMA access to DMARW an internal counter is incremented, writing to the next address field. RWADDR + 4*RWCNTR is the final register address which can be accessed by the DMA.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWADDR</name>
              <description>[14:8] The base address which the DMA access when reading/writing DMARW.  The base address is set by taking the 9 LSB of the physical address and divide by 4.
For example, if you wanted the RWADDR to point to the PTGT register you should set RWADDR = 0x0FC/4.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[7:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REQ</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMARW</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module.
Each access to this register will increment the internal DMA address counter. See DMA for description.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] DMA read write value.

The value that is read/written from/to the registers.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ADCTRG</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>ADC Trigger

This register is used to enable ADC trigger from the timer. 
Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOCTL</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>IO Controller

This register controls the IO outputs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUT2</name>
              <description>[11:10] IO complementary output 2 control

This bit field controls IO complementary output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>[9:8] IO output 2 control

This bit field controls IO output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT1</name>
              <description>[7:6] IO complementary output 1 control

This bit field controls IO complementary output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[5:4] IO output 1 control

This bit field controls IO output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT0</name>
              <description>[3:2] IO complementary output 0 control

This bit field controls IO complementary output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[1:0] IO output 0 control

This bit field controls IO output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Enable RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Enable RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Enable RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Enable RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Enable RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Enable RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Enable RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Enable RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Enable RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Enable RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Status of the C2CC interrupt. The interrupt is set when C2CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Status of the C1CC interrupt. The interrupt is set when C1CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Status of the C0CC interrupt. The interrupt is set when C0CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Status of the FAULT interrupt. The interrupt is set immediately on active fault input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Status of the IDX interrupt. The interrupt is set when IDX is active.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Status of the DIRCHNG interrupt. The interrupt is set when the direction of the counter changes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Status of the CNTRCHNG interrupt. The interrupt is set when the counter increments or decrements.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Status of the DBLTRANS interrupt. The interrupt is set when a double transition has happened during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Status of the ZERO interrupt. The interrupt is set when CNTR = 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Status of the TGT interrupt. The interrupt is set when CNTR = TGT.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Masked status of the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Masked status of the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Masked status of the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Masked status of the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Masked status of the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Masked status of the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Masked status of the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Masked status of the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Masked status of the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Masked status of the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:1] Halt control.

Configure when the counter shall stop upon CPU halt. This bitfield only applies if HALT = 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERCOND</name>
                  <value>1</value>
                  <description>Zero condition. The counter stops when CNTR = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE</name>
                  <value>0</value>
                  <description>Immediate reaction. The counter stops immediately on debug halt.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt LGPT when CPU is halted in debug.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C0CFG</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C0CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C0CC.VAL / ( TGT.VAL + 1 ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C0CC.VAL / TGT.VAL ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C0CC when C0CC.VAL contains signal period and PC0CC.VAL contains signal pulse width.

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C0CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CFG</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.
When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C1CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C1CC.VAL / ( TGT.VAL + 1 ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C1CC.VAL / TGT.VAL ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C1CC when C1CC.VAL contains signal period and PC1CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C1CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CFG</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C2CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C2CC.VAL / ( TGT.VAL + 1 ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C2CC.VAL / TGT.VAL ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C2CC when C2CC.VAL contains signal period and PC2CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C2CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGT</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>Pipeline Target
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.


If CTL.MODE != QDEC.
Target value for next counter period.
The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC
The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.
In this mode the VALUE is not loaded into TGT on zero crossing.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] The pipleline target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CC</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CC</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CC</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGT</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Target

User defined counter target. 
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CC</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CC</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CC</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGTNC</name>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <description>Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] A read or write to this register will not clear the RIS.TGT interrupt.

If CTL.MODE != QDEC.
Target value for next counter period.
The timer copies VAL to TGT.VAL when CNTR.VAL becomes 0. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC.
The CNTR.VAL is updated with VAL on IDX. VAL is not loaded into TGT.VAL when CNTR.VAL becomes 0.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CCNC</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CCNC</name>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CCNC</name>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGTNC</name>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <description>Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CCNC</name>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CCNC</name>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CCNC</name>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LGPT2</name>
      <baseAddress>0x40062000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is a general purpose timer. 
The timer offers
- generation of waveforms and events.
- capture of signal period and duty cycle. 
- generation of IR signals.
- decoding of quadrature encoded signals.
- motor control features.

It consists of a
- 16-bit counter.
- 8-bit prescaler
- 3 capture compare channels.
- 3 event outputs.
- 3 capture inputs.

Each channel subscribes to the synchronous event bus. They can control one or more event outputs in both capture and compare modes. PRECFG.TICKSRC selects tick source for the timer.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xDE491010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Description Extended

This register describes the parameters of the LGPT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HIR</name>
              <description>[19:19] Has IR logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDBF</name>
              <description>[18:18] Has Dead-Band, Fault, and Park logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PREW</name>
              <description>[17:14] Prescale width. The prescaler can maximum be configured to 2^PREW-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HQDEC</name>
              <description>[13:13] Has Quadrature Decoder.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HCIF</name>
              <description>[12:12] Has channel input filter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CIFS</name>
              <description>[11:8] Channel input filter size. The prevailing state filter can maximum be configured to 2^CIFS-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDMA</name>
              <description>[7:7] Has uDMA output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HINT</name>
              <description>[6:6] Has interrupt output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CNTRW</name>
              <description>[5:4] Counter bit-width.
The maximum counter value is equal to 2^CNTRW-1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR32</name>
                  <value>2</value>
                  <description>32-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR24</name>
                  <value>1</value>
                  <description>24-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR16</name>
                  <value>0</value>
                  <description>16-bit counter.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NCH</name>
              <description>[3:0] Number of channels.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x238C3</resetValue>
        </register>
        <register>
          <name>STARTCFG</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes.
This register defines when this LGPT starts.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[1:0] LGPT start</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EV_SYNC</name>
                  <value>0</value>
                  <description>LGPT starts when synchronized event input is high. Configured here EVTSVT.LGPTSYNCSEL.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Timer Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2RST</name>
              <description>[10:10] Channel 2 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C2CC, PC2CC, and C2CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1RST</name>
              <description>[9:9] Channel 1 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C1CC, PC1CC, and C1CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0RST</name>
              <description>[8:8] Channel 0 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C0CC, PC0CC, and C0CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INTP</name>
              <description>[5:5] Interrupt Phase.
This bit field controls when the RIS.TGT and RIS.ZERO interrupts are set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LATE</name>
                  <value>1</value>
                  <description>RIS.TGT and RIS.ZERO are set one timer clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EARLY</name>
                  <value>0</value>
                  <description>RIS.TGT and RIS.ZERO are set one system clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMPDIR</name>
              <description>[4:3] Compare direction.

This bit field controls the direction the counter must have in order to set the RIS compare interrupts.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>2</value>
                  <description>Compare RIS fields are only set on down count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>1</value>
                  <description>Compare RIS fields are only set on up count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>0</value>
                  <description>Compare RIS fields are set on up count and down count.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[2:0] Timer mode control

The CNTR restarts from 0 when MODE is written to UP_ONCE, UP_PER, UPDWN_PER, QDEC, SYNC_UP_ONCE, SYNC_UP_PER or SYNC_UPDWN_PER.

When writing MODE all internally queued updates to the channels and TGT is cleared.

When configuring the timer, MODE should be the last thing to configure. If changing timer configuration after MODE has been set is necessary, instructions, if any, given in the configuration registers should be followed. See for example C0CFG.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYNC_UPDWN_PER</name>
                  <value>7</value>
                  <description>Start counting up and down periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UPDWN_PER automatically. 
It then operates as a normal timer in CTL.MODE = UPDWN_PER, counting from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_PER</name>
                  <value>6</value>
                  <description>Start counting up periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UP_PER automatically. 
It then operates as a normal timer in CTL.MODE = UP_PER, incrementing from 0 to target value, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_ONCE</name>
                  <value>5</value>
                  <description>Start counting up once synchronous to another LGPT, selected within STARTCFG. The timer is started by setting CTL.MODE = UP_ONCE automatically. 
It then functions as a normal timer in CTL.MODE = UP_ONCE, incrementing from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QDEC</name>
                  <value>4</value>
                  <description>The timer functions as a quadrature decoder. IOC input 0, IOC input 1 and IOC input 2 are used respectivly as PHA, PHB and IDX inputs. IDX can be turned off by setting C2CFG.EDGE = NONE.
The timer clock frequency sets the sample rate of the QDEC logic. This frequency can be configured in PRECFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDWN_PER</name>
                  <value>3</value>
                  <description>Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_PER</name>
                  <value>2</value>
                  <description>Count up periodically. The timer increments from 0 to target value, repeatedly.

Period = (target value + 1) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_ONCE</name>
                  <value>1</value>
                  <description>Count up once. The timer increments from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable timer. Updates to counter, channels, and events stop.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>OUTCTL</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SETOUT2</name>
              <description>[5:5] Set output 2.

Write 1 to set output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT2</name>
              <description>[4:4] Clear output 2.

Write 1 to clear output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT1</name>
              <description>[3:3] Set output 1.

Write 1 to set output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT1</name>
              <description>[2:2] Clear output 1.

Write 1 to clear output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT0</name>
              <description>[1:1] Set output 0.

Write 1 to set output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT0</name>
              <description>[0:0] Clear output 0.

Write 1 to clear output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CNTR</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Counter
The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Current counter value.
If CTL.MODE = QDEC this can be used to set the initial counter value during QDEC.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PRECFG</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKDIV</name>
              <description>[15:8] Tick division.

TICKDIV determines the timer clock frequency for the counter, and timer output updates. The timer clock frequency is the clock selected by TICKSRC divided by (TICKDIV + 1). This inverse is the timer clock period.

0x00: Divide by 1.
0x01: Divide by 2.
... 
0xFF: Divide by 256.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKSRC</name>
              <description>[1:0] Prescaler tick source.

TICKSRC determines the source which decrements the prescaler.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH_TICK</name>
                  <value>3</value>
                  <description>Prescaler is updated at both edges of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL_TICK</name>
                  <value>2</value>
                  <description>Prescaler is updated at the falling edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE_TICK</name>
                  <value>1</value>
                  <description>Prescaler is updated at the rising edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>0</value>
                  <description>Prescaler is updated at the system clock.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREEVENT</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[7:0] Sets the HIGH time of the prescaler event output. 

Event goes high when the prescaler counter equals VAL. Event goes low when prescaler counter is 0.

Note:
- Can be used to precharge or turn an external component on for a short time before sampling, like in QDEC.
- If there is a requirement to create such events that have very short periods compared to timer clock period, use two timers. One timer acts as prescaler and event generator for another timer.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CHFILT</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.
The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.
If two consecutive samples are unequal, the filter counter restarts from LOAD.
If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOAD</name>
              <description>[15:8] The input of the channel filter is passed to the edge detection logic after LOAD + 1 consecutive equal samples.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODE</name>
              <description>[1:0] Channel filter mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMERCLK</name>
                  <value>3</value>
                  <description>Filter is clocked by timer clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TICKSRC</name>
                  <value>2</value>
                  <description>Filter is clocked by PRECFG.TICKSRC.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>1</value>
                  <description>Filter is clocked by system clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <value>0</value>
                  <description>Filter is bypassed. No Filter is used.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>QDECSTAT</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>Quadrature Decoder Status

This register can be used during QDEC mode to check the status of the quadrature decoder.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[1:1] Double transition</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBL</name>
                  <value>1</value>
                  <description>Double transition on phase inputs.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Single or no transition on phase inputs.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>QDIR</name>
              <description>[0:0] Direction of count during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>1</value>
                  <description>Down (PHB leads PHA)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>0</value>
                  <description>Up (PHA leads PHB)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMA</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).
Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request. 
Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register.
The internal pointer will stop after RWCNTR increments. Further access will be ignored.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWCNTR</name>
              <description>[19:16] The read/write counter. RWCNTR+1 is the number of times the DMA can access (read/write) the DMARW register. For each DMA access to DMARW an internal counter is incremented, writing to the next address field. RWADDR + 4*RWCNTR is the final register address which can be accessed by the DMA.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWADDR</name>
              <description>[14:8] The base address which the DMA access when reading/writing DMARW.  The base address is set by taking the 9 LSB of the physical address and divide by 4.
For example, if you wanted the RWADDR to point to the PTGT register you should set RWADDR = 0x0FC/4.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[7:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REQ</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMARW</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module.
Each access to this register will increment the internal DMA address counter. See DMA for description.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] DMA read write value.

The value that is read/written from/to the registers.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ADCTRG</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>ADC Trigger

This register is used to enable ADC trigger from the timer. 
Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOCTL</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>IO Controller

This register controls the IO outputs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUT2</name>
              <description>[11:10] IO complementary output 2 control

This bit field controls IO complementary output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>[9:8] IO output 2 control

This bit field controls IO output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT1</name>
              <description>[7:6] IO complementary output 1 control

This bit field controls IO complementary output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[5:4] IO output 1 control

This bit field controls IO output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT0</name>
              <description>[3:2] IO complementary output 0 control

This bit field controls IO complementary output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[1:0] IO output 0 control

This bit field controls IO output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Enable RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Enable RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Enable RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Enable RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Enable RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Enable RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Enable RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Enable RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Enable RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Enable RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Status of the C2CC interrupt. The interrupt is set when C2CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Status of the C1CC interrupt. The interrupt is set when C1CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Status of the C0CC interrupt. The interrupt is set when C0CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Status of the FAULT interrupt. The interrupt is set immediately on active fault input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Status of the IDX interrupt. The interrupt is set when IDX is active.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Status of the DIRCHNG interrupt. The interrupt is set when the direction of the counter changes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Status of the CNTRCHNG interrupt. The interrupt is set when the counter increments or decrements.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Status of the DBLTRANS interrupt. The interrupt is set when a double transition has happened during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Status of the ZERO interrupt. The interrupt is set when CNTR = 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Status of the TGT interrupt. The interrupt is set when CNTR = TGT.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Masked status of the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Masked status of the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Masked status of the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Masked status of the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Masked status of the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Masked status of the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Masked status of the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Masked status of the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Masked status of the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Masked status of the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:1] Halt control.

Configure when the counter shall stop upon CPU halt. This bitfield only applies if HALT = 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERCOND</name>
                  <value>1</value>
                  <description>Zero condition. The counter stops when CNTR = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE</name>
                  <value>0</value>
                  <description>Immediate reaction. The counter stops immediately on debug halt.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt LGPT when CPU is halted in debug.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C0CFG</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C0CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C0CC.VAL / ( TGT.VAL + 1 ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C0CC.VAL / TGT.VAL ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C0CC when C0CC.VAL contains signal period and PC0CC.VAL contains signal pulse width.

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C0CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CFG</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.
When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C1CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C1CC.VAL / ( TGT.VAL + 1 ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C1CC.VAL / TGT.VAL ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C1CC when C1CC.VAL contains signal period and PC1CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C1CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CFG</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C2CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C2CC.VAL / ( TGT.VAL + 1 ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C2CC.VAL / TGT.VAL ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C2CC when C2CC.VAL contains signal period and PC2CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C2CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGT</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>Pipeline Target
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.


If CTL.MODE != QDEC.
Target value for next counter period.
The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC
The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.
In this mode the VALUE is not loaded into TGT on zero crossing.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] The pipleline target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CC</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CC</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CC</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGT</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Target

User defined counter target. 
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CC</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CC</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CC</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGTNC</name>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <description>Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] A read or write to this register will not clear the RIS.TGT interrupt.

If CTL.MODE != QDEC.
Target value for next counter period.
The timer copies VAL to TGT.VAL when CNTR.VAL becomes 0. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC.
The CNTR.VAL is updated with VAL on IDX. VAL is not loaded into TGT.VAL when CNTR.VAL becomes 0.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CCNC</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CCNC</name>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CCNC</name>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGTNC</name>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <description>Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] User defined counter target value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFF</resetValue>
        </register>
        <register>
          <name>C0CCNC</name>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CCNC</name>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CCNC</name>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[15:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LGPT3</name>
      <baseAddress>0x40063000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>This component is a general purpose timer. 
The timer offers
- generation of waveforms and events.
- capture of signal period and duty cycle. 
- generation of IR signals.
- decoding of quadrature encoded signals.
- motor control features.

It consists of a
- 16-bit counter.
- 8-bit prescaler
- 3 capture compare channels.
- 3 event outputs.
- 3 capture inputs.

Each channel subscribes to the synchronous event bus. They can control one or more event outputs in both capture and compare modes. PRECFG.TICKSRC selects tick source for the timer.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor revision of IP.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xDE491010</resetValue>
        </register>
        <register>
          <name>DESCEX</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Description Extended

This register describes the parameters of the LGPT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HIR</name>
              <description>[19:19] Has IR logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDBF</name>
              <description>[18:18] Has Dead-Band, Fault, and Park logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PREW</name>
              <description>[17:14] Prescale width. The prescaler can maximum be configured to 2^PREW-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HQDEC</name>
              <description>[13:13] Has Quadrature Decoder.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HCIF</name>
              <description>[12:12] Has channel input filter.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CIFS</name>
              <description>[11:8] Channel input filter size. The prevailing state filter can maximum be configured to 2^CIFS-1.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HDMA</name>
              <description>[7:7] Has uDMA output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>HINT</name>
              <description>[6:6] Has interrupt output and logic.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CNTRW</name>
              <description>[5:4] Counter bit-width.
The maximum counter value is equal to 2^CNTRW-1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR32</name>
                  <value>2</value>
                  <description>32-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR24</name>
                  <value>1</value>
                  <description>24-bit counter.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CNTR16</name>
                  <value>0</value>
                  <description>16-bit counter.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NCH</name>
              <description>[3:0] Number of channels.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x218D3</resetValue>
        </register>
        <register>
          <name>STARTCFG</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Start Configuration

This register is only for when CTL.MODE is configured to one of the SYNC modes.
This register defines when this LGPT starts.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LGPT0</name>
              <description>[1:0] LGPT start</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EV_SYNC</name>
                  <value>0</value>
                  <description>LGPT starts when synchronized event input is high. Configured here EVTSVT.LGPTSYNCSEL.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CTL</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Timer Control</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2RST</name>
              <description>[10:10] Channel 2 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C2CC, PC2CC, and C2CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1RST</name>
              <description>[9:9] Channel 1 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C1CC, PC1CC, and C1CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0RST</name>
              <description>[8:8] Channel 0 reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RST</name>
                  <value>1</value>
                  <description>Reset C0CC, PC0CC, and C0CFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>No effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INTP</name>
              <description>[5:5] Interrupt Phase.
This bit field controls when the RIS.TGT and RIS.ZERO interrupts are set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LATE</name>
                  <value>1</value>
                  <description>RIS.TGT and RIS.ZERO are set one timer clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EARLY</name>
                  <value>0</value>
                  <description>RIS.TGT and RIS.ZERO are set one system clock cycle after CNTR = TARGET/ZERO.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMPDIR</name>
              <description>[4:3] Compare direction.

This bit field controls the direction the counter must have in order to set the RIS compare interrupts.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESERVED</name>
                  <value>3</value>
                  <description>RESERVED</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOWN</name>
                  <value>2</value>
                  <description>Compare RIS fields are only set on down count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP</name>
                  <value>1</value>
                  <description>Compare RIS fields are only set on up count.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>0</value>
                  <description>Compare RIS fields are set on up count and down count.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>[2:0] Timer mode control

The CNTR restarts from 0 when MODE is written to UP_ONCE, UP_PER, UPDWN_PER, QDEC, SYNC_UP_ONCE, SYNC_UP_PER or SYNC_UPDWN_PER.

When writing MODE all internally queued updates to the channels and TGT is cleared.

When configuring the timer, MODE should be the last thing to configure. If changing timer configuration after MODE has been set is necessary, instructions, if any, given in the configuration registers should be followed. See for example C0CFG.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SYNC_UPDWN_PER</name>
                  <value>7</value>
                  <description>Start counting up and down periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UPDWN_PER automatically. 
It then operates as a normal timer in CTL.MODE = UPDWN_PER, counting from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_PER</name>
                  <value>6</value>
                  <description>Start counting up periodically synchronous to another LGPT,  selected within STARTCFG. The timer is started by setting CTL.MODE = UP_PER automatically. 
It then operates as a normal timer in CTL.MODE = UP_PER, incrementing from 0 to target value, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC_UP_ONCE</name>
                  <value>5</value>
                  <description>Start counting up once synchronous to another LGPT, selected within STARTCFG. The timer is started by setting CTL.MODE = UP_ONCE automatically. 
It then functions as a normal timer in CTL.MODE = UP_ONCE, incrementing from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>QDEC</name>
                  <value>4</value>
                  <description>The timer functions as a quadrature decoder. IOC input 0, IOC input 1 and IOC input 2 are used respectivly as PHA, PHB and IDX inputs. IDX can be turned off by setting C2CFG.EDGE = NONE.
The timer clock frequency sets the sample rate of the QDEC logic. This frequency can be configured in PRECFG.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPDWN_PER</name>
                  <value>3</value>
                  <description>Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.

Period =  (target value * 2) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_PER</name>
                  <value>2</value>
                  <description>Count up periodically. The timer increments from 0 to target value, repeatedly.

Period = (target value + 1) * timer clock period</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UP_ONCE</name>
                  <value>1</value>
                  <description>Count up once. The timer increments from 0 to target value,  then stops and sets MODE to DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable timer. Updates to counter, channels, and events stop.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>OUTCTL</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Output Control

Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.

An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.

All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see IOCTL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED6</name>
              <description>[31:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>26</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SETOUT2</name>
              <description>[5:5] Set output 2.

Write 1 to set output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT2</name>
              <description>[4:4] Clear output 2.

Write 1 to clear output 2.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT1</name>
              <description>[3:3] Set output 1.

Write 1 to set output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT1</name>
              <description>[2:2] Clear output 1.

Write 1 to clear output 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>SETOUT0</name>
              <description>[1:1] Set output 0.

Write 1 to set output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CLROUT0</name>
              <description>[0:0] Clear output 0.

Write 1 to clear output 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CNTR</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Counter
The counter of this timer. After CTL.MODE is set the counter updates at the rate specified in PRECFG.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Current counter value.
If CTL.MODE = QDEC this can be used to set the initial counter value during QDEC.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PRECFG</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clock Prescaler Configuration

This register is used to set the timer clock period. The prescaler is a counter which counts down from the value TICKDIV. When the prescaler counter reaches zero, CNTR is updated. The field TICKDIV effectively divides the prescaler tick source. The timer clock frequency can be calculated as TICKSRC/(TICKDIV+1).</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKDIV</name>
              <description>[15:8] Tick division.

TICKDIV determines the timer clock frequency for the counter, and timer output updates. The timer clock frequency is the clock selected by TICKSRC divided by (TICKDIV + 1). This inverse is the timer clock period.

0x00: Divide by 1.
0x01: Divide by 2.
... 
0xFF: Divide by 256.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKSRC</name>
              <description>[1:0] Prescaler tick source.

TICKSRC determines the source which decrements the prescaler.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH_TICK</name>
                  <value>3</value>
                  <description>Prescaler is updated at both edges of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL_TICK</name>
                  <value>2</value>
                  <description>Prescaler is updated at the falling edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE_TICK</name>
                  <value>1</value>
                  <description>Prescaler is updated at the rising edge of TICKEN.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>0</value>
                  <description>Prescaler is updated at the system clock.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PREEVENT</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Prescaler Event

This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[7:0] Sets the HIGH time of the prescaler event output. 

Event goes high when the prescaler counter equals VAL. Event goes low when prescaler counter is 0.

Note:
- Can be used to precharge or turn an external component on for a short time before sampling, like in QDEC.
- If there is a requirement to create such events that have very short periods compared to timer clock period, use two timers. One timer acts as prescaler and event generator for another timer.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CHFILT</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Channel Input Filter

This register is used to configure the filter on the channel inputs. The configuration is for all inputs.
The filter is enabled when a channel is in capture mode.

The input to the filter is passed to the edge detection logic if LOAD + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.
If two consecutive samples are unequal, the filter counter restarts from LOAD.
If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.

The channel filter should only be configured while the CTL.MODE = DIS. Configuring the filter while the timer is running can result in unexpected behavior.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>LOAD</name>
              <description>[15:8] The input of the channel filter is passed to the edge detection logic after LOAD + 1 consecutive equal samples.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[7:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MODE</name>
              <description>[1:0] Channel filter mode</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TIMERCLK</name>
                  <value>3</value>
                  <description>Filter is clocked by timer clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TICKSRC</name>
                  <value>2</value>
                  <description>Filter is clocked by PRECFG.TICKSRC.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK</name>
                  <value>1</value>
                  <description>Filter is clocked by system clock.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BYPASS</name>
                  <value>0</value>
                  <description>Filter is bypassed. No Filter is used.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMA</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>Direct Memory Accsess

This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).
Choose DMA request source by setting the REQ field. The setting of the corresponding interrupt in the RIS registers also sets the DMA request. 
Upon a DMA request defined by REQ an internal address pointer is set to RWADDR*4. Every access to DMARW will increment the internal pointer by 4 such that the next DMA access will be to the next register.
The internal pointer will stop after RWCNTR increments. Further access will be ignored.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED20</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWCNTR</name>
              <description>[19:16] The read/write counter. RWCNTR+1 is the number of times the DMA can access (read/write) the DMARW register. For each DMA access to DMARW an internal counter is incremented, writing to the next address field. RWADDR + 4*RWCNTR is the final register address which can be accessed by the DMA.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED15</name>
              <description>[15:15] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RWADDR</name>
              <description>[14:8] The base address which the DMA access when reading/writing DMARW.  The base address is set by taking the 9 LSB of the physical address and divide by 4.
For example, if you wanted the RWADDR to point to the PTGT register you should set RWADDR = 0x0FC/4.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[7:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REQ</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates a DMA request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMARW</name>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <description>Direct Memory Access

This register is used by the DMA to access (read/write) register inside this LGPT module.
Each access to this register will increment the internal DMA address counter. See DMA for description.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] DMA read write value.

The value that is read/written from/to the registers.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ADCTRG</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>ADC Trigger

This register is used to enable ADC trigger from the timer. 
Choose ADC trigger source by setting the SRC field. The setting of the corresponding interrupt in the RIS registers also sets the ADC trigger.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC</name>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>C11CC</name>
                  <value>15</value>
                  <description>Setting of RIS.C11CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C10CC</name>
                  <value>14</value>
                  <description>Setting of RIS.C10CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C9CC</name>
                  <value>13</value>
                  <description>Setting of RIS.C9CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C8CC</name>
                  <value>12</value>
                  <description>Setting of RIS.C8CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C7CC</name>
                  <value>11</value>
                  <description>Setting of RIS.C7CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C6CC</name>
                  <value>10</value>
                  <description>Setting of RIS.C6CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C5CC</name>
                  <value>9</value>
                  <description>Setting of RIS.C5CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C4CC</name>
                  <value>8</value>
                  <description>Setting of RIS.C4CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C3CC</name>
                  <value>7</value>
                  <description>Setting of RIS.C3CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C2CC</name>
                  <value>6</value>
                  <description>Setting of RIS.C2CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C1CC</name>
                  <value>5</value>
                  <description>Setting of RIS.C1CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C0CC</name>
                  <value>4</value>
                  <description>Setting of RIS.C0CC generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FAULT</name>
                  <value>3</value>
                  <description>Setting of RIS.FAULT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ZERO</name>
                  <value>2</value>
                  <description>Setting of RIS.ZERO generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGT</name>
                  <value>1</value>
                  <description>Setting of RIS.TGT generates an ADC trigger.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IOCTL</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>IO Controller

This register controls the IO outputs.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUT2</name>
              <description>[11:10] IO complementary output 2 control

This bit field controls IO complementary output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>[9:8] IO output 2 control

This bit field controls IO output 2.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT1</name>
              <description>[7:6] IO complementary output 1 control

This bit field controls IO complementary output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[5:4] IO output 1 control

This bit field controls IO output 1.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COUT0</name>
              <description>[3:2] IO complementary output 0 control

This bit field controls IO complementary output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO complementary output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO complementary output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO complementary output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO complementary output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[1:0] IO output 0 control

This bit field controls IO output 0.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INV</name>
                  <value>3</value>
                  <description>Inverted value. The IO output is inverted.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HIGH</name>
                  <value>2</value>
                  <description>Driven high. The IO output is driven high.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOW</name>
                  <value>1</value>
                  <description>Driven low. The IO output is driven low.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NRM</name>
                  <value>0</value>
                  <description>Normal output. The IO output is not changed.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Enable RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Enable RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Enable RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Enable RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Enable RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Enable RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Enable RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Enable RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Enable RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Enable RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Status of the C2CC interrupt. The interrupt is set when C2CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Status of the C1CC interrupt. The interrupt is set when C1CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Status of the C0CC interrupt. The interrupt is set when C0CC has capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Status of the FAULT interrupt. The interrupt is set immediately on active fault input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Status of the IDX interrupt. The interrupt is set when IDX is active.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Status of the DIRCHNG interrupt. The interrupt is set when the direction of the counter changes.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Status of the CNTRCHNG interrupt. The interrupt is set when the counter increments or decrements.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Status of the DBLTRANS interrupt. The interrupt is set when a double transition has happened during QDEC mode.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Status of the ZERO interrupt. The interrupt is set when CNTR = 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Status of the TGT interrupt. The interrupt is set when CNTR = TGT.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Masked status of the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Masked status of the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Masked status of the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Masked status of the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Masked status of the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Masked status of the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Masked status of the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Masked status of the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Masked status of the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Masked status of the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Cleared</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the RIS.C2CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the RIS.C1CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the RIS.C0CC interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the RIS.FAULT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the RIS.IDX interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the RIS.DIRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the RIS.CNTRCHNG interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the RIS.DBLTRANS interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the RIS.ZERO interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the RIS.TGT interrupt.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Set the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Set the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Set the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Set the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Set the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Set the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Set the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Set the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Set the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Set the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C2CC</name>
              <description>[10:10] Clear the MIS.C2CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C1CC</name>
              <description>[9:9] Clear the MIS.C1CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C0CC</name>
              <description>[8:8] Clear the MIS.C0CC mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>FAULT</name>
              <description>[6:6] Clear the MIS.FAULT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDX</name>
              <description>[5:5] Clear the MIS.IDX mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIRCHNG</name>
              <description>[4:4] Clear the MIS.DIRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNTRCHNG</name>
              <description>[3:3] Clear the MIS.CNTRCHNG mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBLTRANS</name>
              <description>[2:2] Clear the MIS.DBLTRANS mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ZERO</name>
              <description>[1:1] Clear the MIS.ZERO mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TGT</name>
              <description>[0:0] Clear the MIS.TGT mask.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_EFFECT</name>
                  <value>0</value>
                  <description>No effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>EMU</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Debug control

This register can be used to freeze the timer when CPU halts when HALT is set to 1. When HALT is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, PARK, if the timer has this register, should be configured additionally. If this timer does not have the PARK register a predefined output value during CPU halt is not possible.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CTL</name>
              <description>[1:1] Halt control.

Configure when the counter shall stop upon CPU halt. This bitfield only applies if HALT = 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ZERCOND</name>
                  <value>1</value>
                  <description>Zero condition. The counter stops when CNTR = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE</name>
                  <value>0</value>
                  <description>Immediate reaction. The counter stops immediately on debug halt.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT</name>
              <description>[0:0] Halt LGPT when CPU is halted in debug.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C0CFG</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>Channel 0 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 0 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 0 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C0CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C0CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C0CC.VAL / ( TGT.VAL + 1 ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C0CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C0CC.VAL / TGT.VAL ).

When C0CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C0CC when C0CC.VAL contains signal period and PC0CC.VAL contains signal pulse width.

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C0CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C0CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C0CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C0CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CFG</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>Channel 1 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.
When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 1 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 1 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C1CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C1CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C1CC.VAL / ( TGT.VAL + 1 ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C1CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C1CC.VAL / TGT.VAL ).

When C1CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C1CC when C1CC.VAL contains signal period and PC1CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C1CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C1CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C1CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C1CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CFG</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>Channel 2 Configuration

This register configures channel function and enables outputs.

Each channel has an edge-detection circuit. The the edge-detection circuit is: 
 - enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
 - flushed while CCACT selects a capture function and CTL.MODE is changed from DIS to another mode.

The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

The channel input signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.
- the CCACT field is reconfigured while CTL.MODE is different from DIS.

Primary use scenario is to select CCACT before starting the timer. Follow these steps to configure CCACT to a capture action while CTL.MODE is different from DIS:
- Set EDGE to NONE.
- Configure CCACT.
- Wait for three system clock periods before setting EDGE different from NONE.
These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED11</name>
              <description>[31:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>21</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>OUT2</name>
              <description>[10:10] Output 2 enable.

When 0 $lt; CCACT $lt; 8, OUT2 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 2.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 2.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>[9:9] Output 1 enable.

When 0 $lt; CCACT $lt; 8, OUT1 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 1.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 1.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT0</name>
              <description>[8:8] Output 0 enable.

When 0 $lt; CCACT $lt; 8, OUT0 becomes zero after a capture or compare event.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Channel 2 controls output 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Channel 2 does not control output 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INPUT</name>
              <description>[6:6] Select channel input.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IO</name>
                  <value>1</value>
                  <description>IO controller</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EV</name>
                  <value>0</value>
                  <description>Event fabric</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE</name>
              <description>[5:4] Determines the edge that triggers the channel input event. This happens post filter.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BOTH</name>
                  <value>3</value>
                  <description>Input event is triggered at both edges.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FALL</name>
                  <value>2</value>
                  <description>Input event is triggered at falling edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RISE</name>
                  <value>1</value>
                  <description>Input event is triggered at rising edge.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NONE</name>
                  <value>0</value>
                  <description>Input is turned off.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCACT</name>
              <description>[3:0] Capture-Compare action.

Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of CNTR. The corresponding output event will be set 1 timer period after CNTR = C2CC.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PULSE_ON_CMP</name>
                  <value>15</value>
                  <description>Pulse on compare repeatedly. 

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP</name>
                  <value>14</value>
                  <description>Toggle on compare repeatedly.

Channel function sequence: 
- Toggle enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP</name>
                  <value>13</value>
                  <description>Set on compare repeatedly.

Channel function sequence: 
- Set enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP</name>
                  <value>12</value>
                  <description>Clear on compare repeatedly.

Channel function sequence: 
- Clear enabled outputs  when C2CC.VAL = CNTR.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP</name>
                  <value>11</value>
                  <description>Set on zero, toggle on compare repeatedly.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = C2CC.VAL / ( TGT.VAL + 1 ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 1.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP</name>
                  <value>10</value>
                  <description>Clear on zero, toggle on compare repeatedly.
 
Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.

Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: 

When C2CC.VAL $lt;= TGT.VAL: 
   Duty cycle = 1 - ( C2CC.VAL / TGT.VAL ).

When C2CC.VAL $gt; TGT.VAL: 
   Duty cycle = 0.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT</name>
                  <value>9</value>
                  <description>Set on capture repeatedly.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER_PULSE_WIDTH_MEAS</name>
                  <value>8</value>
                  <description>Period and pulse width measurement.

Continuously capture period and pulse width of the signal selected by INPUT relative to the signal edge given by EDGE. 

Set enabled outputs and RIS.C2CC when C2CC.VAL contains signal period and PC2CC.VAL contains signal pulse width. 

Notes: 
- Make sure to configure INPUT and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. 
- The counter restarts in the selected timer mode when C2CC.VAL contains the signal period.
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. 
- To observe a timeout event the RIS.TGT interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal TGT.

Signal property requirements:
- Signal Period $gt;= 2 * ( 1 + PRECFG.TICKDIV ) * timer clock period.
- Signal Period $lt;= MAX(CNTR) * (1 + PRECFG.TICKDIV ) * timer clock period.
- Signal low and high phase $gt;= (1 + PRECFG.TICKDIV ) * timer clock period.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PULSE_ON_CMP_DIS</name>
                  <value>7</value>
                  <description>Pulse on compare, and then disable channel.

Channel function sequence: 
- Pulse enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

 The output is high for two timer clock periods.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TGL_ON_CMP_DIS</name>
                  <value>6</value>
                  <description>Toggle on compare, and then disable channel.

Channel function sequence: 
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CMP_DIS</name>
                  <value>5</value>
                  <description>Set on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_CMP_DIS</name>
                  <value>4</value>
                  <description>Clear on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_0_TGL_ON_CMP_DIS</name>
                  <value>3</value>
                  <description>Set on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Set enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are cleared when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_ON_0_TGL_ON_CMP_DIS</name>
                  <value>2</value>
                  <description>Clear on zero, toggle on compare, and then disable channel.

Channel function sequence: 
- Clear enabled outputs when CNTR.VAL = 0.
- Toggle enabled outputs when C2CC.VAL = CNTR.VAL.
- Disable channel.

Enabled outputs are set when C2CC.VAL = 0 and CNTR.VAL = 0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SET_ON_CAPT_DIS</name>
                  <value>1</value>
                  <description>Set on capture, and then disable channel.

Channel function sequence: 
- Set enabled outputs on capture event and copy CNTR.VAL to C2CC.VAL.
- Disable channel. 

Primary use scenario is to select this function before starting the timer.
Follow these steps to select this function while CTL.MODE is different from DIS:  
 - Set CCACT to SET_ON_CAPT with no output enable.
 - Configure INPUT (optional).
 - Wait for three timer clock periods as defined in PRECFG before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.

These steps prevent capture events caused by expired signal values in edge-detection circuit.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable channel.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGT</name>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <description>Pipeline Target
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.


If CTL.MODE != QDEC.
Target value for next counter period.
The timer will copy PTGT.VAL to TGT.VAL on the upcoming CNTR zero crossing only if PTGT.VAL has been written. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC
The CNTR value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, CNTR is loaded with zero on IDX.
In this mode the VALUE is not loaded into TGT on zero crossing.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] The pipleline target value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CC</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CC</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CC</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGT</name>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <description>Target

User defined counter target. 
A read or write to this register will clear the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] User defined counter target value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFFFF</resetValue>
        </register>
        <register>
          <name>C0CC</name>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CC</name>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CC</name>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PTGTNC</name>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <description>Pipeline Target No Clear

Use this register to read or write to PTGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] A read or write to this register will not clear the RIS.TGT interrupt.

If CTL.MODE != QDEC.
Target value for next counter period.
The timer copies VAL to TGT.VAL when CNTR.VAL becomes 0. The copy does not happen when restarting the timer.
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

If CTL.MODE = QDEC.
The CNTR.VAL is updated with VAL on IDX. VAL is not loaded into TGT.VAL when CNTR.VAL becomes 0.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC0CCNC</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
An update of VAL will be transferred to C0CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C0CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C0CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC1CCNC</name>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
An update of VAL will be transferred to C1CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C1CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C1CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PC2CCNC</name>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <description>Pipeline Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Pipeline Capture Compare value.

User defined pipeline compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
An update of VAL will be transferred to C2CC.VAL when the next CNTR.VAL is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.

Capture mode: 
When C2CFG.CCACT equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by C2CFG.EDGE.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TGTNC</name>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <description>Target No Clear

Use this register to read or write to TGT without clearing the RIS.ZERO and RIS.TGT interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] User defined counter target value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0xFFFFFF</resetValue>
        </register>
        <register>
          <name>C0CCNC</name>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <description>Channel 0 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C0CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C0CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C0CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C1CCNC</name>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <description>Channel 1 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C1CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C1CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C1CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>C2CCNC</name>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <description>Channel 2 Capture Compare No Clear</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VAL</name>
              <description>[23:0] Capture Compare value.

User defined compare value or channel-updated capture value.

A read or write to this register will not clear the RIS.C2CC interrupt.

Compare mode: 
VAL is compared against CNTR.VAL and an event is generated as specified by C2CFG.CCACT when these are equal. 

Capture mode: 
The current counter value is stored in VAL when a capture event occurs. C2CFG.CCACT determines if VAL is a signal period or a regular capture value.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRFDDBELL</name>
      <baseAddress>0x40080000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>This register identifies the peripheral and its exact version.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODULEID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STDIPMMR</name>
                  <value>1</value>
                  <description>These MMRs begin at offset 64*STDIPOFF from IP base address</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_STDIPMMR</name>
                  <value>0</value>
                  <description>STDIP MMRs do not exist</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INSTNUM</name>
              <description>[11:8] IP Instance Number.  If multiple instances of IP exist in the device, this field can identify the instance number</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major rev of the IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor rev of the IP</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x1411010</resetValue>
        </register>
        <register>
          <name>CLKCTL</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Controls the functional clock gates for the individual sub-modules.

Writing a bit to zero does not necessarily switch off the corresponding clock. It can also be requested internally.
A clock will only be switched off if internal and external requests are removed</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED14</name>
              <description>[31:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>18</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DEM</name>
              <description>[13:13] Enable the clock to the demodulator. The modem will request this clock automatically. This bit is to force the clock to be free running</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MOD</name>
              <description>[12:12] Enable the clock to the modulator. Modem will request this clock automatically, this bit is to force the modulator clock to be free running.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>S2RRAM</name>
              <description>[11:11] Enable the clock to the S2R RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUFRAM</name>
              <description>[10:10] Enable the clock to the BUFRAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSBRAM</name>
              <description>[9:9] Enable the clock to the DSB RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFERAM</name>
              <description>[8:8] Enable the clock to the RFE RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCERAM</name>
              <description>[7:7] Enable the clock to the MCE RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBERAM</name>
              <description>[6:6] Enable the clock to the PBE RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRC</name>
              <description>[5:5] Enable the clock to the Tracer</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>S2R</name>
              <description>[4:4] Enable the clock to Samples2RAM</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFE</name>
              <description>[3:3] Enable the clock to the RFE</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDM</name>
              <description>[2:2] Enable the clock to the Modem</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE</name>
              <description>[1:1] Enable the clock to the PBE</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BRIDGE</name>
              <description>[0:0] Clock enable to AHB bridge. The bridge will request it's own clock, this bit it to override that feature to have a free running clock.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Clock is requested</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Clock not requested</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>DMACFG</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>DMA Configuration</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED3</name>
              <description>[31:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>29</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TRIGSRC</name>
              <description>[2:1] Select DMA trigger source</description>
              <bitWidth>2</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO</name>
                  <value>3</value>
                  <description>The DMA is triggered from the FIFO. See the FIFO configration register for what FIFO event will generate the trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEFW</name>
                  <value>2</value>
                  <description>The DMA is triggered by the MCE FW trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEFW</name>
                  <value>1</value>
                  <description>The DMA is triggered by the MCE FW trigger</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEFW</name>
                  <value>0</value>
                  <description>The DMA is triggered by the PBE FW trigger</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>[0:0] Enables the DMA interface</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <value>1</value>
                  <description>Enable DMA interface. The triggers are able to give activity on the interface</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <value>0</value>
                  <description>Disable DMA interface, no activity on interface</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSTIMOEV</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Systimer Output Event Control Register. Controls routing of internal events to the three systimer output events</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED12</name>
              <description>[31:12] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC2</name>
              <description>[11:8] Select source of systimer output event 2 (capture source)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PBESYSTIM2</name>
                  <value>12</value>
                  <description>PBE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM1</name>
                  <value>11</value>
                  <description>PBE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM0</name>
                  <value>10</value>
                  <description>PBE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW2</name>
                  <value>9</value>
                  <description>MDM HW event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW1</name>
                  <value>8</value>
                  <description>MDM HW event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW0</name>
                  <value>7</value>
                  <description>MDM HW event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM2</name>
                  <value>6</value>
                  <description>MCE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM1</name>
                  <value>5</value>
                  <description>MCE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM0</name>
                  <value>4</value>
                  <description>MCE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM2</name>
                  <value>3</value>
                  <description>RFE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM1</name>
                  <value>2</value>
                  <description>RFE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM0</name>
                  <value>1</value>
                  <description>RFE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled, always 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SRC1</name>
              <description>[7:4] Select source of systimer output event 1 (capture source)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PBESYSTIM2</name>
                  <value>12</value>
                  <description>PBE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM1</name>
                  <value>11</value>
                  <description>PBE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM0</name>
                  <value>10</value>
                  <description>PBE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW2</name>
                  <value>9</value>
                  <description>MDM HW event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW1</name>
                  <value>8</value>
                  <description>MDM HW event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW0</name>
                  <value>7</value>
                  <description>MDM HW event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM2</name>
                  <value>6</value>
                  <description>MCE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM1</name>
                  <value>5</value>
                  <description>MCE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM0</name>
                  <value>4</value>
                  <description>MCE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM2</name>
                  <value>3</value>
                  <description>RFE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM1</name>
                  <value>2</value>
                  <description>RFE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM0</name>
                  <value>1</value>
                  <description>RFE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled, always 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SRC0</name>
              <description>[3:0] Select source of systimer output event 0 (capture source)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PBESYSTIM2</name>
                  <value>12</value>
                  <description>PBE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM1</name>
                  <value>11</value>
                  <description>PBE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBESYSTIM0</name>
                  <value>10</value>
                  <description>PBE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW2</name>
                  <value>9</value>
                  <description>MDM HW event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW1</name>
                  <value>8</value>
                  <description>MDM HW event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MDMHW0</name>
                  <value>7</value>
                  <description>MDM HW event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM2</name>
                  <value>6</value>
                  <description>MCE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM1</name>
                  <value>5</value>
                  <description>MCE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCESYSTIM0</name>
                  <value>4</value>
                  <description>MCE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM2</name>
                  <value>3</value>
                  <description>RFE FW systimer capture event 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM1</name>
                  <value>2</value>
                  <description>RFE FW systimer capture event 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFESYSTIM0</name>
                  <value>1</value>
                  <description>RFE FW systimer capture event 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled, always 0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SYSTDMATRIG</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Manual triggering of systimer capture event or DMA trigger

This comes on top of any HW driven sources configured in SYSTIMOEV</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED4</name>
              <description>[31:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DMA</name>
              <description>[3:3] Trigger a DMA request from the Radio</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>DMA request manually triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTRIG</name>
                  <value>0</value>
                  <description>DMA not manually triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYST2</name>
              <description>[2:2] Trigger a capture event on systimer event 0 from the radio</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>Capture event triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTRIG</name>
                  <value>0</value>
                  <description>Not capture event triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYST1</name>
              <description>[1:1] Trigger a capture event on systimer event 0 from the radio</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>Capture event triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTRIG</name>
                  <value>0</value>
                  <description>Not capture event triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYST0</name>
              <description>[0:0] Trigger a capture event on systimer event 0 from the radio</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TRIG</name>
                  <value>1</value>
                  <description>Capture event triggered</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOTRIG</name>
                  <value>0</value>
                  <description>Not capture event triggered</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>GPOSEL0</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Controls routing of GPO signals from MDM, RFE and PBE to the radio GPO lines</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC3</name>
              <description>[28:24] Select source of radio GPO line 3</description>
              <bitWidth>5</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[23:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC2</name>
              <description>[20:16] Select source of radio GPO line 2</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[15:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC1</name>
              <description>[12:8] Select source of radio GPO line 1</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC0</name>
              <description>[4:0] Select source of radio GPO line 0</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>GPOSEL1</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Controls routing of GPO signals from MDM, RFE and PBE to the radio GPO lines</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC7</name>
              <description>[28:24] Select source of radio GPO line 7</description>
              <bitWidth>5</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[23:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC6</name>
              <description>[20:16] Select source of radio GPO line 6</description>
              <bitWidth>5</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Selevt RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED13</name>
              <description>[15:13] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC5</name>
              <description>[12:8] Select source of radio GPO line 5</description>
              <bitWidth>5</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[7:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SRC4</name>
              <description>[4:0] Select source of radio GPO line 4</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RFCTRC</name>
                  <value>25</value>
                  <description>Select RFCTRC GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO7</name>
                  <value>24</value>
                  <description>Select RFE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO6</name>
                  <value>23</value>
                  <description>Select RFE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO5</name>
                  <value>22</value>
                  <description>Select RFE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO4</name>
                  <value>21</value>
                  <description>Select RFE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO3</name>
                  <value>20</value>
                  <description>Select RFE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO2</name>
                  <value>19</value>
                  <description>Select RFE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO1</name>
                  <value>18</value>
                  <description>Select RFE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RFEGPO0</name>
                  <value>17</value>
                  <description>Select RFE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO7</name>
                  <value>16</value>
                  <description>Select MCE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO6</name>
                  <value>15</value>
                  <description>Select MCE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO5</name>
                  <value>14</value>
                  <description>Select MCE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO4</name>
                  <value>13</value>
                  <description>Select MCE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO3</name>
                  <value>12</value>
                  <description>Select MCE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO2</name>
                  <value>11</value>
                  <description>Select MCE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO1</name>
                  <value>10</value>
                  <description>Select MCE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MCEGPO0</name>
                  <value>9</value>
                  <description>Select MCE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO7</name>
                  <value>8</value>
                  <description>Select PBE GPO line 7</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO6</name>
                  <value>7</value>
                  <description>Select PBE GPO line 6</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO5</name>
                  <value>6</value>
                  <description>Select PBE GPO line 5</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO4</name>
                  <value>5</value>
                  <description>Select PBE GPO line 4</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO3</name>
                  <value>4</value>
                  <description>Select PBE GPO line 3</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO2</name>
                  <value>3</value>
                  <description>Select PBE GPO line 2</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO1</name>
                  <value>2</value>
                  <description>Select PBE GPO line 1</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PBEGPO0</name>
                  <value>1</value>
                  <description>Select PBE GPO line 0</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No output not enabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK0</name>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[9:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS0</name>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS0</name>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET0</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR0</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED7</name>
              <description>[7:7] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK1</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSTIM2</name>
              <description>[30:30] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[29:29] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[28:28] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[27:27] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[26:26] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[25:25] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[24:24] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[23:23] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[22:22] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[21:21] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[20:20] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[19:19] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[18:18] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[17:17] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[16:16] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[15:15] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[14:14] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[13:13] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[12:12] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[11:11] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[10:10] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[9:9] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS1</name>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS0 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS1</name>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This is an AND of the IMASK and RIS registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET1</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR1</name>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSTIM2</name>
              <description>[30:30] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[29:29] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[28:28] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[27:27] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[26:26] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[25:25] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[24:24] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[23:23] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[22:22] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[21:21] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[20:20] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[19:19] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[18:18] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[17:17] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[16:16] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[15:15] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[14:14] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[13:13] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[12:12] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[11:11] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[10:10] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[9:9] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[8:8] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[7:7] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK2</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSTIM2</name>
              <description>[30:30] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[29:29] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[28:28] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[27:27] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[26:26] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[25:25] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[24:24] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[23:23] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[22:22] MDMSOFT2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[21:21] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[20:20] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[19:19] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[18:18] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[17:17] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[16:16] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[15:15] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[14:14] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[13:13] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[12:12] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[11:11] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[10:10] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[9:9] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS2</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. Reflects all pending interrupts, regardless of masking. The RIS0 register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the ICLR register bit even if the corresponding IMASK bit is not enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS2</name>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This is an AND of the IMASK and RIS registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET2</name>
          <addressOffset>0xd0</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SYSTIM2</name>
              <description>[31:31] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[30:30] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[29:29] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[28:28] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[27:27] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[26:26] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[25:25] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[24:24] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[23:23] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[22:22] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[21:21] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[20:20] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[19:19] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[18:18] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[17:17] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[16:16] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[15:15] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[14:14] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[13:13] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[12:12] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[11:11] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[10:10] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[9:9] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[8:8] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE7</name>
              <description>[7:7] PBE7 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR2</name>
          <addressOffset>0xd4</addressOffset>
          <size>32</size>
          <description>Interrupt clear. Write a 1 to clear corresponding Interrupt.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED31</name>
              <description>[31:31] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSTIM2</name>
              <description>[30:30] SYSTIM2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM1</name>
              <description>[29:29] SYSTIM1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTIM0</name>
              <description>[28:28] SYSTIM0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMDONE</name>
              <description>[27:27] MDMDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMIN</name>
              <description>[26:26] MDMIN event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMOUT</name>
              <description>[25:25] MDMOUT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT2</name>
              <description>[24:24] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT1</name>
              <description>[23:23] MDMSOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDMSOFT0</name>
              <description>[22:22] MDMSOFT event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFEDONE</name>
              <description>[21:21] RFEDONE event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT1</name>
              <description>[20:20] RFESOFT1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFESOFT0</name>
              <description>[19:19] RFESOFT0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>[18:18] LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOL</name>
              <description>[17:17] LOSS_OF_LOCK event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXFIFO</name>
              <description>[16:16] TXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>[15:15] RXFIFO event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE15</name>
              <description>[14:14] PBE15 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE14</name>
              <description>[13:13] PBE14 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>13</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE13</name>
              <description>[12:12] PBE13 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE12</name>
              <description>[11:11] PBE12 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE11</name>
              <description>[10:10] PBE11 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE10</name>
              <description>[9:9] PBE10 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE9</name>
              <description>[8:8] PBE9 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE8</name>
              <description>[7:7] PBE8 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>7</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE6</name>
              <description>[6:6] PBE6 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE5</name>
              <description>[5:5] PBE5 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE4</name>
              <description>[4:4] PBE4 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE3</name>
              <description>[3:3] PBE3 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE2</name>
              <description>[2:2] PBE2 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE1</name>
              <description>[1:1] PBE1 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PBE0</name>
              <description>[0:0] PBE0 event</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear Interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRFDTXF</name>
      <baseAddress>0x40081800</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>TXD</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>TX FIFO data. When written the register data is pushed to the TX FIFO. When read, data is popped from the TX FIFO</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] TX FIFO data. When written the register data is pushed to the TX FIFO. When read, data is popped from the TX FIFO. When writing or reading this register the access size will determine how many bytes are pushed to or popped from the FIFO. It is possible to push or pop 1,2 or 4 bytes depending on the access being done.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRFDRXF</name>
      <baseAddress>0x40081C00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>RXD</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>RX FIFO data. When written the register data is pushed to the RX FIFO. When read, data is popped from the RX FIFO</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DATA</name>
              <description>[31:0] RX FIFO data. When written the register data is pushed to the RX FIFO. When read, data is popped from the RX FIFO. When writing or reading this register the access size will determine how many bytes are pushed to or popped from the FIFO. It is possible to push or pop 1,2 or 4 bytes depending on the access being done.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRFD_PBERAM</name>
      <baseAddress>0x40090000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>LRFD_BUFRAM</name>
      <baseAddress>0x40092000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x600</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>LRFD_MCERAM</name>
      <baseAddress>0x40094000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>LRFD_RFERAM</name>
      <baseAddress>0x40096000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>AES</name>
      <baseAddress>0x400C0000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description>The AES-128 crypto peripheral accellerates AES-128 block cipher encryption (ECB). The peripheral does also offer hardware features to accellerate cipher modes implemented in software: 

* CBC-MAC
* CBC
* CTR
* CFB
* OFB
* PCBC

The module provides two data registers that can be input to ECB encryption. These are termed TXT and BUF. TXT is the AES-128 work buffer, and content changes during an ECB encryption. Software cannot update TXT during encryption. BUF is an auxiliary 128-bit buffer with multiple purposes:
* initialization vector(IV) storage
* counter in CTR cipher mode
* hold next value of TXT

Software can update BUF during an ECB enryption. This allows software to write next TXT during an encryption an hence save ECB idle times.</description>
      <registers>
        <register>
          <name>DESC</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Description Register. This register provides IP module ID, revision information, instance index and standard MMR registers offset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>MODID</name>
              <description>[31:16] Module identifier used to uniquely identify this IP</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STDIPOFF</name>
              <description>[15:12] Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.

0: Standard IP MMRs do not exist

0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>INSTIDX</name>
              <description>[11:8] IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJREV</name>
              <description>[7:4] Major revision of IP (0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>MINREV</name>
              <description>[3:0] Minor Revision of IP(0-15).</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x6B424010</resetValue>
        </register>
        <register>
          <name>TRG</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Trigger

Use this register to manually trigger operations.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DMACHA</name>
              <description>[3:3] Write 1 to this field to manually trigger channel A request.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>DMACHB</name>
              <description>[2:2] Write 1 to this field to manually trigger channel B request.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ECBOP</name>
              <description>[1:0] Electronic Codebook (ECB) Operation

Write an enumerated value to this field when STA.STATE = IDLE to manually trigger an ECB encryption. If condition is not met, the trigger is ignored. Non-enumerated values are ignored. 
Enumerated value indicates source of ECB operation</description>
              <bitWidth>2</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXTXBUF</name>
                  <value>3</value>
                  <description>TXT = ECB(KEY, TXT XOR BUF)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF</name>
                  <value>2</value>
                  <description>TXT = ECB(KEY,BUF)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXT</name>
                  <value>1</value>
                  <description>TXT = ECB(KEY,TXT)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ABORT</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Abort

Use this register to abort current ECB encryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ECB</name>
              <description>[0:0] Electronic Codebook

Write 1 to this field to abort an ongoing ECB encryption. An abort will clear TXT, BUF, DMA, AUTOCFG registers</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CLR</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Clear

Use this register to clear contents of TXT and BUF when STA.STATE = IDLE. If condition is not met, the contents remain unchanged.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>TXT</name>
              <description>[1:1] Write 1 to this field to clear TXT.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>BUF</name>
              <description>[0:0] Write 1 to this field to clear BUF.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>STA</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Status

This register provides information on ECB accellerator state and BUF status.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>BUFSTA</name>
              <description>[1:1] BUF Status 

Field gives the status of BUF, indicating EMPTY or FULL, when AUTOCFG.TRGECB = WRBUF3. 
If AUTOCFG.TRGECB != WRBUF3, then STA.BUFSTA will hold the value 0.
Note : Useful for CBC-MAC</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <value>1</value>
                  <description>Data stored in BUF is not yet consumed by the AES engine. Next block of data cannot be written into BUF until STA.STATE = IDLE.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <value>0</value>
                  <description>Data stored in BUF is already consumed by the AES engine and next block of data can be written in BUF</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STATE</name>
              <description>[0:0] State

Field gives the state of the ECB encryption engine.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BUSY</name>
                  <value>1</value>
                  <description>ECB encryption active.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IDLE</name>
                  <value>0</value>
                  <description>ECB is IDLE.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMA</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Direct Memory Access

This register controls the conditions that will generate burst requests on each DMA channel.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED19</name>
              <description>[31:20] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DONEACT</name>
              <description>[19:16] Done Action

This field determines the side effects of DMA done. It is allowed to configure this field with an OR-combination of supported enums, with the exception that GATE_TRGECB_ON_CHA and GATE_TRGECB_ON_CHA_DEL shall be mutually exclusive</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR_TXT_ON_CHB</name>
                  <value>8</value>
                  <description>DMA channel B done event clears TXT0 thru TXT3 if STA.STATE = IDLE. Event is ignored if condition is not met.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR_TXT_ON_CHA</name>
                  <value>4</value>
                  <description>DMA channel A done event clears TXT0 thru TXT3 if STA.STATE = IDLE. Event is ignored if condition is not met.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GATE_TRGECB_ON_CHA_DEL</name>
                  <value>2</value>
                  <description>Due to the pipelining of BUF writes, in certain modes, DMA CHA Done appears before the last but one ECB has completed. Setting this bit, will gate the triggers defined in AUTOCFG.TRGECB  only after the last write by CHA is consumed by AES FSM. Used in ECB,CBC,CBC-MAC modes (having multiple blocks encryption) to avoid spurious ECB triggered on last read by CHB. For single mode encryption, DMA.GATE_TRGECB_ON_CHA should be used.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GATE_TRGECB_ON_CHA</name>
                  <value>1</value>
                  <description>Triggers defined in AUTOCFG.TRGECB are gated when RIS.CHADONE  = SET.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DMA done has no side effect.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED14</name>
              <description>[15:14] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADRCHB</name>
              <description>[13:12] Channel B Read Write Address

The DMA accesses DMACHB to read or write contents of TXT and BUF as a response to a burst request. This field specifes the start address of the first DMA transfer that follows the burst request. The internal address gets incremented automatically for subsequent accesses. The DMA shall transfer 8-bit, 16-bit, or 32-bit words, and shall always complete a 16-byte transfer before re-arbitration.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXTXBUF0</name>
                  <value>3</value>
                  <description>Start address is TXTXBUF0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF0</name>
                  <value>2</value>
                  <description>Start address is BUF0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXTX0</name>
                  <value>1</value>
                  <description>Start address is TXTX0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXT0</name>
                  <value>0</value>
                  <description>Start address is TXT0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[11:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRGCHB</name>
              <description>[10:8] Channel B Trigger

Select the condition that triggers DMA channel B request. Non-enumerated values are not supported and ignored.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RDTXT3</name>
                  <value>4</value>
                  <description>Reads of TXT3, or TXTXBUF3 trigger request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRTXT3</name>
                  <value>3</value>
                  <description>Writes to TXT3, TXTX3, or TXTXBUF3 trigger request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ECBDONE</name>
                  <value>2</value>
                  <description>Completion of ECB encryption triggers request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ECBSTART</name>
                  <value>1</value>
                  <description>Start of ECB encryption triggers request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DMA requests are disabled.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ADRCHA</name>
              <description>[5:4] Channel A Read Write Address

The DMA accesses DMACHA to read or write contents of TXT and BUF as a response to a burst request. This field specifes the start address of the first DMA transfer that follows the burst request. The internal address gets incremented automatically for subsequent accesses. The DMA shall transfer 8-bit, 16-bit, or 32-bit words, and shall always complete a 16-byte transfer before re-arbitration.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXTXBUF0</name>
                  <value>3</value>
                  <description>Start address is TXTXBUF0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF0</name>
                  <value>2</value>
                  <description>Start address is BUF0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXTX0</name>
                  <value>1</value>
                  <description>Start address is TXTX0.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXT0</name>
                  <value>0</value>
                  <description>Start address is TXT0.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRGCHA</name>
              <description>[2:0] Channel A Trigger

Select the condition that triggers DMA channel A request. Non-enumerated values are not supported and ignored.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RDTXT3</name>
                  <value>4</value>
                  <description>Reads of TXT3 or TXTXBUF3 trigger request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRTXT3</name>
                  <value>3</value>
                  <description>Writes to TXT3 or TXTX3 trigger request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ECBDONE</name>
                  <value>2</value>
                  <description>Completion of ECB encryption triggers request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ECBSTART</name>
                  <value>1</value>
                  <description>Start of ECB encryption triggers request.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>DMA requests are disabled.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACHA</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>DMA Channel A data transfer

DMA accesses this register to read or write contents from sequential addresses specifed by DMA.ADRCHA.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value transferred through DMA Channel A</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DMACHB</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>DMA Channel B data transfer

DMA accesses this register to read or write contents from sequential addresses specifed by DMA.ADRCHB.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value transferred through DMA Channel B</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AUTOCFG</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Automatic Configuration

This register configures automatic hardware updates to TXT and BUF. Configure this register to reduce software overhead during cipher modes.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED29</name>
              <description>[31:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CHBDONECLR</name>
              <description>[28:28] This field enable auto-clear of RIS.CHBDONE interrupt on read/write of TXT3/BUF3/TXTX3/TXTXBUF3 .</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable auto-clear of  RIS.CHBDONE interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable auto-clear of  RIS.CHBDONE interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONECLR</name>
              <description>[27:27] This field enables auto-clear of RIS.CHADONE interrupt on read/write of TXT3/BUF3/TXTX3/TXTXBUF3 .</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable auto-clear of  RIS.CHADONE interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable auto-clear of  RIS.CHADONE interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTARTCLR</name>
              <description>[26:26] This field enables auto-clear of RIS.ECBSTART interrupt on read/write of TXT3/BUF3/TXTX3/TXTXBUF3 .</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable auto-clear of  RIS.ECBSTART interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable auto-clear of  RIS.ECBSTART interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONECLR</name>
              <description>[25:25] This field enables auto-clear of RIS.ECBDONE interrupt on read/write of TXT3/BUF3/TXTX3/TXTXBUF3 .</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable auto-clear of  RIS.ECBDONE interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable auto-clear of RIS.ECBDONE interrupt</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSHALT</name>
              <description>[24:24] Bus Halt

This field decides if bus halts on access to KEY, TXT, BUF, TXTX and TXTXBUF when STA.STATE = BUSY.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable bus halt

When STA.STATE = BUSY, access to KEY, TXT, TXTX, TXTXBUF halt the bus until STA.STATE = IDLE.
When STA.STATE = BUSY and if either STA.BUFSTA = FULL or AUTOCFG.CTRSIZE != DISABLE, access to BUF halts the bus until STA.STATE = IDLE.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable bus halt

When STA.STATE = BUSY, writes to KEY, TXT, TXTX are ignored, reads from  TXT, TXTXBUF return zero.
When STA.STATE = BUSY and if either STA.BUFSTA = FULL or AUTOCFG.CTRSIZE != DISABLE, writes to BUF are ignored, reads return zero.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED22</name>
              <description>[23:22] Reserved for future use. Any writes to this field are ignored</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CTRSIZE</name>
              <description>[21:19] Counter Size

Configures  size of counter as either 8,16,32,64 or 128
Non-enumerated values are not supported and ignored</description>
              <bitWidth>3</bitWidth>
              <bitOffset>19</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CTR128</name>
                  <value>5</value>
                  <description>Configures counter size as 128 bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CTR64</name>
                  <value>4</value>
                  <description>Configures counter size as 64 bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CTR32</name>
                  <value>3</value>
                  <description>Configures counter size as 32 bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CTR16</name>
                  <value>2</value>
                  <description>Configures counter size as 16 bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CTR8</name>
                  <value>1</value>
                  <description>Configures counter size as 8 bit</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable CTR operation</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTRALIGN</name>
              <description>[18:18] Counter Alignment

Specifies alignment of counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RIGHTALIGN</name>
                  <value>1</value>
                  <description>Indicates right aligned counter
Not applicable when counter size is 128bit
For 128 bit counter, all octets will be considered

If right aligned, octet 8-15 will be considered based on endianness and counter size</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEFTALIGN</name>
                  <value>0</value>
                  <description>Indicates Left Aligned Counter
Not applicable for 128 bit counter size. 
For 128 bit counter, all octets will be considered

When left aligned,,octet 0-7 will be considered , based on counter size and endianness</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTRENDIAN</name>
              <description>[17:17] Counter Endianness

Specifies Endianness of counter</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIGENDIAN</name>
                  <value>1</value>
                  <description>Specifies Big Endian Counter
Carry will flow from octet 'n' to octet 'n-1'</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LITTLEENDIAN</name>
                  <value>0</value>
                  <description>Specifies Little Endian Counter.
Carry will flow from octet 'n' to octet 'n+1'</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[16:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>TRGTXT</name>
              <description>[9:8] Trigger for TXT

This field determines if and when hardware automatically XORs BUF into TXT. Non-enumerated values are not supported and ignored. It is allowed to configure this field with an OR-combination of supported enums.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RDTXTXBUF3</name>
                  <value>2</value>
                  <description>Hardware XORs content of BUF into TXT upon read of TXTXBUF3.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDTXT3</name>
                  <value>1</value>
                  <description>Hardware XORs content of BUF into TXT upon read of TXT3.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No hardware update of TXT</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED6</name>
              <description>[7:6] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ECBSRC</name>
              <description>[5:4] Electronic Codebook Source

This field specifies the data source to hardware-triggered ECB encryptions. Non-enumerated values are not supported and ignored.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXTXBUF</name>
                  <value>3</value>
                  <description>TXT = ECB(KEY, TXT XOR BUF)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUF</name>
                  <value>2</value>
                  <description>TXT = ECB(KEY,BUF)</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXT</name>
                  <value>1</value>
                  <description>TXT = ECB(KEY,TXT)</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRGECB</name>
              <description>[3:0] Trigger Electronic Codebook

This field specifies one or more actions that indirectly trigger ECB operation 
It is allowed to configure this field with an OR-combination of supported enums.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WRBUF3S</name>
                  <value>8</value>
                  <description>Write to BUF3 shall schedule to trigger single action once STA.STATE is or becomes IDLE. Subsequent writes do not trigger any action unless this setting is written again to this field.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRBUF3</name>
                  <value>4</value>
                  <description>All writes to BUF3 shall be scheduled to trigger action once STA.STATE is or becomes IDLE, only when AUTOCFG.CTRSIZE = DIS.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RDTXT3</name>
                  <value>2</value>
                  <description>All reads of TXT3 or TXTXBUF3 trigger action, only when STA.STATE = IDLE.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRTXT3</name>
                  <value>1</value>
                  <description>All writes to TXT3 or TXTX3 trigger action, only when STA.STATE = IDLE.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>No user action indirectly triggers ECB.</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>KEY0</name>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <description>Key Word 0

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions unless required by the application.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of KEY[31:0].</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>KEY1</name>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <description>Key Word 1

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions unless required by the application.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of KEY[63:32]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>KEY2</name>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <description>Key Word 2

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions unless required by the application.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of KEY[95:64]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>KEY3</name>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <description>Key Word 3

Write KEY0 through KEY3 to populate the 128-bit key. The key is not consumed by the hardware. It is hence not required to reload the key for subsequent block encryptions unless required by the application.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of KEY[127:96]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXT0</name>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <description>Text Word 0

TXT is the 128-bit buffer, the AES-128 encryption algorithm performs its operations on.  ECB input can be written to TXT, and ciphertext can be read from TXT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of TXT[31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXT1</name>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <description>Text Word 1

TXT is the 128-bit buffer, the AES-128 encryption algorithm performs its operations on. ECB input can be written to TXT, and ciphertext can be read from TXT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of TXT[63:32]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXT2</name>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <description>Text Word 2

TXT is the 128-bit buffer, the AES-128 encryption algorithm performs its operations on. ECB input can be written to TXT, and ciphertext can be read from TXT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of TXT[95:64]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXT3</name>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <description>Text Word 3

TXT is the 128-bit buffer, the AES-128 encryption algorithm performs its operations on. ECB input can be written to TXT, and ciphertext can be read from TXT.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of TXT[127:96]

AUTOCFG.TRGECB decides if a write to or a read of this field triggers an encryption.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTX0</name>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <description>Text Word 0 XOR

Write data to this register to XOR data with contents in TXT0.VAL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value in TXT0 will be TXT0.VAL = VAL XOR TXT0.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTX1</name>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <description>Text Word 1 XOR

Write data to this register to XOR data with contents in TXT1.VAL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value in TXT1 will be TXT1.VAL = VAL XOR TXT1.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTX2</name>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <description>Text Word 2 XOR

Write data to this register to XOR data with contents in TXT2.VAL.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value in TXT2 will be TXT2.VAL = VAL XOR TXT2.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTX3</name>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <description>Text Word 3 XOR

Write data to this register to XOR data with contents in TXT3.VAL. 
AUTOCFG.TRGECB decides if a write to or a read of this field triggers an encryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value in TXT3 will be TXT3.VAL = VAL XOR TXT3.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BUF0</name>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <description>Buffer Word 0

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of BUF[31:0]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BUF1</name>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <description>Buffer Word 1

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of BUF[63:32]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BUF2</name>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <description>Buffer Word 2

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of BUF[95:64]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BUF3</name>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <description>Buffer Word 3

BUF is a 128-bit auxiliary register that functions as a buffer, counter, or storage of operations in cipher modes.
AUTOCFG.TRGECB decides if a write to this field triggers an encryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value of BUF[127:96]</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTXBUF0</name>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <description>Text Word 0 XOR Buffer Word 0

Read this register to obtain plaintext during CFB decryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value read will be  TXT0.VAL XOR BUF0.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTXBUF1</name>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <description>Text Word 1 XOR Buffer Word 1

Read this register to obtain plaintext during CFB decryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value read will be  TXT1.VAL XOR BUF1.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTXBUF2</name>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <description>Text Word 2 XOR Buffer Word 2

Read this register to obtain plaintext during CFB decryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value read will be TXT2.VAL XOR BUF2.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>TXTXBUF3</name>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <description>Text Word 3 XOR Buffer Word3

Read this register to obtain plaintext during CFB decryption.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <description>[31:0] Value read will be  TXT3.VAL XOR BUF3.VAL</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMASK</name>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <description>Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS to MIS when the corresponding bit-fields are set to 1.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] DMA Channel B Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] DMA Channel A Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] ECB Start interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] ECB Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EN</name>
                  <value>1</value>
                  <description>Enable interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DIS</name>
                  <value>0</value>
                  <description>Disable interrupt mask</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RIS</name>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <description>Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Raw interrupt status for DMA Channel B Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Raw interrupt status for DMA Channel A Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Raw interrupt status for ECB Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Raw interrupt status for ECB Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MIS</name>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <description>Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Masked interrupt status for DMA Channel B Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Masked interrupt status for DMA Channel A Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Masked interrupt status for ECB Start</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Masked interrupt status for ECB Done</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Interrupt occurred</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>0</value>
                  <description>Interrupt did not occur</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISET</name>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <description>Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Set DMA Channel B Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Set DMA Channel A Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Set ECB Start interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Set ECB Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICLR</name>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <description>Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Clear DMA Channel B Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Clear DMA Channel A Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Clear ECB Start interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Clear ECB Done interrupt</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMSET</name>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <description>Interrupt mask set register. Writing a 1 to a bit in this register will set the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Set DMA Channel B Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Set DMA Channel A Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Set ECB Start interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Set ECB Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SET</name>
                  <value>1</value>
                  <description>Set interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IMCLR</name>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <description>Interrupt mask clear register. Writing a 1 to a bit in this register will clear the corresponding IMASK bit.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED2</name>
              <description>[31:4] Reads to this field return zero, writes to this field are ignored.</description>
              <bitWidth>28</bitWidth>
              <bitOffset>4</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>CHBDONE</name>
              <description>[3:3] Clear DMA Channel B Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHADONE</name>
              <description>[2:2] Clear DMA Channel A Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBSTART</name>
              <description>[1:1] Clear ECB Start interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECBDONE</name>
              <description>[0:0] Clear ECB Done interrupt mask</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLR</name>
                  <value>1</value>
                  <description>Clear interrupt mask</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOEFF</name>
                  <value>0</value>
                  <description>Writing 0 has no effect</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FCFG</name>
      <baseAddress>0x4E000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>CCFG</name>
      <baseAddress>0x4E020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x800</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
    </peripheral>
    <peripheral>
      <name>BPU</name>
      <baseAddress>0xE0002000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>BP_CTRL</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Use the Breakpoint Control Register to enable the Breakpoint block</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>NUM_CODE</name>
              <description>[7:4] Number of comparators.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[3:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>KEY</name>
              <description>[1:1] Key field. To write to the Breakpoint Control Register, you must write a 1 to this write-only bit. This bit reads as zero.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Breakpoint unit enable bit. DBGRESETn clears the ENABLE bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_EN</name>
                  <value>1</value>
                  <description>Breakpoint unit enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_DIS</name>
                  <value>0</value>
                  <description>Breakpoint unit disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x40</resetValue>
        </register>
        <register>
          <name>BP_COMP0</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BP_MATCH</name>
              <description>[31:30] This selects what happens when the COMP address is matched</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_BOTH</name>
                  <value>3</value>
                  <description>set breakpoint on both lower and upper halfwords</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_HI</name>
                  <value>2</value>
                  <description>set breakpoint on upper halfword, lower is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_LOW</name>
                  <value>1</value>
                  <description>set breakpoint on lower halfword, upper is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_NONE</name>
                  <value>0</value>
                  <description>no breakpoint generated</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED29</name>
              <description>[29:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COMP</name>
              <description>[28:2] Comparison address, UNKNOWN on reset.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[1:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Compare enable for Breakpoint Comparator Register 0. The ENABLE bit of BP_CTRL must also be set to enable comparisons. DBGRESETn clears the ENABLE bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_DIS</name>
                  <value>1</value>
                  <description>Breakpoint Comparator Register 0 compare enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_EN</name>
                  <value>0</value>
                  <description>Breakpoint Comparator Register 0 compare disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BP_COMP1</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BP_MATCH</name>
              <description>[31:30] This selects what happens when the COMP address is matched</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_BOTH</name>
                  <value>3</value>
                  <description>Set breakpoint on both lower and upper halfwords</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_HI</name>
                  <value>2</value>
                  <description>Set breakpoint on upper halfword, lower is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_LOW</name>
                  <value>1</value>
                  <description>Set breakpoint on lower halfword, upper is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_NONE</name>
                  <value>0</value>
                  <description>No breakpoint generated</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED29</name>
              <description>[29:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COMP</name>
              <description>[28:2] Comparison address. Although it is architecturally Unpredictable whether breakpoint matches on the address of the second halfword of a 32-bit instruction to generates a debug event, in this processor it is predictable and a debug event is generated.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[1:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Comparison address, UNKNOWN on reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_DIS</name>
                  <value>1</value>
                  <description>Breakpoint Comparator Register 1 compare enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_EN</name>
                  <value>0</value>
                  <description>Breakpoint Comparator Register 1 compare disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BP_COMP2</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Use the Breakpoint Comparator Registers to store the values to compare with the PC address.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BP_MATCH</name>
              <description>[31:30] This selects what happens when the COMP address is matched</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_BOTH</name>
                  <value>3</value>
                  <description>Set breakpoint on both lower and upper halfwords</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_HI</name>
                  <value>2</value>
                  <description>Set breakpoint on upper halfword, lower is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_LOW</name>
                  <value>1</value>
                  <description>Set breakpoint on lower halfword, upper is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_NONE</name>
                  <value>0</value>
                  <description>No breakpoint matching</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED29</name>
              <description>[29:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COMP</name>
              <description>[28:2] Comparison address, UNKNOWN on reset.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[1:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Compare enable for Breakpoint Comparator Register 2. The ENABLE bit of BP_CTRL must also be set to enable comparisons. DBGRESETn clears the ENABLE bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_DIS</name>
                  <value>1</value>
                  <description>Breakpoint Comparator Register 2 compare enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_EN</name>
                  <value>0</value>
                  <description>Breakpoint Comparator Register 2 compare disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>BP_COMP3</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Use the Breakpoint Comparator Registers to store the values to compare with the instruction address.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>BP_MATCH</name>
              <description>[31:30] This selects what happens when the COMP address is matched</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_BOTH</name>
                  <value>3</value>
                  <description>Set breakpoint on both lower and upper halfwords</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_HI</name>
                  <value>2</value>
                  <description>Set breakpoint on upper halfword, lower is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_LOW</name>
                  <value>1</value>
                  <description>Set breakpoint on lower halfword, upper is unaffected</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_NONE</name>
                  <value>0</value>
                  <description>No breakpoint generated</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED29</name>
              <description>[29:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COMP</name>
              <description>[28:2] Comparison address, UNKNOWN on reset.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[1:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Compare enable for Breakpoint Comparator Register 3. The ENABLE bit of BP_CTRL must also be set to enable comparisons. DBGRESETn clears the ENABLE bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BKPT_COMP_DIS</name>
                  <value>1</value>
                  <description>Breakpoint Comparator Register 3 compare enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BKPT_COMP_EN</name>
                  <value>0</value>
                  <description>Breakpoint Comparator Register 3 compare disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR4</name>
          <addressOffset>0xfd0</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SIZE</name>
              <description>[7:4] This is a 4-bit value that indicates the total contiguous size of the memory window used by this component in powers of 2 from the standard 4KB. If a component only requires the standard 4KB then this should read as 0x0, 4KB only, for 8KB set to 0x1, 16KB == 0x2, 32KB == 0x3, and so on.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_2</name>
              <description>[3:0] Number of JEDEC continuation codes. Indicates the designer of the component (along with the identity code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>PIDR5</name>
          <addressOffset>0xfd4</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR6</name>
          <addressOffset>0xfd8</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR7</name>
          <addressOffset>0xfdc</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR0</name>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_0</name>
              <description>[7:0] Bits [7:0] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB</resetValue>
        </register>
        <register>
          <name>PIDR1</name>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_0</name>
              <description>[7:4] Bits [3:0] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_1</name>
              <description>[3:0] Bits [11:8] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB0</resetValue>
        </register>
        <register>
          <name>PIDR2</name>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVISION</name>
              <description>[7:4] The Revision field is an incremental value starting at 0x0 for the first design of this component. This only increases by 1 for both major and minor revisions and is simply used as a look-up to establish the exact major/minor revision.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>JEDEC</name>
              <description>[3:3] Always set. Indicates that a JEDEC assigned value is used</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_1</name>
              <description>[2:0] Bits [6:4] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB</resetValue>
        </register>
        <register>
          <name>PIDR3</name>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVAND</name>
              <description>[7:4] This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is zero. It is recommended that component designers ensure this field can be changed by a metal fix if required, for example by driving it from registers that reset to zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CMOD</name>
              <description>[3:0] Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CIDR0</name>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_0</name>
              <description>[7:0] Contains bits [7:0] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD</resetValue>
        </register>
        <register>
          <name>CIDR1</name>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present. This register also indicates the component class.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CLASS</name>
              <description>[7:4] Class of the component. E.g. ROM table, CoreSight component etc. Constitutes bits [15:12] of the component identification.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_1</name>
              <description>[3:0] Contains bits [11:8] of the component identification</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xE0</resetValue>
        </register>
        <register>
          <name>CIDR2</name>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_2</name>
              <description>[7:0] Contains bits [23:16] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x5</resetValue>
        </register>
        <register>
          <name>CIDR3</name>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_3</name>
              <description>[7:0] Contains bits [31:24] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB1</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>NVIC</name>
      <baseAddress>0xE000E000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>ISER</name>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SETENA</name>
              <description>[31:0] Writing 0 to a SETENA bit has no effect, writing 1 to a bit enables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the SETENA fields.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICER</name>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>[31:0] Writing 0 to a CLRENA bit has no effect, writing 1 to a bit disables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the CLRENA field.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ISPR</name>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Set-Pending Register to force interrupts into the pending state and determine which interrupts are currently pending</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>[31:0] Interrupt set-pending bits for a: Write: 1 = pend interrupt 0 = no effect; Read: 1 = interrupt is pending 0 = interrupt is not pending.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>ICPR</name>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>[31:0] Interrupt clear-pending bits: Write: 1 = clear interrupt pending bit, 0 = no effect; Read: 1 = interrupt is pending 0 = interrupt is not pending.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR0</name>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_3</name>
              <description>[31:30] Priority of interrupt 3</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_2</name>
              <description>[23:22] Priority of interrupt 2</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_1</name>
              <description>[15:14] Priority of interrupt 1</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_0</name>
              <description>[7:6] Priority of interrupt 0</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR1</name>
          <addressOffset>0x404</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_7</name>
              <description>[31:30] Priority of interrupt 7</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_6</name>
              <description>[23:22] Priority of interrupt 6</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_5</name>
              <description>[15:14] Priority of interrupt 5</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_4</name>
              <description>[7:6] Priority of interrupt 4</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR2</name>
          <addressOffset>0x408</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_11</name>
              <description>[31:30] Priority of interrupt 11</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_10</name>
              <description>[23:22] Priority of interrupt 10</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_9</name>
              <description>[15:14] Priority of interrupt 9</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_8</name>
              <description>[7:6] Priority of interrupt 8</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR3</name>
          <addressOffset>0x40c</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_15</name>
              <description>[31:30] Priority of interrupt 15</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_14</name>
              <description>[23:22] Priority of interrupt 14</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_13</name>
              <description>[15:14] Priority of interrupt 13</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_12</name>
              <description>[7:6] Priority of interrupt 12</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR4</name>
          <addressOffset>0x410</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_19</name>
              <description>[31:30] Priority of interrupt 19</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_18</name>
              <description>[23:22] Priority of interrupt 18</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_17</name>
              <description>[15:14] Priority of interrupt 17</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_16</name>
              <description>[7:6] Priority of interrupt 16</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR5</name>
          <addressOffset>0x414</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_23</name>
              <description>[31:30] Priority of interrupt 23</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_22</name>
              <description>[23:22] Priority of interrupt 22</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_21</name>
              <description>[15:14] Priority of interrupt 21</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_20</name>
              <description>[7:6] Priority of interrupt 20</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR6</name>
          <addressOffset>0x418</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_27</name>
              <description>[31:30] Priority of interrupt 27</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_26</name>
              <description>[23:22] Priority of interrupt 26</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_25</name>
              <description>[15:14] Priority of interrupt 25</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_24</name>
              <description>[7:6] Priority of interrupt 24</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>IPR7</name>
          <addressOffset>0x41c</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IP_31</name>
              <description>[31:30] Priority of interrupt 31</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_30</name>
              <description>[23:22] Priority of interrupt 30</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED16</name>
              <description>[21:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_29</name>
              <description>[15:14] Priority of interrupt 29</description>
              <bitWidth>2</bitWidth>
              <bitOffset>14</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED8</name>
              <description>[13:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>IP_28</name>
              <description>[7:6] Priority of interrupt 28</description>
              <bitWidth>2</bitWidth>
              <bitOffset>6</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[5:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYSTICK</name>
      <baseAddress>0xE000E010</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>CSR</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Use the SysTick Control and Status Register to enable the SysTick features.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>COUNTFLAG</name>
              <description>[16:16] Returns 1 if timer counted to 0 since last time this was read. Clears on read by application or debugger.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[15:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>13</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CLKSOURCE</name>
              <description>[2:2] SysTick clock source. Always reads as one if STCALIB reports NOREF.
0x0:Systick driven by external reference clock.
0x1:Systick driven by processor clock, hclk.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TICKINT</name>
              <description>[1:1] 0x0:Counting down to zero does not pend the systick handler. software can use countflag to determine if the systick handler has ever counted to zero.
0x1:Counting down to zero pends the systick handler.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>ENABLE</name>
              <description>[0:0] Enable SysTick counter
0x0:Counter disabled
0x1:Counter operates in a multi-shot way. that is, counter loads with the reload value and then begins counting down. on reaching 0, it sets the countflag to 1 and optionally pends the systick handler, based on tickint. it then loads the reload value again, and begins counting.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>RVR</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RELOAD</name>
              <description>[23:0] Value to load into the SysTick Current Value Register when the counter reaches 0.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CVR</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED24</name>
              <description>[31:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CURRENT</name>
              <description>[23:0] Reads return the current value of the SysTick counter. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CALIB</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>NOREF</name>
              <description>[31:31] If reads as 1, the Reference clock is not provided - the CLKSOURCE bit of the SysTick Control and Status register will be forced to 1 and cannot be cleared to 0.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SKEW</name>
              <description>[30:30] If reads as 1, the calibration value for 10ms is inexact (due to clock frequency).</description>
              <bitWidth>1</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>TENMS</name>
              <description>[23:0] An optional Reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as 0, the calibration value is not known.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCB</name>
      <baseAddress>0xE000ED00</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>CPUID</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>IMPLEMENTER</name>
              <description>[31:24] Implementor code: 0x41 = ARM</description>
              <bitWidth>8</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VARIANT</name>
              <description>[23:20] Implementation defined variant number: 0x0 (for r0)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>20</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CONSTANT</name>
              <description>[19:16] Reads as 0xC</description>
              <bitWidth>4</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PARTNO</name>
              <description>[15:4] Number of processor within family: 0xC20</description>
              <bitWidth>12</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVISION</name>
              <description>[3:0] Implementation defined revision number: 0x1 = processor p1 revision.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x410CC601</resetValue>
        </register>
        <register>
          <name>ICSR</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>NMIPENDSET</name>
              <description>[31:31] Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. Reads back with current state (1 if Pending, 0 if not).
0x0:No effect
0x1:Set pending nmi</description>
              <bitWidth>1</bitWidth>
              <bitOffset>31</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED29</name>
              <description>[30:29] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>2</bitWidth>
              <bitOffset>29</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PENDSVSET</name>
              <description>[28:28] Set pending PendSV bit. On reads this bit returns the pending state of PendSV
0x0:No effect
0x1:Set pending pendsv</description>
              <bitWidth>1</bitWidth>
              <bitOffset>28</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>PENDSVCLR</name>
              <description>[27:27] Clear pending PendSV bit
0x0:No effect
0x1:Clear pending pendsv</description>
              <bitWidth>1</bitWidth>
              <bitOffset>27</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>PENDSTSET</name>
              <description>[26:26] Set a pending SysTick bit. On reads this bit returns the pending state of SysTick.
0x0:No effect
0x1:Set pending systick</description>
              <bitWidth>1</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>PENDSTCLR</name>
              <description>[25:25] Clear pending SysTick bit
0x0:No effect
0x1:Clear pending systick</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[24:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ISRPREEMPT</name>
              <description>[23:23] The system can only access this bit when the core is halted. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced.
0x0:A pending exception is not serviced.
0x1:A pending exception is serviced on exit from the debug halt state</description>
              <bitWidth>1</bitWidth>
              <bitOffset>23</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>ISRPENDING</name>
              <description>[22:22] External interrupt pending flag
0x0:Interrupt not pending
0x1:Interrupt pending</description>
              <bitWidth>1</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED21</name>
              <description>[21:21] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>21</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VECTPENDING</name>
              <description>[20:12] Indicates the exception number for the highest priority pending exception: 0 = no pending exceptions. Non zero = The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED9</name>
              <description>[11:9] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VECTACTIVE</name>
              <description>[8:0] Active exception number field. Reset clears the VECTACTIVE field.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>VTOR</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>The VTOR holds the vector table offset address.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>TBLOFF</name>
              <description>[31:8] Bits [31:8] of the indicate the vector table offset address.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[7:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>AIRCR</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>VECTKEY</name>
              <description>[31:16] Register key. To write to other parts of this register, you must ensure 0x5FA is written into the VECTKEY field.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>ENDIANESS</name>
              <description>[15:15] Data endianness bit. The read value depends on the endian configuration implemented
0x0:Little endian
0x1:Be-8 big-endian</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[14:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSRESETREQ</name>
              <description>[2:2] Writing 1 to this bit causes the SYSRESETREQ signal to the outer system to be asserted to request a reset. The intention is to force a large system reset of all major components except for debug. The C_HALT bit in the DHCSR is cleared as a result of the system reset requested. The debugger does not lose contact with the device.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>VECTCLRACTIVE</name>
              <description>[1:1] Clears all active state information for fixed and configurable exceptions. This bit: is self-clearing, can only be set by the DAP when the core is halted.  When set: clears all active exception status of the processor, forces a return to Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFA058000</resetValue>
        </register>
        <register>
          <name>SCR</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SEVONPEND</name>
              <description>[4:4] When enabled, this causes WFE to wake up when an interrupt moves from inactive to pended. Otherwise, WFE only wakes up from an event signal, external and SEV instruction generated. The event input, RXEV, is registered even when not waiting for an event, and so effects the next WFE.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED3</name>
              <description>[3:3] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SLEEPDEEP</name>
              <description>[2:2] Sleep deep bit.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DSLP_EN</name>
                  <value>1</value>
                  <description>indicates to the system that Cortex-M0 clock can be stopped. Setting this bit causes the SLEEPDEEP port to be asserted when the processor can be stopped.</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSLP_DIS</name>
                  <value>0</value>
                  <description>not OK to turn off system clock</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLEEPONEXIT</name>
              <description>[1:1] Sleep on exit when returning from Handler mode to Thread mode. Enables interrupt driven applications to avoid returning to empty main application.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SLP_EN</name>
                  <value>1</value>
                  <description>Sleep on return to thread mode</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SLP_DIS</name>
                  <value>0</value>
                  <description>Do not sleep when returning to thread mode</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[0:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CCR</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED10</name>
              <description>[31:10] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>STKALIGN</name>
              <description>[9:9] Always set to 1. On exception entry, all exceptions are entered with 8-byte stack alignment and the context to restore it is saved. The SP is restored on the associated exception return.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>9</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[8:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>5</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>UNALIGN_TRP</name>
              <description>[3:3] Indicates that all unaligned accesses results in a Hard Fault. Trap for unaligned access is fixed at 1.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[2:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x208</resetValue>
        </register>
        <register>
          <name>SHPR2</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>PRI_11</name>
              <description>[31:30] Priority of system handler 11, SVCall</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[29:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>30</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SHPR3</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>PRI_15</name>
              <description>[31:30] Priority of system handler 15, SysTick</description>
              <bitWidth>2</bitWidth>
              <bitOffset>30</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED24</name>
              <description>[29:24] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRI_14</name>
              <description>[23:22] Priority of system handler 14, PendSV</description>
              <bitWidth>2</bitWidth>
              <bitOffset>22</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[21:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>22</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>SHCSR</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Use the System Handler Control and State Register to determine or clear the pending status of SVCall.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED16</name>
              <description>[31:16] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>16</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SVCALLPENDED</name>
              <description>[15:15] Reads as 1 if SVCall is Pending.  Write 1 to set pending SVCall, write 0 to clear pending SVCall.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>15</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED0</name>
              <description>[14:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DCB</name>
      <baseAddress>0xE000ED30</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>DFSR</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Use the Debug Fault Status Register to monitor external debug requests, vector catches, data watchpoint match, BKPT instruction execution and BPU comparator matches, halt requests. Write one to clear. C_DEBUGEN must be set before any bits in DFSR are updated.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED5</name>
              <description>[31:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>27</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EXTERNAL</name>
              <description>[4:4] External debug request flag
0x0:No edbgrq external debug request occurred
0x1:Edbgrq has halted the core</description>
              <bitWidth>1</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>VCATCH</name>
              <description>[3:3] Vector catch flag. When the VCATCH flag is set, a flag in the Debug Exception and Monitor Control Register is also set to indicate the type of vector catch.
0x0:No vector catch occurred
0x1:Vector catch occurred</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>DWTRAP</name>
              <description>[2:2] Data Watchpoint (DW) flag.
0x0:No dw match
0x1:Dw match</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>BKPT</name>
              <description>[1:1] The BKPT flag is set by the execution of the BKPT instruction or on an instruction whose address triggered the breakpoint comparator match. When the processor has halted, the return PC points to the address of the breakpointed instruction.
0x0:No bkpt instruction or hardware breakpoint match
0x1:Bkpt instruction or hardware breakpoint match</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>HALTED</name>
              <description>[0:0] Halt request flag
0x0:No halt request
0x1:Halt requested by dap access to c_halt or halted with c_step asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DHCSR</name>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <description>The purpose of the Debug Halting Control and Status Register (DHCSR) is to provide status information about the state of the processor, enable core debug, halt and step the processor. For writes, 0xA05F must be written to bits [31:16], otherwise the write operation is ignored and no bits are written into the register.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED26</name>
              <description>[31:26] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>26</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>S_RESET_ST</name>
              <description>[25:25] Indicates that the core has been reset, or is now being reset, since the last time this bit was read. This a sticky bit that clears on read. So, reading twice and getting 1 then 0 means it was reset in the past. Reading twice and getting 1 both times means that it is currently reset and held in reset.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>S_RETIRE_ST</name>
              <description>[24:24] Core has retired at least part of an instruction since last read. This is a sticky bit that clears on read.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED18</name>
              <description>[23:18] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>6</bitWidth>
              <bitOffset>18</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>S_HALT</name>
              <description>[17:17] The core is halted in debug state only if S_HALT is set.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>S_REGRDY</name>
              <description>[16:16] Register Read/Write to the Debug Core Register Selector Register is available. Set in response to a successful register access.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED4</name>
              <description>[15:4] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>12</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>C_MASKINTS</name>
              <description>[3:3] When this bit is set and debug is enabled, external interrupts, SysTick, and PendSV are masked. Does not affect NMI, Hard Fault or SVCall. When C_DEBUGEN = 0, this bit has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>C_STEP</name>
              <description>[2:2] Causes a debug event on any instruction or exception being executed, resulting in the core single stepping.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>C_HALT</name>
              <description>[1:1] Halts the core. This bit is set automatically when the core triggers a debug event, for example, on a breakpoint. This bit clears on core reset. When C_DEBUGEN = 0, this bit has no effect.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>C_DEBUGEN</name>
              <description>[0:0] Enables or disable debug</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBG_EN</name>
                  <value>1</value>
                  <description>Debug enabled</description>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBG_DIS</name>
                  <value>0</value>
                  <description>Debug disabled</description>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DCRSR</name>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <description>The purpose of the Debug Core Register Selector Register (DCRSR) is to select the processor register to transfer data to or from.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED17</name>
              <description>[31:17] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>15</bitWidth>
              <bitOffset>17</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REGWnR</name>
              <description>[16:16] Register Write-not-Read
0x0:Read
0x1:Write</description>
              <bitWidth>1</bitWidth>
              <bitOffset>16</bitOffset>
              <access>write-only</access>
            </field>
            <field>
              <name>RESERVED5</name>
              <description>[15:5] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>11</bitWidth>
              <bitOffset>5</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REGSEL</name>
              <description>[4:0] Select processor register
0x00:R0
0x01:R1
0x02:R2
0x03:R3
0x04:R4
0x05:R5
0x06:R6
0x07:R7
0x08:R8
0x09:R9
0x0a:R10
0x0b:R11
0x0c:R12
0x0d:Current sp
0x0e:Lr
0x0f:Debugreturnaddress
0x10:Xpsr flags, execution number, and state information
0x11:Msp (main sp)
0x12:Psp (process sp)
0x14:Control (dcrdr[25:24]), primask (dcrdr[0])</description>
              <bitWidth>5</bitWidth>
              <bitOffset>0</bitOffset>
              <access>write-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DCRDR</name>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <description>The purpose of the Debug Core Register Data Register (DCRDR) is to hold data read from or written to core registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>DBGTMP</name>
              <description>[31:0] Data temporary cache, for reading and writing registers.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>DEMCR</name>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <description>The purpose of the Debug Exception and Monitor Control Register (DEMCR) is: Global enable for the DW unit, Vector catching (that is, causes debug entry on execution of a specified vector.)</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED25</name>
              <description>[31:25] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>7</bitWidth>
              <bitOffset>25</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DWTENA</name>
              <description>[24:24] Global enable or disable for the DW unit
0x0:Dw unit disabled. watchpoint cannot halt the core. the dw pcsr reads as oxffffffff.
0x1:Dw unit enabled</description>
              <bitWidth>1</bitWidth>
              <bitOffset>24</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED11</name>
              <description>[23:11] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>13</bitWidth>
              <bitOffset>11</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VC_HARDERR</name>
              <description>[10:10] Debug trap on a Hard Fault</description>
              <bitWidth>1</bitWidth>
              <bitOffset>10</bitOffset>
              <access>read-write</access>
            </field>
            <field>
              <name>RESERVED1</name>
              <description>[9:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>9</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>VC_CORERESET</name>
              <description>[0:0] Reset Vector Catch. Halt running system if HRESETn is asserted</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-write</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCSCS</name>
      <baseAddress>0xE000EFC0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>PIDR4</name>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SIZE</name>
              <description>[7:4] This is a 4-bit value that indicates the total contiguous size of the memory window used by this component in powers of 2 from the standard 4KB. If a component only requires the standard 4KB then this should read as 0x0, 4KB only, for 8KB set to 0x1, 16KB == 0x2, 32KB == 0x3, and so on.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_2</name>
              <description>[3:0] Number of JEDEC continuation codes. Indicates the designer of the component (along with the identity code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>PIDR5</name>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR6</name>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR7</name>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR0</name>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_0</name>
              <description>[7:0] Bits [7:0] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x8</resetValue>
        </register>
        <register>
          <name>PIDR1</name>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_0</name>
              <description>[7:4] Bits [3:0] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_1</name>
              <description>[3:0] Bits [11:8] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB0</resetValue>
        </register>
        <register>
          <name>PIDR2</name>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVISION</name>
              <description>[7:4] The Revision field is an incremental value starting at 0x0 for the first design of this component. This only increases by 1 for both major and minor revisions and is simply used as a look-up to establish the exact major/minor revision.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>JEDEC</name>
              <description>[3:3] Always set. Indicates that a JEDEC assigned value is used</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_1</name>
              <description>[2:0] Bits [6:4] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB</resetValue>
        </register>
        <register>
          <name>PIDR3</name>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVAND</name>
              <description>[7:4] This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is zero. It is recommended that component designers ensure this field can be changed by a metal fix if required, for example by driving it from registers that reset to zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CMOD</name>
              <description>[3:0] Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CIDR0</name>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_0</name>
              <description>[7:0] Contains bits [7:0] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD</resetValue>
        </register>
        <register>
          <name>CIDR1</name>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present. This register also indicates the component class.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CLASS</name>
              <description>[7:4] Class of the component. E.g. ROM table, CoreSight component etc. Constitutes bits [15:12] of the component identification.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_1</name>
              <description>[3:0] Contains bits [11:8] of the component identification</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xE0</resetValue>
        </register>
        <register>
          <name>CIDR2</name>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_2</name>
              <description>[7:0] Contains bits [23:16] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x5</resetValue>
        </register>
        <register>
          <name>CIDR3</name>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_3</name>
              <description>[7:0] Contains bits [31:24] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB1</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CPU_ROM_TABLE</name>
      <baseAddress>0xE00FF000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <description></description>
      <registers>
        <register>
          <name>EntrySCS</name>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <description>Points to the System Control Space (SCS) at 0xE000E000. This includes core debug control registers.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>AddressOffset</name>
              <description>[31:12] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[11:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>Format</name>
              <description>[1:1] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EntryPresent</name>
              <description>[0:0] This bit indicates whether an entry is present at this location in the ROM table.
0x0:Rom table entry is not present and must be skipped.
0x1:Rom table entry is present.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFFF0F003</resetValue>
        </register>
        <register>
          <name>EntryDWT</name>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <description>Points to the DW unit at 0xE0001000.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>AddressOffset</name>
              <description>[31:12] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[11:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>Format</name>
              <description>[1:1] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EntryPresent</name>
              <description>[0:0] This bit indicates whether an entry is present at this location in the ROM table.
0x0:Rom table entry is not present and must be skipped.
0x1:Rom table entry is present.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFFF02003</resetValue>
        </register>
        <register>
          <name>EntryBPU</name>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <description>Points to the BPU at 0xE0002000.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>AddressOffset</name>
              <description>[31:12] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>20</bitWidth>
              <bitOffset>12</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>RESERVED2</name>
              <description>[11:2] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>10</bitWidth>
              <bitOffset>2</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>Format</name>
              <description>[1:1] Base address of the highest 4KB block for the component, relative to the ROM address.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>EntryPresent</name>
              <description>[0:0] This bit indicates whether an entry is present at this location in the ROM table.
0x0:Rom table entry is not present and must be skipped.
0x1:Rom table entry is present.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xFFF03002</resetValue>
        </register>
        <register>
          <name>EntryEnd</name>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <description>Marks of end of table.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>END</name>
              <description>[31:0] Blank ROM Table entry indicating the end of the ROM Table content.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>MEMTYPE</name>
          <addressOffset>0xfcc</addressOffset>
          <size>32</size>
          <description>Identifies the type of memory present on the bus that connects the DAP to the ROM Table.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED1</name>
              <description>[31:1] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>31</bitWidth>
              <bitOffset>1</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SYSMEM</name>
              <description>[0:0] System memory present. Indicates whether system memory is present on the bus that connects to the ROM table.
0x0:System memory not present on bus. this is a dedicated debug bus.
0x1:System memory is present on bus.</description>
              <bitWidth>1</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x1</resetValue>
        </register>
        <register>
          <name>PIDR4</name>
          <addressOffset>0xfd0</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>SIZE</name>
              <description>[7:4] This is a 4-bit value that indicates the total contiguous size of the memory window used by this component in powers of 2 from the standard 4KB. If a component only requires the standard 4KB then this should read as 0x0, 4KB only, for 8KB set to 0x1, 16KB == 0x2, 32KB == 0x3, and so on.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_2</name>
              <description>[3:0] Number of JEDEC continuation codes. Indicates the designer of the component (along with the identity code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x4</resetValue>
        </register>
        <register>
          <name>PIDR5</name>
          <addressOffset>0xfd4</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR6</name>
          <addressOffset>0xfd8</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR7</name>
          <addressOffset>0xfdc</addressOffset>
          <size>32</size>
          <description>Reserved</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED0</name>
              <description>[31:0] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>32</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>PIDR0</name>
          <addressOffset>0xfe0</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_0</name>
              <description>[7:0] Bits [7:0] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xC0</resetValue>
        </register>
        <register>
          <name>PIDR1</name>
          <addressOffset>0xfe4</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_0</name>
              <description>[7:4] Bits [3:0] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PART_1</name>
              <description>[3:0] Bits [11:8] of the component's part number. This is selected by the designer of the component.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB4</resetValue>
        </register>
        <register>
          <name>PIDR2</name>
          <addressOffset>0xfe8</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVISION</name>
              <description>[7:4] The Revision field is an incremental value starting at 0x0 for the first design of this component. This only increases by 1 for both major and minor revisions and is simply used as a look-up to establish the exact major/minor revision.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>JEDEC</name>
              <description>[3:3] Always set. Indicates that a JEDEC assigned value is used</description>
              <bitWidth>1</bitWidth>
              <bitOffset>3</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>DES_1</name>
              <description>[2:0] Bits [6:4] of the JEDEC identity code indicating the designer of the component (along with the continuation code)</description>
              <bitWidth>3</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB</resetValue>
        </register>
        <register>
          <name>PIDR3</name>
          <addressOffset>0xfec</addressOffset>
          <size>32</size>
          <description>Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>REVAND</name>
              <description>[7:4] This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is zero. It is recommended that component designers ensure this field can be changed by a metal fix if required, for example by driving it from registers that reset to zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CMOD</name>
              <description>[3:0] Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is zero.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x0</resetValue>
        </register>
        <register>
          <name>CIDR0</name>
          <addressOffset>0xff0</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_0</name>
              <description>[7:0] Contains bits [7:0] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xD</resetValue>
        </register>
        <register>
          <name>CIDR1</name>
          <addressOffset>0xff4</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present. This register also indicates the component class.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>CLASS</name>
              <description>[7:4] Class of the component. E.g. ROM table, CoreSight component etc. Constitutes bits [15:12] of the component identification.</description>
              <bitWidth>4</bitWidth>
              <bitOffset>4</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_1</name>
              <description>[3:0] Contains bits [11:8] of the component identification</description>
              <bitWidth>4</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x10</resetValue>
        </register>
        <register>
          <name>CIDR2</name>
          <addressOffset>0xff8</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_2</name>
              <description>[7:0] Contains bits [23:16] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0x5</resetValue>
        </register>
        <register>
          <name>CIDR3</name>
          <addressOffset>0xffc</addressOffset>
          <size>32</size>
          <description>A component identification register, that indicates that the identification registers are present.</description>
          <access>read-write</access>
          <fields>
            <field>
              <name>RESERVED8</name>
              <description>[31:8] Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</description>
              <bitWidth>24</bitWidth>
              <bitOffset>8</bitOffset>
              <access>read-only</access>
            </field>
            <field>
              <name>PRMBL_3</name>
              <description>[7:0] Contains bits [31:24] of the component identification</description>
              <bitWidth>8</bitWidth>
              <bitOffset>0</bitOffset>
              <access>read-only</access>
            </field>
          </fields>
          <resetValue>0xB1</resetValue>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>