<profile>

<section name = "Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_60_4'" level="0">
<item name = "Date">Thu Mar  6 16:55:25 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">xor_distributed_hyw</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.929 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 9, 50.000 ns, 90.000 ns, 1, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_60_4">3, 7, 4, 1, 1, 0 ~ 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 60, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 136, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_10ns_26_1_1_U13">mul_16s_10ns_26_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_10ns_26_1_1_U14">mul_16s_10ns_26_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_13ns_28_1_1_U11">mul_16s_13ns_28_1_1, 0, 1, 0, 5, 0</column>
<column name="mul_16s_13ns_28_1_1_U12">mul_16s_13ns_28_1_1, 0, 1, 0, 5, 0</column>
<column name="sparsemux_9_2_13_1_1_U9">sparsemux_9_2_13_1_1, 0, 0, 0, 20, 0</column>
<column name="sparsemux_9_2_13_1_1_U10">sparsemux_9_2_13_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_13ns_28ns_28_4_1_U15">mac_muladd_16s_13ns_28ns_28_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_13ns_28ns_28_4_1_U16">mac_muladd_16s_13ns_28ns_28_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_1_fu_314_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln60_fu_177_p2">+, 0, 0, 10, 3, 1</column>
<column name="bias_out_net_sum_fu_368_p2">+, 0, 0, 23, 16, 16</column>
<column name="and_ln109_fu_221_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_374">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln109_fu_215_p2">icmp, 0, 0, 10, 3, 2</column>
<column name="icmp_ln60_fu_171_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="array_out1_output_k_fu_351_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_2_fu_405_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 3, 6</column>
<column name="j_fu_94">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln60_reg_481">1, 0, 1, 0</column>
<column name="j_fu_94">3, 0, 3, 0</column>
<column name="sext_ln13_2_cast_reg_466">28, 0, 28, 0</column>
<column name="sext_ln13_cast_reg_476">28, 0, 28, 0</column>
<column name="trunc_ln60_reg_485">2, 0, 2, 0</column>
<column name="trunc_ln60_reg_485_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="icmp_ln60_reg_481">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_60_4, return value</column>
<column name="sext_ln13">in, 16, ap_none, sext_ln13, scalar</column>
<column name="sext_ln13_1">in, 16, ap_none, sext_ln13_1, scalar</column>
<column name="array_back1_bias_change_reload">in, 16, ap_none, array_back1_bias_change_reload, scalar</column>
<column name="sext_ln13_2">in, 16, ap_none, sext_ln13_2, scalar</column>
<column name="sext_ln13_3">in, 16, ap_none, sext_ln13_3, scalar</column>
<column name="array_back1_bias_change_1_reload">in, 16, ap_none, array_back1_bias_change_1_reload, scalar</column>
<column name="data_out_din">out, 64, ap_fifo, data_out, pointer</column>
<column name="data_out_full_n">in, 1, ap_fifo, data_out, pointer</column>
<column name="data_out_write">out, 1, ap_fifo, data_out, pointer</column>
<column name="cmp_i_i58">in, 1, ap_none, cmp_i_i58, scalar</column>
</table>
</item>
</section>
</profile>
