// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_11_17_s_HH_
#define _kernel0_PE_11_17_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_11_17_s : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_U_tmp_1_out_V_din;
    sc_in< sc_logic > fifo_U_tmp_1_out_V_full_n;
    sc_out< sc_logic > fifo_U_tmp_1_out_V_write;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_11_17_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_11_17_s);

    ~kernel0_PE_11_17_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U2229;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U2230;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U2231;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_U_tmp_1_out_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter13_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter10_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter11_reg;
    sc_signal< sc_lv<5> > p_0410_0_reg_154_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln315_fu_178_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_605;
    sc_signal< sc_lv<1> > icmp_ln879_fu_184_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_609_pp0_iter12_reg;
    sc_signal< sc_lv<5> > c2_V_fu_190_p2;
    sc_signal< sc_lv<5> > c2_V_reg_613;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_1304_reg_618;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_1304_reg_618_pp0_iter18_reg;
    sc_signal< sc_lv<5> > add_ln323_fu_202_p2;
    sc_signal< sc_lv<5> > add_ln323_reg_623;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter2_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter3_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter5_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter6_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter7_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter8_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter9_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter10_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter11_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter12_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_623_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_208_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_634_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_214_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_639;
    sc_signal< sc_lv<32> > tmp_1306_reg_644;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_1306_reg_644_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_222_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_649;
    sc_signal< sc_lv<1> > icmp_ln341_fu_240_p2;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_reg_654_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_fu_246_p2;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_178_reg_659_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_fu_252_p2;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_179_reg_664_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_fu_258_p2;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_180_reg_669_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_fu_264_p2;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_181_reg_674_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_fu_270_p2;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_182_reg_679_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_fu_276_p2;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln341_183_reg_684_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln891_fu_282_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_689_pp0_iter24_reg;
    sc_signal< sc_lv<32> > grp_fu_174_p2;
    sc_signal< sc_lv<32> > tmp_288_reg_693;
    sc_signal< sc_lv<32> > select_ln343_1525_fu_523_p3;
    sc_signal< sc_lv<32> > select_ln343_1525_reg_698;
    sc_signal< sc_lv<32> > grp_fu_170_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_703;
    sc_signal< sc_lv<32> > grp_fu_166_p2;
    sc_signal< sc_lv<32> > tmp_130_reg_708;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<5> > ap_phi_mux_p_0410_0_phi_fu_158_p4;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0579_fu_76;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0580_fu_80;
    sc_signal< sc_lv<32> > tmp_fu_84;
    sc_signal< sc_lv<32> > tmp_1296_fu_88;
    sc_signal< sc_lv<32> > tmp_1313_fu_354_p3;
    sc_signal< sc_lv<32> > tmp_1297_fu_92;
    sc_signal< sc_lv<32> > tmp_1298_fu_96;
    sc_signal< sc_lv<32> > tmp_1299_fu_100;
    sc_signal< sc_lv<32> > tmp_1300_fu_104;
    sc_signal< sc_lv<32> > tmp_1301_fu_108;
    sc_signal< sc_lv<32> > tmp_1302_fu_112;
    sc_signal< sc_lv<32> > tmp_1303_fu_116;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_1307_fu_312_p3;
    sc_signal< sc_lv<32> > tmp_1308_fu_319_p3;
    sc_signal< sc_lv<32> > tmp_1309_fu_326_p3;
    sc_signal< sc_lv<32> > tmp_1310_fu_333_p3;
    sc_signal< sc_lv<32> > tmp_1311_fu_340_p3;
    sc_signal< sc_lv<32> > tmp_1312_fu_347_p3;
    sc_signal< sc_lv<1> > icmp_ln343_fu_440_p2;
    sc_signal< sc_lv<32> > select_ln343_fu_433_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1382_fu_453_p2;
    sc_signal< sc_lv<32> > select_ln343_1519_fu_445_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1383_fu_466_p2;
    sc_signal< sc_lv<32> > select_ln343_1520_fu_458_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1384_fu_479_p2;
    sc_signal< sc_lv<32> > select_ln343_1521_fu_471_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1385_fu_492_p2;
    sc_signal< sc_lv<32> > select_ln343_1522_fu_484_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1386_fu_505_p2;
    sc_signal< sc_lv<32> > select_ln343_1523_fu_497_p3;
    sc_signal< sc_lv<1> > icmp_ln343_1387_fu_518_p2;
    sc_signal< sc_lv<32> > select_ln343_1524_fu_510_p3;
    sc_signal< sc_logic > grp_fu_166_ce;
    sc_signal< sc_logic > grp_fu_170_ce;
    sc_signal< sc_logic > grp_fu_174_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_202_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_p_0410_0_phi_fu_158_p4();
    void thread_ap_ready();
    void thread_c2_V_fu_190_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_U_tmp_1_out_V_blk_n();
    void thread_fifo_U_tmp_1_out_V_din();
    void thread_fifo_U_tmp_1_out_V_write();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_166_ce();
    void thread_grp_fu_170_ce();
    void thread_grp_fu_174_ce();
    void thread_icmp_ln315_fu_178_p2();
    void thread_icmp_ln323_fu_208_p2();
    void thread_icmp_ln341_178_fu_246_p2();
    void thread_icmp_ln341_179_fu_252_p2();
    void thread_icmp_ln341_180_fu_258_p2();
    void thread_icmp_ln341_181_fu_264_p2();
    void thread_icmp_ln341_182_fu_270_p2();
    void thread_icmp_ln341_183_fu_276_p2();
    void thread_icmp_ln341_fu_240_p2();
    void thread_icmp_ln343_1382_fu_453_p2();
    void thread_icmp_ln343_1383_fu_466_p2();
    void thread_icmp_ln343_1384_fu_479_p2();
    void thread_icmp_ln343_1385_fu_492_p2();
    void thread_icmp_ln343_1386_fu_505_p2();
    void thread_icmp_ln343_1387_fu_518_p2();
    void thread_icmp_ln343_fu_440_p2();
    void thread_icmp_ln879_fu_184_p2();
    void thread_icmp_ln891_fu_282_p2();
    void thread_select_ln323_fu_214_p3();
    void thread_select_ln333_fu_222_p3();
    void thread_select_ln343_1519_fu_445_p3();
    void thread_select_ln343_1520_fu_458_p3();
    void thread_select_ln343_1521_fu_471_p3();
    void thread_select_ln343_1522_fu_484_p3();
    void thread_select_ln343_1523_fu_497_p3();
    void thread_select_ln343_1524_fu_510_p3();
    void thread_select_ln343_1525_fu_523_p3();
    void thread_select_ln343_fu_433_p3();
    void thread_tmp_1307_fu_312_p3();
    void thread_tmp_1308_fu_319_p3();
    void thread_tmp_1309_fu_326_p3();
    void thread_tmp_1310_fu_333_p3();
    void thread_tmp_1311_fu_340_p3();
    void thread_tmp_1312_fu_347_p3();
    void thread_tmp_1313_fu_354_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
