INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/JK_flop/JK_flop.srcs/sources_1/new/JKk_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKk_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/JK_flop/JK_flop.srcs/sim_1/new/JK_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/JK_flop/JK_flop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
