Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 31 13:00:13 2019
| Host         : JULIAN-SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toppo_timing_summary_routed.rpt -pb toppo_timing_summary_routed.pb -rpx toppo_timing_summary_routed.rpx -warn_on_violation
| Design       : toppo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: lab4_clock/slowclk/XLXI_39/I_Q3/I_36_35/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.680        0.000                      0                   20        0.201        0.000                      0                   20        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.680        0.000                      0                   20        0.201        0.000                      0                   20       19.500        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.680ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.704ns (24.205%)  route 2.205ns (75.795%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.868     0.378    lab4_clock/slowclk/XLXI_38/I_Q2_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  lab4_clock/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.673     1.175    lab4_clock/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  lab4_clock/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.663     1.962    lab4_clock/slowclk/XLXI_39/I_Q0/CE
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_39/I_Q0/C
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.094    38.847    
    SLICE_X36Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.642    lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 36.680    

Slack (MET) :             36.680ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.704ns (24.205%)  route 2.205ns (75.795%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.868     0.378    lab4_clock/slowclk/XLXI_38/I_Q2_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  lab4_clock/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.673     1.175    lab4_clock/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  lab4_clock/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.663     1.962    lab4_clock/slowclk/XLXI_39/I_Q3/CE
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_39/I_Q3/C
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.094    38.847    
    SLICE_X36Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.642    lab4_clock/slowclk/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 36.680    

Slack (MET) :             36.869ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.704ns (25.889%)  route 2.015ns (74.111%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.868     0.378    lab4_clock/slowclk/XLXI_38/I_Q2_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  lab4_clock/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.673     1.175    lab4_clock/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  lab4_clock/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.474     1.773    lab4_clock/slowclk/XLXI_39/I_Q1/CE
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_39/I_Q1/C
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.094    38.847    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.642    lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                 36.869    

Slack (MET) :             36.869ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.704ns (25.889%)  route 2.015ns (74.111%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.868     0.378    lab4_clock/slowclk/XLXI_38/I_Q2_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  lab4_clock/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.673     1.175    lab4_clock/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.299 r  lab4_clock/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.474     1.773    lab4_clock/slowclk/XLXI_39/I_Q2/CE
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_39/I_Q2/C
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.492    38.941    
                         clock uncertainty           -0.094    38.847    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.642    lab4_clock/slowclk/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.773    
  -------------------------------------------------------------------
                         slack                                 36.869    

Slack (MET) :             37.501ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.704ns (29.198%)  route 1.707ns (70.802%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    lab4_clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.853     0.362    lab4_clock/slowclk/XLXI_38/I_Q0_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     0.486 r  lab4_clock/slowclk/XLXI_38/I_36_33/O
                         net (fo=1, routed)           0.855     1.341    lab4_clock/slowclk/XLXI_38/I_Q2/T
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     1.465 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.465    lab4_clock/slowclk/XLXI_38/I_Q2/TQ
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.582    39.031    
                         clock uncertainty           -0.094    38.937    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029    38.966    lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 37.501    

Slack (MET) :             37.677ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.766ns (33.518%)  route 1.519ns (66.482%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.564    -0.948    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.849     0.420    lab4_clock/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.124     0.544 r  lab4_clock/slowclk/XLXI_37/I_36_32/O
                         net (fo=1, routed)           0.670     1.214    lab4_clock/slowclk/XLXI_37/I_Q3/T
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.338 r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.338    lab4_clock/slowclk/XLXI_37/I_Q3/TQ
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_37/I_Q3/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.081    39.015    lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                 37.677    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.590%)  route 1.328ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.564    -0.948    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.830     0.401    lab4_clock/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  lab4_clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.022    lab4_clock/slowclk/XLXI_38/I_Q0/CE
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X32Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.714    lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.590%)  route 1.328ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.564    -0.948    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.830     0.401    lab4_clock/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  lab4_clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.022    lab4_clock/slowclk/XLXI_38/I_Q1/CE
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_38/I_Q1/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X32Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.714    lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.590%)  route 1.328ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.564    -0.948    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.830     0.401    lab4_clock/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  lab4_clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.022    lab4_clock/slowclk/XLXI_38/I_Q2/CE
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X33Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.714    lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.590%)  route 1.328ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.564    -0.948    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.830     0.401    lab4_clock/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.525 r  lab4_clock/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.498     1.022    lab4_clock/slowclk/XLXI_38/I_Q3/CE
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    lab4_clock/slowclk/XLXI_38/I_Q3/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.094    38.919    
    SLICE_X33Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.714    lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 37.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_39/I_Q0/C
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=4, routed)           0.119    -0.358    lab4_clock/slowclk/XLXI_39/I_Q1/Q0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.313 r  lab4_clock/slowclk/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.313    lab4_clock/slowclk/XLXI_39/I_Q1/TQ
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_39/I_Q1/C
    SLICE_X37Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.605    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091    -0.514    lab4_clock/slowclk/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_37/I_Q0/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.173    -0.281    lab4_clock/slowclk/XLXI_37/I_Q1/Q0
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  lab4_clock/slowclk/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.236    lab4_clock/slowclk/XLXI_37/I_Q1/TQ
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.831    -0.859    lab4_clock/slowclk/XLXI_37/I_Q1/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.255    -0.603    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120    -0.483    lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_37/I_Q0/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 f  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.187    -0.267    lab4_clock/slowclk/XLXI_37/I_Q0/Q
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.222    lab4_clock/slowclk/XLXI_37/I_Q0/TQ
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_37/I_Q0/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.120    -0.498    lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_39/I_Q0/C
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=4, routed)           0.206    -0.271    lab4_clock/slowclk/XLXI_39/I_Q0/Q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.226    lab4_clock/slowclk/XLXI_39/I_Q0/TQ
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_39/I_Q0/C
    SLICE_X36Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091    -0.527    lab4_clock/slowclk/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.313%)  route 0.207ns (52.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.207    -0.270    lab4_clock/slowclk/XLXI_38/I_Q1/Q0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  lab4_clock/slowclk/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.225    lab4_clock/slowclk/XLXI_38/I_Q1/TQ
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_38/I_Q1/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.034%)  route 0.218ns (53.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.218    -0.259    lab4_clock/slowclk/XLXI_38/I_Q0/Q
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.214    lab4_clock/slowclk/XLXI_38/I_Q0/TQ
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_38/I_Q0/C
    SLICE_X32Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.527    lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.218    -0.259    lab4_clock/slowclk/XLXI_38/I_Q2/Q
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.214    lab4_clock/slowclk/XLXI_38/I_Q2/TQ
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_38/I_Q2/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.091    -0.527    lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_37/I_Q3/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.232    -0.222    lab4_clock/slowclk/XLXI_37/I_Q3/Q
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.177    lab4_clock/slowclk/XLXI_37/I_Q3/TQ
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_37/I_Q3/C
    SLICE_X34Y47         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.121    -0.497    lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.562    -0.619    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.233    -0.222    lab4_clock/slowclk/XLXI_37/I_Q2/Q
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.177    lab4_clock/slowclk/XLXI_37/I_Q2/TQ
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.831    -0.859    lab4_clock/slowclk/XLXI_37/I_Q2/C
    SLICE_X34Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121    -0.498    lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    lab4_clock/slowclk/XLXI_38/I_Q3/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.230    -0.247    lab4_clock/slowclk/XLXI_38/I_Q3/Q
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.202    lab4_clock/slowclk/XLXI_38/I_Q3/TQ
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab4_clock/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab4_clock/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab4_clock/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab4_clock/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab4_clock/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    lab4_clock/slowclk/XLXI_38/I_Q3/C
    SLICE_X33Y46         FDCE                                         r  lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.618    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    lab4_clock/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y46     lab4_clock/slowclk/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y46     lab4_clock/slowclk/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     lab4_clock/slowclk/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     lab4_clock/slowclk/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y46     lab4_clock/slowclk/XLXI_38/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    lab4_clock/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  lab4_clock/my_clk_inst/mmcm_adv_inst/CLKFBOUT



