<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Multicycle-CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_Unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_Unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control_Unit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultiCycle_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultiCycle_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycle_CPU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiCycle_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultiCycle_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultiCycle_CPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycle_CPU_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycle_CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiCycle_CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiCycle_CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="textFile_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="textFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="textFile_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="textFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462971531" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462971531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462972512" xil_pn:in_ck="-9021371342198556945" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462972512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DataRam.v"/>
      <outfile xil_pn:name="GeneralRegisters.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="ImmediateExtender.v"/>
      <outfile xil_pn:name="InstructionRegisters.v"/>
      <outfile xil_pn:name="InstructionRom.v"/>
      <outfile xil_pn:name="MultiCycle_CPU.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAddressSelector.v"/>
      <outfile xil_pn:name="PCBranchJumper.v"/>
      <outfile xil_pn:name="PCImmediateJumper.v"/>
      <outfile xil_pn:name="PCIncrementer.v"/>
      <outfile xil_pn:name="ThreeInOneSelector5Bit.v"/>
      <outfile xil_pn:name="TwoInOneSelector.v"/>
      <outfile xil_pn:name="textFile.v"/>
    </transform>
    <transform xil_pn:end_ts="1462971568" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2169588968837176924" xil_pn:start_ts="1462971568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971568" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5033161686804825502" xil_pn:start_ts="1462971568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971531" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7273115146998630052" xil_pn:start_ts="1462971531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462972512" xil_pn:in_ck="-9021371342198556945" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462972512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="DataRam.v"/>
      <outfile xil_pn:name="GeneralRegisters.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="ImmediateExtender.v"/>
      <outfile xil_pn:name="InstructionRegisters.v"/>
      <outfile xil_pn:name="InstructionRom.v"/>
      <outfile xil_pn:name="MultiCycle_CPU.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAddressSelector.v"/>
      <outfile xil_pn:name="PCBranchJumper.v"/>
      <outfile xil_pn:name="PCImmediateJumper.v"/>
      <outfile xil_pn:name="PCIncrementer.v"/>
      <outfile xil_pn:name="ThreeInOneSelector5Bit.v"/>
      <outfile xil_pn:name="TwoInOneSelector.v"/>
      <outfile xil_pn:name="textFile.v"/>
    </transform>
    <transform xil_pn:end_ts="1462972516" xil_pn:in_ck="-9021371342198556945" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="277253997067873625" xil_pn:start_ts="1462972512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="textFile_beh.prj"/>
      <outfile xil_pn:name="textFile_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1462972517" xil_pn:in_ck="-7250150363575374924" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4838591620477195900" xil_pn:start_ts="1462972516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="textFile_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7243114277922722917" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7273115146998630052" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1105869330958423335" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971777" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4757675234109686574" xil_pn:start_ts="1462971777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462971784" xil_pn:in_ck="4272106977994106950" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5688680778921285783" xil_pn:start_ts="1462971777">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MultiCycle_CPU.lso"/>
      <outfile xil_pn:name="MultiCycle_CPU.prj"/>
      <outfile xil_pn:name="MultiCycle_CPU.syr"/>
      <outfile xil_pn:name="MultiCycle_CPU.xst"/>
      <outfile xil_pn:name="MultiCycle_CPU_beh.prj"/>
      <outfile xil_pn:name="MultiCycle_CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1462971784" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6074422972774552572" xil_pn:start_ts="1462971784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
  </transforms>

</generated_project>
