
*** Running vivado
    with args -log button_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source button_test.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr  2 13:50:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source button_test.tcl -notrace
Command: link_design -top button_test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1433.039 ; gain = 0.000 ; free physical = 17260 ; free virtual = 31296
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW_mode'. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST'. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_mode'. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cesare/Uni/Progetto-ASDI-2025/2_reti_sequenziali_elementari/3.2/Codice/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.602 ; gain = 0.000 ; free physical = 17124 ; free virtual = 31160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1616.383 ; gain = 19.812 ; free physical = 17106 ; free virtual = 31142

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 273ebd397

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.180 ; gain = 449.797 ; free physical = 16831 ; free virtual = 30866

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16542 ; free virtual = 30578

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16542 ; free virtual = 30578
Phase 1 Initialization | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16542 ; free virtual = 30578

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16542 ; free virtual = 30578

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570
Phase 2 Timer Update And Timing Data Collection | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570
Retarget | Checksum: 273ebd397
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570
Constant propagation | Checksum: 273ebd397
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570
Phase 5 Sweep | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2411.984 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30570
Sweep | Checksum: 273ebd397
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16535 ; free virtual = 30570
BUFG optimization | Checksum: 273ebd397
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16535 ; free virtual = 30570
Shift Register Optimization | Checksum: 273ebd397
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16535 ; free virtual = 30570
Post Processing Netlist | Checksum: 273ebd397
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16535 ; free virtual = 30570

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.000 ; gain = 0.000 ; free physical = 16526 ; free virtual = 30562
Phase 9.2 Verifying Netlist Connectivity | Checksum: 273ebd397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16526 ; free virtual = 30562
Phase 9 Finalization | Checksum: 273ebd397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16526 ; free virtual = 30562
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 273ebd397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.000 ; gain = 32.016 ; free physical = 16526 ; free virtual = 30562

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.000 ; gain = 0.000 ; free physical = 16526 ; free virtual = 30562

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.000 ; gain = 0.000 ; free physical = 16526 ; free virtual = 30562

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.000 ; gain = 0.000 ; free physical = 16526 ; free virtual = 30562
Ending Netlist Obfuscation Task | Checksum: 273ebd397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.000 ; gain = 0.000 ; free physical = 16526 ; free virtual = 30562
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file button_test_drc_opted.rpt -pb button_test_drc_opted.pb -rpx button_test_drc_opted.rpx
Command: report_drc -file button_test_drc_opted.rpt -pb button_test_drc_opted.pb -rpx button_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16546 ; free virtual = 30581
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16546 ; free virtual = 30581
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16546 ; free virtual = 30581
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16540 ; free virtual = 30575
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16540 ; free virtual = 30575
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16540 ; free virtual = 30576
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.969 ; gain = 0.000 ; free physical = 16540 ; free virtual = 30576
INFO: [Common 17-1381] The checkpoint '/home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.918 ; gain = 0.000 ; free physical = 16548 ; free virtual = 30584
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d0d43229

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.918 ; gain = 0.000 ; free physical = 16548 ; free virtual = 30584
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.918 ; gain = 0.000 ; free physical = 16548 ; free virtual = 30584

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2549c37e0

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2510.934 ; gain = 32.016 ; free physical = 16530 ; free virtual = 30566

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546
Phase 1 Placer Initialization | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a67b592c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16510 ; free virtual = 30546

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 271fe0ed3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16562 ; free virtual = 30598

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 28bb8565b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16554 ; free virtual = 30590
Phase 2 Global Placement | Checksum: 28bb8565b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16554 ; free virtual = 30590

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28bb8565b

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16554 ; free virtual = 30590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 272315519

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16546 ; free virtual = 30582

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28bb8565b

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16546 ; free virtual = 30582

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28bb8565b

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16546 ; free virtual = 30582

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16588 ; free virtual = 30623

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16588 ; free virtual = 30623

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16588 ; free virtual = 30623
Phase 3 Detail Placement | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16588 ; free virtual = 30623

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16571 ; free virtual = 30607

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599
Phase 4.3 Placer Reporting | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16563 ; free virtual = 30599

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30032b107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599
Ending Placer Task | Checksum: 2144c8c6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2542.949 ; gain = 64.031 ; free physical = 16563 ; free virtual = 30599
44 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file button_test_utilization_placed.rpt -pb button_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file button_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16519 ; free virtual = 30555
INFO: [Vivado 12-24828] Executing command : report_io -file button_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16502 ; free virtual = 30538
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16502 ; free virtual = 30538
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16502 ; free virtual = 30538
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16502 ; free virtual = 30538
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30571
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30571
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30571
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16535 ; free virtual = 30571
INFO: [Common 17-1381] The checkpoint '/home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16523 ; free virtual = 30560
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16514 ; free virtual = 30550
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16514 ; free virtual = 30550
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16514 ; free virtual = 30550
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16512 ; free virtual = 30548
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16512 ; free virtual = 30548
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16512 ; free virtual = 30549
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2542.949 ; gain = 0.000 ; free physical = 16512 ; free virtual = 30548
INFO: [Common 17-1381] The checkpoint '/home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: afb61a20 ConstDB: 0 ShapeSum: b2c412b8 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a8c6f6d7 | NumContArr: dc210967 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30a39f578

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.711 ; gain = 141.762 ; free physical = 15980 ; free virtual = 30017

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30a39f578

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.711 ; gain = 141.762 ; free physical = 15980 ; free virtual = 30017

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30a39f578

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.711 ; gain = 141.762 ; free physical = 15980 ; free virtual = 30017
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 289d31ed0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2714.914 ; gain = 171.965 ; free physical = 15964 ; free virtual = 30001

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 289d31ed0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16019 ; free virtual = 30056

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 289d31ed0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16019 ; free virtual = 30056

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048
Phase 4 Initial Routing | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048
Phase 5 Rip-up And Reroute | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048
Phase 6 Delay and Skew Optimization | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16012 ; free virtual = 30048

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16004 ; free virtual = 30040
Phase 7 Post Hold Fix | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16004 ; free virtual = 30040

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00165383 %
  Global Horizontal Routing Utilization  = 0.000426257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2740249be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037
Total Elapsed time in route_design: 12.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 260bc40c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 260bc40c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.883 ; gain = 176.934 ; free physical = 16000 ; free virtual = 30037
INFO: [Vivado 12-24828] Executing command : report_drc -file button_test_drc_routed.rpt -pb button_test_drc_routed.pb -rpx button_test_drc_routed.rpx
Command: report_drc -file button_test_drc_routed.rpt -pb button_test_drc_routed.pb -rpx button_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file button_test_methodology_drc_routed.rpt -pb button_test_methodology_drc_routed.pb -rpx button_test_methodology_drc_routed.rpx
Command: report_methodology -file button_test_methodology_drc_routed.rpt -pb button_test_methodology_drc_routed.pb -rpx button_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file button_test_timing_summary_routed.rpt -pb button_test_timing_summary_routed.pb -rpx button_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file button_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file button_test_route_status.rpt -pb button_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file button_test_bus_skew_routed.rpt -pb button_test_bus_skew_routed.pb -rpx button_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file button_test_power_routed.rpt -pb button_test_power_summary_routed.pb -rpx button_test_power_routed.rpx
Command: report_power -file button_test_power_routed.rpt -pb button_test_power_summary_routed.pb -rpx button_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file button_test_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15960 ; free virtual = 29997
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15960 ; free virtual = 29997
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15960 ; free virtual = 29997
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15961 ; free virtual = 29997
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15961 ; free virtual = 29997
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15970 ; free virtual = 30007
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.812 ; gain = 0.000 ; free physical = 15983 ; free virtual = 30020
INFO: [Common 17-1381] The checkpoint '/home/cesare/Uni/Progetto-ASDI-2025/test+/project_1.runs/impl_1/button_test_routed.dcp' has been generated.
Command: write_bitstream -force button_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./button_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3058.812 ; gain = 279.000 ; free physical = 15883 ; free virtual = 29924
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 13:50:40 2025...
