# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:01, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# add wave -noreg {/TestbenchCacheInstrucoes/teste1}
# add wave -noreg {/TestbenchCacheInstrucoes/teste2}
# add wave -noreg {/TestbenchCacheInstrucoes/teste3}
# add wave -noreg {/TestbenchCacheInstrucoes/teste4}
# 13 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:04, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# add wave -noreg {/TestbenchCacheInstrucoes/teste1}
# add wave -noreg {/TestbenchCacheInstrucoes/teste2}
# add wave -noreg {/TestbenchCacheInstrucoes/teste3}
# add wave -noreg {/TestbenchCacheInstrucoes/teste4}
# 13 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:12, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# add wave -noreg {/TestbenchCacheInstrucoes/teste1}
# add wave -noreg {/TestbenchCacheInstrucoes/teste2}
# add wave -noreg {/TestbenchCacheInstrucoes/teste3}
# add wave -noreg {/TestbenchCacheInstrucoes/teste4}
# 13 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:14, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# add wave -noreg {/TestbenchCacheInstrucoes/teste1}
# add wave -noreg {/TestbenchCacheInstrucoes/teste2}
# add wave -noreg {/TestbenchCacheInstrucoes/teste3}
# add wave -noreg {/TestbenchCacheInstrucoes/teste4}
# 13 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6733 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:17, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:24, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:32, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:33, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:38, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:43, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:45, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:48, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:50, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:51, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:52, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 600 ns
# KERNEL: stopped at time: 600 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
run 400 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  11:55, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 400 ns
# KERNEL: stopped at time: 400 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  12:01, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 300 ns
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  12:03, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 300 ns
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/CacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInst" of Entity "CacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6734 kB (elbread=1280 elab2=5304 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  12:04, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 300 ns
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/TestbenchCacheInstrucoes.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\TestbenchCacheInstrucoes.vhd
# Compile Entity "TestbenchCacheInstrucoes"
# Compile Architecture "TestbenchCacheInstrucoes" of Entity "TestbenchCacheInstrucoes"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestbenchCacheInstrucoes TestbenchCacheInstrucoes TestbenchCacheInstrucoes
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6735 kB (elbread=1280 elab2=5305 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\wave.asdb
#  12:07, sexta-feira, 1 de julho de 2016
#  Simulation has been initialized
# add wave -noreg {/TestbenchCacheInstrucoes/clock}
# add wave -noreg {/TestbenchCacheInstrucoes/reset}
# add wave -noreg {/TestbenchCacheInstrucoes/MemPronta}
# add wave -noreg {/TestbenchCacheInstrucoes/EndIn}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoIn}
# add wave -noreg {/TestbenchCacheInstrucoes/Hit}
# add wave -noreg {/TestbenchCacheInstrucoes/MemRead}
# add wave -noreg {/TestbenchCacheInstrucoes/DadoOut}
# add wave -noreg {/TestbenchCacheInstrucoes/EndOut}
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/Documents/Semestre 7/Atquitetura de Computadores/ActiveHDL/Hierarquia_de_Memoria/Hierarquia de Memoria/src/wave.asdb'.
run 400 ns
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/MemoriaPrincipal.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "MemoriaPrincipal" of Entity "MemoriaPrincipal"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia_de_memoria -2002  $dsn/src/MemoriaPrincipal.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\Documents\Semestre 7\Atquitetura de Computadores\ActiveHDL\Hierarquia_de_Memoria\Hierarquia de Memoria\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "MemoriaPri