
---------- Begin Simulation Statistics ----------
final_tick                                12346096250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    381                       # Simulator instruction rate (inst/s)
host_mem_usage                                7937908                       # Number of bytes of host memory used
host_op_rate                                      391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18836.88                       # Real time elapsed on the host
host_tick_rate                                 334917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7176531                       # Number of instructions simulated
sim_ops                                       7360948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006309                       # Number of seconds simulated
sim_ticks                                  6308786250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.211778                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26527                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35745                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                448                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3504                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             34278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4183                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1123                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62170                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10766                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      335127                       # Number of instructions committed
system.cpu.committedOps                        370482                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.671011                       # CPI: cycles per instruction
system.cpu.discardedOps                          9364                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             201094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             87832                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38402                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          764776                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.272405                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      431                       # number of quiesce instructions executed
system.cpu.numCycles                          1230255                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       431                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  222772     60.13%     60.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1023      0.28%     60.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89525     24.16%     84.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 57162     15.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   370482                       # Class of committed instruction
system.cpu.quiesceCycles                      8863803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          465479                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              181969                       # Transaction distribution
system.membus.trans_dist::ReadResp             182567                       # Transaction distribution
system.membus.trans_dist::WriteReq              96465                       # Transaction distribution
system.membus.trans_dist::WriteResp             96465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          281                       # Transaction distribution
system.membus.trans_dist::CleanEvict              219                       # Transaction distribution
system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
system.membus.trans_dist::ReadExResp              182                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           359                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       547876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       547876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 558929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9839                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17613091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279591                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000086                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009265                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279567     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              279591                       # Request fanout histogram
system.membus.reqLayer6.occupancy           720297375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9121875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              500046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1754000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8019380                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1105908410                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1199500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10388052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2597013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12985065                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2597013                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10388052                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12985065                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12985065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12985065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25970130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       386612                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       386612                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3724                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1085442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1110018                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1182824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9839                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17367044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17760260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18819563                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1993656750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1298645                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          731                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1624464799                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1001780000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20776104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7791039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10388052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38955195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10388052                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7791039                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18179091                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20776104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18179091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18179091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57134286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7791039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18179091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25970130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7791039                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2678804                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10469843                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7791039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25970130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2678804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36439973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       181522                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       181522                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       547876                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       335060                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       335060    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       335060                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    778525875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1000015000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1899212864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41552208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     62328312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2003093384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     51940260                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51999226                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    103939486                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1951153124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93551434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     62328312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2107032870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22872068                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4485121                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2891777                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2732058326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    882984425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10388052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3625430803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1599760017                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1869850005                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3469610022                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4331818343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2752834430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10388052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7095040825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2424555                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       223181                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2647736                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2424555                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2424555                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2424555                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       223181                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2647736                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11650364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5932608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     31223122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1807521692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2678804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5265038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1846688656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2850628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41552208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    882984425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10388052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2597013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            940372326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2850628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     72775330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2690506118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10388052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2597013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2678804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5265038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2787060982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    264981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003033922250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92697                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6037951235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  909015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10810279985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33211.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59461.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       368                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   169502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182040                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.822526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.347156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.696591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          467      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          531      2.83%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          299      1.59%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      1.21%      8.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          388      2.07%     10.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      1.26%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          248      1.32%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          381      2.03%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15974     85.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     629.159170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1151.830106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     72.32%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.35%     72.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      4.15%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.69%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           47     16.26%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.35%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.35%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      2.77%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.69%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     320.771626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.110642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.177597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            180     62.28%     62.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.11%     65.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.38%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.35%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.69%     67.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.35%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.04%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.04%     70.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.35%     70.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.35%     71.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.35%     71.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.42%     74.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     25.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11635392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5932992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11650428                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5932608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1844.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       940.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1846.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    940.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6308875000                       # Total gap between requests
system.mem_ctrls.avgGap                      22963.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11388164                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 31223121.563200846314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1805127571.091824531555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2678803.708082517609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5244748.940416232683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3063663.791113544255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41552208.239738665521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 882984425.094446659088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10388052.059934666380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2444844.283636967186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          281                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    253340090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10496404150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37612250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22923495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5609718375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2446337125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 109395169375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    327440375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     65816750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82253.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58909.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    141933.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44083.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19963410.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    597250.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1256837.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    319765.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    257096.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         9254679.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6458188.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        330661481.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       128833994.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60391012.500002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92148479.812498                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     54988503.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       682736338.912504                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.219919                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2842890660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    341250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3125216125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 862                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           431                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12853942.575406                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    63469956.578556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          431    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1235625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1323022375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             431                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6806047000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5540049250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       123400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123400                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123400                       # number of overall hits
system.cpu.icache.overall_hits::total          123400                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          239                       # number of overall misses
system.cpu.icache.overall_misses::total           239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10381250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10381250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10381250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10381250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.192469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.192469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.192469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.192469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10004000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10004000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001933                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.740586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.740586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.740586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.740586                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123400                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10381250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10381250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.192469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.192469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.740586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.740586                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.221653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              673535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12246.090909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.221653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            247517                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           247517                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       142590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           142590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       142590                       # number of overall hits
system.cpu.dcache.overall_hits::total          142590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          701                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            701                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          701                       # number of overall misses
system.cpu.dcache.overall_misses::total           701                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52882625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52882625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52882625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52882625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       143291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75438.837375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75438.837375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75438.837375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75438.837375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          281                       # number of writebacks
system.cpu.dcache.writebacks::total               281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          542                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40891125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40891125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40891125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40891125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9718375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9718375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003783                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75444.880074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75444.880074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75444.880074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75444.880074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.560276                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.560276                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27776250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27776250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        90385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        90385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77371.169916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77371.169916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          447                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          447                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27212250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27212250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9718375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9718375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75800.139276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75800.139276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.331096                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.331096                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25106375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25106375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73410.453216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73410.453216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13678875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13678875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74747.950820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74747.950820                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           421.953921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            315.391011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.953921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.824129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.824129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            573705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           573705                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12346096250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12346739375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    381                       # Simulator instruction rate (inst/s)
host_mem_usage                                7937908                       # Number of bytes of host memory used
host_op_rate                                      391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18836.98                       # Real time elapsed on the host
host_tick_rate                                 334949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7176872                       # Number of instructions simulated
sim_ops                                       7361371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006309                       # Number of seconds simulated
sim_ticks                                  6309429375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.095999                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   26536                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35813                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                449                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3516                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             34293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4183                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1123                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62267                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10794                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      335468                       # Number of instructions committed
system.cpu.committedOps                        370905                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.670347                       # CPI: cycles per instruction
system.cpu.discardedOps                          9401                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             201383                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             87949                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          765274                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.272454                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      431                       # number of quiesce instructions executed
system.cpu.numCycles                          1231284                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       431                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  223016     60.13%     60.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1023      0.28%     60.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89627     24.16%     84.57% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 57238     15.43%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   370905                       # Class of committed instruction
system.cpu.quiesceCycles                      8863803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          466010                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              181969                       # Transaction distribution
system.membus.trans_dist::ReadResp             182572                       # Transaction distribution
system.membus.trans_dist::WriteReq              96465                       # Transaction distribution
system.membus.trans_dist::WriteResp             96465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          283                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           361                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       547876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       547876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 558946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9839                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17613667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            279597                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000086                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009264                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  279573     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              279597                       # Request fanout histogram
system.membus.reqLayer6.occupancy           720315500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9121875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              504671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1754000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8042380                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1105908410                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1214500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10386993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2596748                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12983741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2596748                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10386993                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12983741                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12983741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12983741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25967483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       386612                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       386612                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3724                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1085442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1110018                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1182824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9839                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17367044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17760260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18819563                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1993656750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1298645                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          731                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1624464799                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1001780000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20773986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7790245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10386993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38951224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10386993                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7790245                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18177238                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20773986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18177238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18177238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57128463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7790245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18177238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25967483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7790245                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2678531                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10468776                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7790245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25967483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2678531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36436259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       181522                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       181522                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       530434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       547876                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16973828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     17531772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       335060                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       335060    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       335060                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    778525875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1000015000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1899019275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41547973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     62321959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2002889207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     51934966                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51993925                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    103928891                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1950954241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93541898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     62321959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2106818099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22872068                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11796484                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4485121                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       368641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2891777                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2731779845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    882894422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10386993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3625061260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1599596952                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1869659410                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3469256362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4331376797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2752553831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10386993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7094317622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          242                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          264                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2454739                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       223158                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2677897                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2454739                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2454739                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2454739                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       223158                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2677897                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11650620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5932736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     31219939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1807337450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2678531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5305076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1846540996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2870624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41547973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    882894422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10386993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2596748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            940296760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2870624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     72767912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2690231872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10386993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2596748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2678531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5305076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2786837756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    264981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003033922250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              326674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92699                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6037951235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  909030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10810358735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33210.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59460.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       368                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   169505                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182043                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.822526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.347156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.696591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          467      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          531      2.83%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          299      1.59%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      1.21%      8.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          388      2.07%     10.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      1.26%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          248      1.32%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          381      2.03%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15974     85.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     629.159170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1151.830106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     72.32%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.35%     72.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      4.15%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.69%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           47     16.26%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.35%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.35%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      2.77%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.69%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     320.771626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.110642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.177597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            180     62.28%     62.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.11%     65.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.38%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.35%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.69%     67.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.35%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.04%     69.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.04%     70.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.35%     70.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.35%     71.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.35%     71.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.42%     74.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     25.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           289                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11635584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5932992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11650620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5932736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1844.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       940.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1846.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    940.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6309439500                       # Total gap between requests
system.mem_ctrls.avgGap                      22964.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11388164                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 31219938.966350663453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1804943573.046968221664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2678530.655555519275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5274644.983247791417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3063351.509501602035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41547972.791121065617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 882894421.811322689056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10386993.197780266404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2444595.078774457332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          283                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    253340090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10496404150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     37612250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23002245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5609718375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2446337125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 109395169375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    327440375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     65816750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82253.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58909.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    141933.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43981.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19822326.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    597250.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1256837.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    319765.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    257096.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         9254679.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6458188.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        330668756.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       128833994.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60391012.500002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92165880.374998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     54988503.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       682761014.475004                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.212799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2842890660                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    341250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3125859250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 862                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           431                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12853942.575406                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    63469956.578556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          431    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1235625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1323022375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             431                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6806690125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5540049250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       123527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123527                       # number of overall hits
system.cpu.icache.overall_hits::total          123527                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          242                       # number of overall misses
system.cpu.icache.overall_misses::total           242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10511250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10511250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10511250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10511250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123769                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001955                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001955                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001955                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001955                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.917355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.917355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.917355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.917355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10129375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10129375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10129375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10129375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001955                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001955                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001955                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001955                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.921488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.921488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.921488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.921488                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10511250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10511250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.917355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.917355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10129375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10129375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001955                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.921488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.921488                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.222760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2273734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               467                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4868.809422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.222760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            247780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           247780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       142779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           142779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       142779                       # number of overall hits
system.cpu.dcache.overall_hits::total          142779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          704                       # number of overall misses
system.cpu.dcache.overall_misses::total           704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53226000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53226000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       143483                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75605.113636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75605.113636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75605.113636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75605.113636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          283                       # number of writebacks
system.cpu.dcache.writebacks::total               283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41147000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41147000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9718375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9718375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75499.082569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75499.082569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75499.082569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75499.082569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.560276                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.560276                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        90138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           90138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27899375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27899375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        90499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        90499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77283.587258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77283.587258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          447                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          447                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9718375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9718375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75713.296399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75713.296399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.331096                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.331096                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25326625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25326625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73838.556851                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73838.556851                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13814500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13814500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003473                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75078.804348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75078.804348                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           421.956270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              276723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               894                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            309.533557                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   421.956270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.824133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.824133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            574477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           574477                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12346739375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
