 
ANSYS Electronics Desktop Version 2019.3.7, Build: 2019-11-19 10:57:41
Location: C:\Program Files\AnsysEM\AnsysEM19.5\Win64\ansysedt.exe
Batch Script: O:/68707/RZ/ChipDesign/SWIFT/lumpedR1/YRestR1_ansysRunSimulator.py
Starting Batch Run: 8:36:22 PM  Oct 07, 2020
Running as user: NIST\68707
Temp directory: C:\Users\68707\AppData\Local\Temp
Project directory: C:\Users\68707\Documents\Ansoft
[info] Project:YRestR1, Design:Netlist, (info): Processing circuit for new analysis. (8:36:36 PM  Oct 07, 2020)
[warning] Project:YRestR1, Design:Netlist, models:resistor(warning): rr1pad1_r1pad2 - Resistance value less than RESMIN, resetting value to 1e-05 (8:36:42 PM  Oct 07, 2020)
[warning] Project:YRestR1, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (8:36:42 PM  Oct 07, 2020)
[info] Project:YRestR1, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (8:36:42 PM  Oct 07, 2020)
[warning] Project:YRestR1, Design:Netlist, diagnostics(warning): Only one connection for node net_r1pad1. (8:36:42 PM  Oct 07, 2020)
[info] Project:YRestR1, Design:Netlist, (info): Starting analysis type LNA. (8:36:42 PM  Oct 07, 2020)
[info] Project:YRestR1, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:05 (8:36:42 PM  Oct 07, 2020)
Stopping Batch Run: 8:36:45 PM  Oct 07, 2020
