EESchema-LIBRARY Version 2.3  30/07/2023-16:18:39
# Converted with eagle-lbr2kicad-1.0.ulp Version:3.10  Build Date:20-April-2017  USE THIS PROGRAM AT YOUR OWN RISK
# devicesets = 5  devicescount =5
#
# GS2970     # GS2970
#
DEF GS2970 IC 0 40 Y Y 1 L N
F0 "IC" -2200 1400 45 H V L BNN
F1 "GS2970" -2200 1300 45 H V L BNN
F2 "gennum_LBGA100" 30 150 20 H I C CNN
$FPLIST
 *LBGA100*
$ENDFPLIST
DRAW
X ~CS~_TMS F7 -200 600 200 R 40 40 1 1 I 
X ~RC_BYP G3 -200 0 200 R 40 40 1 1 I 
X ~RESET_TRSTIN C7 -1200 1100 200 R 40 40 1 1 O 
X ~SDI D1 -1200 700 200 R 40 40 1 1 I 
X ~SDO K1 800 -300 200 R 40 40 1 1 O 
X ~SMPTE_BYPASS G7 -200 -400 200 R 40 40 1 1 B 
X 20BIT/10BIT H7 800 1100 200 R 40 40 1 1 I 
X ACLK J4 800 400 200 R 40 40 1 1 O 
X AMCLK K4 800 -600 200 R 40 40 1 1 O 
X AOUT_1/2 J3 800 500 200 R 40 40 1 1 O 
X AOUT_3/4 K3 800 -500 200 R 40 40 1 1 O 
X AOUT_5/6 J5 800 300 200 R 40 40 1 1 O 
X AOUT_7/8 K5 800 -700 200 R 40 40 1 1 O 
X AUDIO_EN/~DIS H3 -200 -1000 200 R 40 40 1 1 I 
X A_GND C2 -2200 -900 200 R 40 40 1 1 W 
X A_GND D2 -1200 600 200 R 40 40 1 1 W 
X A_GND D3 -1200 500 200 R 40 40 1 1 W 
X A_GND E3 -1200 -500 200 R 40 40 1 1 W 
X A_GND F3 -200 1000 200 R 40 40 1 1 W 
X A_VDD B1 -2200 200 200 R 40 40 1 1 W 
X BUFF_GND H2 -200 -900 200 R 40 40 1 1 W 
X BUFF_VDD H1 -200 -800 200 R 40 40 1 1 W 
X CORE_GND D5 -1200 300 200 R 40 40 1 1 W 
X CORE_GND E5 -1200 -700 200 R 40 40 1 1 W 
X CORE_GND F5 -200 800 200 R 40 40 1 1 W 
X CORE_GND G5 -200 -200 200 R 40 40 1 1 W 
X CORE_VDD D6 -1200 200 200 R 40 40 1 1 W 
X CORE_VDD E6 -1200 -800 200 R 40 40 1 1 W 
X CORE_VDD F6 -200 700 200 R 40 40 1 1 W 
X CORE_VDD G6 -200 -300 200 R 40 40 1 1 W 
X DOUT0 K8 800 -1000 200 R 40 40 1 1 O 
X DOUT1 J8 800 0 200 R 40 40 1 1 O 
X DOUT2 K9 800 -1100 200 R 40 40 1 1 O 
X DOUT3 K10 800 -1200 200 R 40 40 1 1 O 
X DOUT4 J9 800 -100 200 R 40 40 1 1 O 
X DOUT5 J10 800 -200 200 R 40 40 1 1 O 
X DOUT6 H9 800 900 200 R 40 40 1 1 O 
X DOUT7 H10 800 800 200 R 40 40 1 1 O 
X DOUT8 F9 -200 400 200 R 40 40 1 1 O 
X DOUT9 F10 -200 300 200 R 40 40 1 1 O 
X DOUT10 E9 -1200 -1100 200 R 40 40 1 1 O 
X DOUT11 E10 -1200 -1200 200 R 40 40 1 1 O 
X DOUT12 C8 -1200 1000 200 R 40 40 1 1 O 
X DOUT13 C10 -1200 800 200 R 40 40 1 1 O 
X DOUT14 C9 -1200 900 200 R 40 40 1 1 O 
X DOUT15 B10 -2200 -700 200 R 40 40 1 1 O 
X DOUT16 B9 -2200 -600 200 R 40 40 1 1 O 
X DOUT17 A10 -2200 300 200 R 40 40 1 1 O 
X DOUT18 A9 -2200 400 200 R 40 40 1 1 O 
X DOUT19 B8 -2200 -500 200 R 40 40 1 1 O 
X DVB_ASI G8 -200 -500 200 R 40 40 1 1 B 
X IOPROC_EN/~DIS H8 800 1000 200 R 40 40 1 1 I 
X IO_GND B7 -2200 -400 200 R 40 40 1 1 W 
X IO_GND D9 -1200 -100 200 R 40 40 1 1 W 
X IO_GND G9 -200 -600 200 R 40 40 1 1 W 
X IO_GND J7 800 100 200 R 40 40 1 1 W 
X IO_VDD A7 -2200 600 200 R 40 40 1 1 W 
X IO_VDD D10 -1200 -200 200 R 40 40 1 1 W 
X IO_VDD G10 -200 -700 200 R 40 40 1 1 W 
X IO_VDD K7 800 -900 200 R 40 40 1 1 W 
X JTAG/~HOST D8 -1200 0 200 R 40 40 1 1 I 
X LB_CONT A3 -2200 1000 200 R 40 40 1 1 I 
X LF A2 -2200 1100 200 R 40 40 1 1 I 
X PCLK A8 -2200 500 200 R 40 40 1 1 O 
X PLL_GND D4 -1200 400 200 R 40 40 1 1 W 
X PLL_GND E4 -1200 -600 200 R 40 40 1 1 W 
X PLL_GND F4 -200 900 200 R 40 40 1 1 W 
X PLL_VDD B2 -2200 100 200 R 40 40 1 1 W 
X PLL_VDD C3 -2200 -1000 200 R 40 40 1 1 W 
X PLL_VDD C4 -2200 -1100 200 R 40 40 1 1 W 
X RSV B3 -2200 0 200 R 40 40 1 1 U 
X RSV F2 -200 1100 200 R 40 40 1 1 U 
X RSV G1 -200 200 200 R 40 40 1 1 U 
X RSV G2 -200 100 200 R 40 40 1 1 U 
X RSV G4 -200 -100 200 R 40 40 1 1 U 
X SCLK_TCK F8 -200 500 200 R 40 40 1 1 I 
X SDI C1 -2200 -800 200 R 40 40 1 1 I 
X SDIN_TDIIN E8 -1200 -1000 200 R 40 40 1 1 O 
X SDI_GND E2 -1200 -400 200 R 40 40 1 1 W 
X SDI_VDD E1 -1200 -300 200 R 40 40 1 1 W 
X SDO J1 800 700 200 R 40 40 1 1 O 
X SDOUT_TDO E7 -1200 -900 200 R 40 40 1 1 O 
X SDO_EN/~DIS J2 800 600 200 R 40 40 1 1 I 
X STANDBY K2 800 -400 200 R 40 40 1 1 I 
X STAT0 A5 -2200 800 200 R 40 40 1 1 O 
X STAT1 A6 -2200 700 200 R 40 40 1 1 O 
X STAT2 B5 -2200 -200 200 R 40 40 1 1 O 
X STAT3 B6 -2200 -300 200 R 40 40 1 1 O 
X STAT4 C5 -2200 -1200 200 R 40 40 1 1 O 
X STAT5 C6 -1200 1200 200 R 40 40 1 1 O 
X SW_EN D7 -1200 100 200 R 40 40 1 1 I 
X TERM F1 -200 1200 200 R 40 40 1 1 I 
X TIM_861 H5 -200 -1200 200 R 40 40 1 1 I 
X VBG A1 -2200 1200 200 R 40 40 1 1 I 
X VCO_GND B4 -2200 -100 200 R 40 40 1 1 W 
X VCO_VDD A4 -2200 900 200 R 40 40 1 1 W 
X WCLK H4 -200 -1100 200 R 40 40 1 1 O 
X XTAL1 K6 800 -800 200 R 40 40 1 1 I 
X XTAL2 J6 800 200 200 R 40 40 1 1 I 
X XTAL_OUT H6 800 1200 200 R 40 40 1 1 O 
ENDDRAW
ENDDEF
#
# GS2974     # GS2974
#
DEF GS2974 IC 0 40 Y Y 1 L N
F0 "IC" -500 550 45 H V L BNN
F1 "GS2974" -500 -700 45 H V L BNN
F2 "gennum_QFN16-4X4" 30 150 20 H I C CNN
$FPLIST
 *QFN16-4X4*
$ENDFPLIST
DRAW
P 2 1 0 0 -500 500 600 500 N
P 2 1 0 0 600 500 600 -600 N
P 2 1 0 0 600 -600 -500 -600 N
P 2 1 0 0 -500 -600 -500 500 N
X ~AGC 6 -600 -100 100 R 40 40 1 1 P 
X ~CD 15 700 300 100 L 40 40 1 1 O 
X ~SDI 3 -600 100 100 R 40 40 1 1 I 
X ~SDO 10 700 -200 100 L 40 40 1 1 O 
X AGC 5 -600 0 100 R 40 40 1 1 P 
X BYPASS 7 -600 -200 100 R 40 40 1 1 I 
X EXP EXP -600 -500 100 R 40 40 1 1 W 
X MCLADJ 8 -600 -300 100 R 40 40 1 1 I 
X MUTE 14 700 200 100 L 40 40 1 1 I 
X SDI 2 -600 200 100 R 40 40 1 1 I 
X SDO 11 700 -100 100 L 40 40 1 1 O 
X VCC_A 16 700 400 100 L 40 40 1 1 W 
X VCC_D 13 700 100 100 L 40 40 1 1 W 
X VCC_E 12 700 0 100 L 40 40 1 1 W 
X VEE_A 1 -600 400 100 R 40 40 1 1 W 
X VEE_A 4 -600 300 100 R 40 40 1 1 W 
X VEE_D 9 700 -300 100 L 40 40 1 1 W 
ENDDRAW
ENDDEF
#
# GS4910B     # GS4910B
#
DEF GS4910B IC 0 40 Y Y 1 L N
F0 "IC" -200 50 45 H V L BNN
F1 "GS4910B" -200 -100 45 H V L BNN
F2 "gennum_QFN64-9X9" 30 150 20 H I C CNN
$FPLIST
 *QFN64-9X9*
$ENDFPLIST
DRAW
P 2 1 0 0 -1500 -1500 1400 -1500 N
P 2 1 0 0 1400 -1500 1400 1400 N
P 2 1 0 0 1400 1400 -1500 1400 N
P 2 1 0 0 -1500 1400 -1500 -1500 N
X ~CS~_TMS 60 -400 1600 200 D 40 40 1 1 I 
X ~GENCLOCK 64 -800 1600 200 D 40 40 1 1 I 
X ~PCLK3 46 1600 500 200 L 40 40 1 1 O 
X ~RESET 61 -500 1600 200 D 40 40 1 1 I 
X 10FID 15 -1700 -700 200 R 40 40 1 1 I 
X AGND 12 -1700 -400 200 R 40 40 1 1 W 
X AGND 32 700 -1700 200 U 40 40 1 1 W 
X AGND 33 1600 -800 200 L 40 40 1 1 W 
X AGND 34 1600 -700 200 L 40 40 1 1 W 
X AUD_PLL_GND 13 -1700 -500 200 R 40 40 1 1 W 
X AUD_PLL_VDD 14 -1700 -600 200 R 40 40 1 1 W 
X AVDD 10 -1700 -200 200 R 40 40 1 1 W 
X CORE_GND 9 -1700 -100 200 R 40 40 1 1 W 
X CORE_VDD 26 100 -1700 200 U 40 40 1 1 W 
X CORE_VDD 44 1600 300 200 L 40 40 1 1 W 
X FSYNC 19 -600 -1700 200 U 40 40 1 1 I 
X HSYNC 16 -1700 -800 200 R 40 40 1 1 I 
X IO_VDD 18 -700 -1700 200 U 40 40 1 1 W 
X IO_VDD 31 600 -1700 200 U 40 40 1 1 W 
X IO_VDD 38 1600 -300 200 L 40 40 1 1 W 
X IO_VDD 50 600 1600 200 D 40 40 1 1 W 
X IO_VDD 62 -600 1600 200 D 40 40 1 1 W 
X JTAG/~HOST 56 0 1600 200 D 40 40 1 1 I 
X LOCK_LOST 1 -1700 700 200 R 40 40 1 1 O 
X LVDS/PCLK3_GND 48 1600 700 200 L 40 40 1 1 W 
X LVDS/PCLK3_VDD 45 1600 400 200 L 40 40 1 1 W 
X NC 11 -1700 -300 200 R 40 40 1 1 U 
X NC 20 -500 -1700 200 U 40 40 1 1 U 
X NC 28 300 -1700 200 U 40 40 1 1 U 
X NC 29 400 -1700 200 U 40 40 1 1 U 
X NC 30 500 -1700 200 U 40 40 1 1 U 
X NC 63 -700 1600 200 D 40 40 1 1 U 
X PCLK1 51 500 1600 200 D 40 40 1 1 O 
X PCLK1&2_GND 52 400 1600 200 D 40 40 1 1 W 
X PCLK1&2_VDD 53 300 1600 200 D 40 40 1 1 W 
X PCLK2 49 700 1600 200 D 40 40 1 1 O 
X PCLK3 47 1600 600 200 L 40 40 1 1 O 
X PHS_GND 55 100 1600 200 D 40 40 1 1 W 
X PHS_VDD 54 200 1600 200 D 40 40 1 1 W 
X REF_LOST 2 -1700 600 200 R 40 40 1 1 O 
X SCLK_TCLK 57 -100 1600 200 D 40 40 1 1 I 
X SDIN_TDI 58 -200 1600 200 D 40 40 1 1 I 
X SDOUT_TDO 59 -300 1600 200 D 40 40 1 1 O 
X TIMING_OUT_1 35 1600 -600 200 L 40 40 1 1 O 
X TIMING_OUT_2 36 1600 -500 200 L 40 40 1 1 O 
X TIMING_OUT_3 37 1600 -400 200 L 40 40 1 1 O 
X TIMING_OUT_4 39 1600 -200 200 L 40 40 1 1 O 
X TIMING_OUT_5 40 1600 -100 200 L 40 40 1 1 O 
X TIMING_OUT_6 41 1600 0 200 L 40 40 1 1 O 
X TIMING_OUT_7 42 1600 100 200 L 40 40 1 1 O 
X TIMING_OUT_8 43 1600 200 200 L 40 40 1 1 O 
X VID_PLL_GND 4 -1700 400 200 R 40 40 1 1 W 
X VID_PLL_VDD 3 -1700 500 200 R 40 40 1 1 W 
X VID_STD0 21 -400 -1700 200 U 40 40 1 1 I 
X VID_STD1 22 -300 -1700 200 U 40 40 1 1 I 
X VID_STD2 23 -200 -1700 200 U 40 40 1 1 I 
X VID_STD3 24 -100 -1700 200 U 40 40 1 1 I 
X VID_STD4 25 0 -1700 200 U 40 40 1 1 I 
X VID_STD5 27 200 -1700 200 U 40 40 1 1 I 
X VSYNC 17 -800 -1700 200 U 40 40 1 1 I 
X X1 6 -1700 200 200 R 40 40 1 1 I 
X X2 7 -1700 100 200 R 40 40 1 1 O 
X XTAL_GND 8 -1700 0 200 R 40 40 1 1 W 
X XTAL_VDD 5 -1700 300 200 R 40 40 1 1 W 
ENDDRAW
ENDDEF
#
# GS4911B     # GS4911B
#
DEF GS4911B IC 0 40 Y Y 1 L N
F0 "IC" -200 50 45 H V L BNN
F1 "GS4911B" -200 -100 45 H V L BNN
F2 "gennum_QFN64-9X9" 30 150 20 H I C CNN
$FPLIST
 *QFN64-9X9*
$ENDFPLIST
DRAW
P 2 1 0 0 -1500 -1500 1400 -1500 N
P 2 1 0 0 1400 -1500 1400 1400 N
P 2 1 0 0 1400 1400 -1500 1400 N
P 2 1 0 0 -1500 1400 -1500 -1500 N
X ~CS~_TMS 60 -400 1500 100 D 40 40 1 1 I 
X ~GENCLOCK 64 -800 1500 100 D 40 40 1 1 I 
X ~PCLK3 46 1500 500 100 L 40 40 1 1 O 
X ~RESET 61 -500 1500 100 D 40 40 1 1 I 
X 10FID 15 -1600 -700 100 R 40 40 1 1 I 
X ACLK1 28 300 -1600 100 U 40 40 1 1 O 
X ACLK2 29 400 -1600 100 U 40 40 1 1 O 
X ACLK3 30 500 -1600 100 U 40 40 1 1 O 
X AGND 12 -1600 -400 100 R 40 40 1 1 W 
X ASR_SEL0 34 1500 -700 100 L 40 40 1 1 I 
X ASR_SEL1 33 1500 -800 100 L 40 40 1 1 I 
X ASR_SEL2 32 700 -1600 100 U 40 40 1 1 I 
X AUD_PLL_GND 13 -1600 -500 100 R 40 40 1 1 W 
X AUD_PLL_VDD 14 -1600 -600 100 R 40 40 1 1 W 
X AVDD 10 -1600 -200 100 R 40 40 1 1 W 
X CORE_GND 9 -1600 -100 100 R 40 40 1 1 W 
X CORE_VDD 26 100 -1600 100 U 40 40 1 1 W 
X CORE_VDD 44 1500 300 100 L 40 40 1 1 W 
X FSYNC 19 -600 -1600 100 U 40 40 1 1 I 
X HSYNC 16 -1600 -800 100 R 40 40 1 1 I 
X IO_VDD 18 -700 -1600 100 U 40 40 1 1 W 
X IO_VDD 31 600 -1600 100 U 40 40 1 1 W 
X IO_VDD 38 1500 -300 100 L 40 40 1 1 W 
X IO_VDD 50 600 1500 100 D 40 40 1 1 W 
X IO_VDD 62 -600 1500 100 D 40 40 1 1 W 
X JTAG/~HOST 56 0 1500 100 D 40 40 1 1 I 
X LOCK_LOST 1 -1600 700 100 R 40 40 1 1 O 
X LVDS/PCLK3_GND 48 1500 700 100 L 40 40 1 1 W 
X LVDS/PCLK3_VDD 45 1500 400 100 L 40 40 1 1 W 
X NC 11 -1600 -300 100 R 40 40 1 1 U 
X NC 20 -500 -1600 100 U 40 40 1 1 U 
X NC 63 -700 1500 100 D 40 40 1 1 U 
X PCLK1 51 500 1500 100 D 40 40 1 1 O 
X PCLK1&2_GND 52 400 1500 100 D 40 40 1 1 W 
X PCLK1&2_VDD 53 300 1500 100 D 40 40 1 1 W 
X PCLK2 49 700 1500 100 D 40 40 1 1 O 
X PCLK3 47 1500 600 100 L 40 40 1 1 O 
X PHS_GND 55 100 1500 100 D 40 40 1 1 W 
X PHS_VDD 54 200 1500 100 D 40 40 1 1 W 
X REF_LOST 2 -1600 600 100 R 40 40 1 1 O 
X SCLK_TCLK 57 -100 1500 100 D 40 40 1 1 I 
X SDIN_TDI 58 -200 1500 100 D 40 40 1 1 I 
X SDOUT_TDO 59 -300 1500 100 D 40 40 1 1 O 
X TIMING_OUT_1 35 1500 -600 100 L 40 40 1 1 O 
X TIMING_OUT_2 36 1500 -500 100 L 40 40 1 1 O 
X TIMING_OUT_3 37 1500 -400 100 L 40 40 1 1 O 
X TIMING_OUT_4 39 1500 -200 100 L 40 40 1 1 O 
X TIMING_OUT_5 40 1500 -100 100 L 40 40 1 1 O 
X TIMING_OUT_6 41 1500 0 100 L 40 40 1 1 O 
X TIMING_OUT_7 42 1500 100 100 L 40 40 1 1 O 
X TIMING_OUT_8 43 1500 200 100 L 40 40 1 1 O 
X VID_PLL_GND 4 -1600 400 100 R 40 40 1 1 W 
X VID_PLL_VDD 3 -1600 500 100 R 40 40 1 1 W 
X VID_STD0 21 -400 -1600 100 U 40 40 1 1 I 
X VID_STD1 22 -300 -1600 100 U 40 40 1 1 I 
X VID_STD2 23 -200 -1600 100 U 40 40 1 1 I 
X VID_STD3 24 -100 -1600 100 U 40 40 1 1 I 
X VID_STD4 25 0 -1600 100 U 40 40 1 1 I 
X VID_STD5 27 200 -1600 100 U 40 40 1 1 I 
X VSYNC 17 -800 -1600 100 U 40 40 1 1 I 
X X1 6 -1600 200 100 R 40 40 1 1 I 
X X2 7 -1600 100 100 R 40 40 1 1 O 
X XTAL_GND 8 -1600 0 100 R 40 40 1 1 W 
X XTAL_VDD 5 -1600 300 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF
#
# GS4915     # GS4915
#
DEF GS4915 IC 0 40 Y Y 1 L N
F0 "IC" -200 -50 45 H V L BNN
F1 "GS4915" -200 -200 45 H V L BNN
F2 "gennum_QFN40-6X6" 30 150 20 H I C CNN
$FPLIST
 *QFN40-6X6*
$ENDFPLIST
DRAW
P 2 1 0 0 -1000 -1100 1000 -1100 N
P 2 1 0 0 1000 -1100 1000 1000 N
P 2 1 0 0 1000 1000 -1000 1000 N
P 2 1 0 0 -1000 1000 -1000 -1100 N
X ~CLKIN 5 -1100 0 100 R 40 40 1 1 I 
X ~CLKOUT 28 1100 200 100 L 40 40 1 1 O 
X ~VCO 34 100 1100 100 D 40 40 1 1 I 
X AGND 2 -1100 300 100 R 40 40 1 1 W 
X AGND 6 -1100 -100 100 R 40 40 1 1 W 
X AGND 9 -1100 -400 100 R 40 40 1 1 W 
X AGND 26 1100 0 100 L 40 40 1 1 W 
X AGND 30 1100 400 100 L 40 40 1 1 W 
X AGND 31 400 1100 100 D 40 40 1 1 W 
X AGND 40 -500 1100 100 D 40 40 1 1 W 
X AUTOBYPASS 14 -200 -1200 100 U 40 40 1 1 I 
X BYPASS 13 -300 -1200 100 U 40 40 1 1 I 
X CLKIN 4 -1100 100 100 R 40 40 1 1 I 
X CLKIN_SE 8 -1100 -300 100 R 40 40 1 1 I 
X CLKOUT 29 1100 300 100 L 40 40 1 1 O 
X CLKOUT_SE 24 1100 -200 100 L 40 40 1 1 O 
X CP_RES 37 -200 1100 100 D 40 40 1 1 I 
X CP_VDD 38 -300 1100 100 D 40 40 1 1 W 
X DIFF_OUT_VDD 27 1100 100 100 L 40 40 1 1 W 
X DIV_VDD 32 300 1100 100 D 40 40 1 1 W 
X DOUBLE 18 200 -1200 100 U 40 40 1 1 I 
X D_VDD 15 -100 -1200 100 U 40 40 1 1 W 
X D_VDD 25 1100 -100 100 L 40 40 1 1 W 
X FCTRL0 16 0 -1200 100 U 40 40 1 1 I 
X FCTRL1 17 100 -1200 100 U 40 40 1 1 I 
X GND 12 -400 -1200 100 U 40 40 1 1 W 
X GND 20 400 -1200 100 U 40 40 1 1 W 
X GND 22 1100 -400 100 L 40 40 1 1 W 
X IN_VDD 7 -1100 -200 100 R 40 40 1 1 W 
X IPSEL 11 -500 -1200 100 U 40 40 1 1 I 
X LF 36 -100 1100 100 D 40 40 1 1 I 
X LOCK 21 1100 -500 100 L 40 40 1 1 O 
X PD_VDD 3 -1100 200 100 R 40 40 1 1 W 
X REG_VDD 1 -1100 400 100 R 40 40 1 1 W 
X RESET 10 -1100 -500 100 R 40 40 1 1 I 
X SE_VDD 23 1100 -300 100 L 40 40 1 1 W 
X SKEW_EN 19 300 -1200 100 U 40 40 1 1 I 
X VCO 33 200 1100 100 D 40 40 1 1 I 
X VCO_GND 35 0 1100 100 D 40 40 1 1 W 
X VCO_VDD 39 -400 1100 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF
#End Library