
*** Running vivado
    with args -log BallMaze.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BallMaze.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source BallMaze.tcl -notrace
Command: synth_design -top BallMaze -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.980 ; gain = 100.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BallMaze' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:3]
	Parameter HD bound to: 1280 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HR bound to: 112 - type: integer 
	Parameter HB bound to: 248 - type: integer 
	Parameter HT bound to: 1688 - type: integer 
	Parameter VD bound to: 1024 - type: integer 
	Parameter VF bound to: 1 - type: integer 
	Parameter VR bound to: 3 - type: integer 
	Parameter VB bound to: 38 - type: integer 
	Parameter VT bound to: 1066 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:52]
INFO: [Synth 8-3876] $readmem data file 'BallMazeTileRom.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:53]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:58]
INFO: [Synth 8-3876] $readmem data file 'BallMazeTileSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:59]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:69]
INFO: [Synth 8-3876] $readmem data file 'BallMazeSprite.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:70]
INFO: [Synth 8-6157] synthesizing module 'free_run_shift_reg' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/free_run_shift_reg.sv:3]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'free_run_shift_reg' (1#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/free_run_shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'videoClk108MHz' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/videoClk108MHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'videoClk108MHz' (5#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/videoClk108MHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'BallMotion' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:4]
	Parameter START_X bound to: 128 - type: integer 
	Parameter START_Y bound to: 188 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/mod_m_counter.sv:2]
	Parameter M bound to: 1350000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (6#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/mod_m_counter.sv:2]
WARNING: [Synth 8-6014] Unused sequential element xAccelPositive_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:106]
WARNING: [Synth 8-6014] Unused sequential element xAcceleration_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:109]
WARNING: [Synth 8-6014] Unused sequential element xAccel_stg2_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:130]
WARNING: [Synth 8-6014] Unused sequential element xPos_stg2_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:131]
WARNING: [Synth 8-6014] Unused sequential element yAccelPositive_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:137]
WARNING: [Synth 8-6014] Unused sequential element YAcceleration_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:140]
WARNING: [Synth 8-6014] Unused sequential element yAccel_stg2_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:161]
WARNING: [Synth 8-6014] Unused sequential element yPos_stg2_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:162]
INFO: [Synth 8-4471] merging register 'ballRow_reg[7:0]' into 'ballColumn_reg[7:0]' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:199]
WARNING: [Synth 8-6014] Unused sequential element ballRow_reg was removed.  [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'BallMotion' (7#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMotion.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'BallMaze' (8#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:3]
WARNING: [Synth 8-3331] design BallMotion has unconnected port resetPressed
WARNING: [Synth 8-3331] design BallMotion has unconnected port up
WARNING: [Synth 8-3331] design BallMotion has unconnected port down
WARNING: [Synth 8-3331] design BallMotion has unconnected port left
WARNING: [Synth 8-3331] design BallMotion has unconnected port right
WARNING: [Synth 8-3331] design BallMotion has unconnected port wallAboveball
WARNING: [Synth 8-3331] design BallMotion has unconnected port wallRightOfball
WARNING: [Synth 8-3331] design BallMotion has unconnected port wallLeftOfball
WARNING: [Synth 8-3331] design BallMotion has unconnected port wallBelowball
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.523 ; gain = 157.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.523 ; gain = 157.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.523 ; gain = 157.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.xdc]
Finished Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BallMaze_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BallMaze_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 764.301 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 764.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 764.301 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 764.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "BallMazeTileMapRom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "BallMazeTileSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ballSpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ballMotion0/ballRowTick' (mod_m_counter) to 'ballMotion0/ballColumnTick'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BallMaze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 10    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module free_run_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module BallMotion 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ballTopRow_reg[7:0]' into 'ballLeftColumn_reg[7:0]' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:118]
INFO: [Synth 8-4471] merging register 'ballBottomRow_reg[7:0]' into 'ballRightColumn_reg[7:0]' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.sv:119]
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3331] design BallMaze has unconnected port CPU_RESETN
WARNING: [Synth 8-3331] design BallMaze has unconnected port BTNU
WARNING: [Synth 8-3331] design BallMaze has unconnected port BTND
WARNING: [Synth 8-3331] design BallMaze has unconnected port BTNL
WARNING: [Synth 8-3331] design BallMaze has unconnected port BTNR
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[6]' (FD) to 'ballMotion0/ballColumn_reg[4]'
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[5]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ballMotion0/ballColumn_reg[4] )
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[3]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[0]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[1]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[2]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballMotion0/ballColumn_reg[7]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[0]' (FDE) to 'ballLeftColumn_reg[1]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[1]' (FDE) to 'ballLeftColumn_reg[2]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[0]' (FD) to 'videoPixelRGB_stg4_reg[2]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[1]' (FD) to 'videoPixelRGB_stg4_reg[3]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[4]' (FD) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\videoPixelRGB_stg4_reg[5] )
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[6]' (FD) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[7]' (FD) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[8]' (FD) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[9]' (FD) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[10]' (FD) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[0]' (FDR) to 'videoPixelRGB_stg5_reg[2]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[1]' (FDR) to 'videoPixelRGB_stg5_reg[3]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[4]' (FDS) to 'videoPixelRGB_stg5_reg[5]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[6]' (FDS) to 'videoPixelRGB_stg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[7]' (FDS) to 'videoPixelRGB_stg5_reg[8]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[8]' (FDS) to 'videoPixelRGB_stg5_reg[9]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[9]' (FDS) to 'videoPixelRGB_stg5_reg[10]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[10]' (FDS) to 'videoPixelRGB_stg5_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[0]' (FDR) to 'VGA_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[1]' (FDR) to 'VGA_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[0]' (FDR) to 'VGA_G_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[2]' (FDR) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[3]' (FDR) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[0]' (FDR) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[1]' (FDR) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[2]' (FDR) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[0]' (FDE) to 'ballLeftColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[1]' (FDE) to 'ballLeftColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[2]' (FDE) to 'ballLeftColumn_reg[4]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[3]' (FDE) to 'ballLeftColumn_reg[6]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[4]' (FDE) to 'ballLeftColumn_reg[5]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[5]' (FDE) to 'ballLeftColumn_reg[7]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[6]' (FDE) to 'ballRightColumn_reg[6]'
INFO: [Synth 8-3886] merging instance 'ballLeftColumn_reg[7]' (FDE) to 'ballRightColumn_reg[7]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[2]' (FDE) to 'ballRightColumn_reg[6]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[3]' (FDE) to 'ballRightColumn_reg[7]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[4]' (FDE) to 'ballRightColumn_reg[6]'
INFO: [Synth 8-3886] merging instance 'ballRightColumn_reg[5]' (FDE) to 'ballRightColumn_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ballRightColumn_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballRightColumn_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|BallMaze    | p_0_out    | 1024x6        | LUT            | 
|BallMaze    | p_0_out    | 1024x6        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_16/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_23/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 764.301 ; gain = 502.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 782.703 ; gain = 521.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BallMaze    | videoRow_stg5_reg[10]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|BallMaze    | videoColumn_stg5_reg[10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     4|
|3     |LUT1       |     4|
|4     |LUT2       |    35|
|5     |LUT3       |     7|
|6     |LUT4       |     6|
|7     |LUT5       |     8|
|8     |LUT6       |   102|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    38|
|11    |MUXF8      |    19|
|12    |RAMB18E1_3 |     1|
|13    |RAMB18E1_4 |     1|
|14    |SRL16E     |     6|
|15    |FDRE       |   104|
|16    |FDSE       |     2|
|17    |IBUF       |     1|
|18    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   355|
|2     |  videoClk108MHz_0 |videoClk108MHz |     4|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 784.480 ; gain = 177.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 784.480 ; gain = 522.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 786.012 ; gain = 535.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/BallMaze/BallMaze.runs/synth_1/BallMaze.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BallMaze_utilization_synth.rpt -pb BallMaze_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 13:36:15 2019...
