
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009630  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080098d0  080098d0  0000a8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099a4  080099a4  0000b064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080099a4  080099a4  0000b064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080099a4  080099a4  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099a4  080099a4  0000a9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099a8  080099a8  0000a9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  24000000  080099ac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d08  24000064  08009a10  0000b064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004d6c  08009a10  0000bd6c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ff2  00000000  00000000  0000b092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004255  00000000  00000000  0002e084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d48  00000000  00000000  000322e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000168f  00000000  00000000  00034028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003fa7e  00000000  00000000  000356b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021fcb  00000000  00000000  00075135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a9f60  00000000  00000000  00097100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00241060  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080ac  00000000  00000000  002410a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00249150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000064 	.word	0x24000064
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080098b8 	.word	0x080098b8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000068 	.word	0x24000068
 80002dc:	080098b8 	.word	0x080098b8

080002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e4:	4b49      	ldr	r3, [pc, #292]	@ (800040c <SystemInit+0x12c>)
 80002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ea:	4a48      	ldr	r2, [pc, #288]	@ (800040c <SystemInit+0x12c>)
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002f4:	4b45      	ldr	r3, [pc, #276]	@ (800040c <SystemInit+0x12c>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	4a44      	ldr	r2, [pc, #272]	@ (800040c <SystemInit+0x12c>)
 80002fa:	f043 0310 	orr.w	r3, r3, #16
 80002fe:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000300:	4b43      	ldr	r3, [pc, #268]	@ (8000410 <SystemInit+0x130>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	f003 030f 	and.w	r3, r3, #15
 8000308:	2b06      	cmp	r3, #6
 800030a:	d807      	bhi.n	800031c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800030c:	4b40      	ldr	r3, [pc, #256]	@ (8000410 <SystemInit+0x130>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f023 030f 	bic.w	r3, r3, #15
 8000314:	4a3e      	ldr	r2, [pc, #248]	@ (8000410 <SystemInit+0x130>)
 8000316:	f043 0307 	orr.w	r3, r3, #7
 800031a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800031c:	4b3d      	ldr	r3, [pc, #244]	@ (8000414 <SystemInit+0x134>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a3c      	ldr	r2, [pc, #240]	@ (8000414 <SystemInit+0x134>)
 8000322:	f043 0301 	orr.w	r3, r3, #1
 8000326:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000328:	4b3a      	ldr	r3, [pc, #232]	@ (8000414 <SystemInit+0x134>)
 800032a:	2200      	movs	r2, #0
 800032c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800032e:	4b39      	ldr	r3, [pc, #228]	@ (8000414 <SystemInit+0x134>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4938      	ldr	r1, [pc, #224]	@ (8000414 <SystemInit+0x134>)
 8000334:	4b38      	ldr	r3, [pc, #224]	@ (8000418 <SystemInit+0x138>)
 8000336:	4013      	ands	r3, r2
 8000338:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800033a:	4b35      	ldr	r3, [pc, #212]	@ (8000410 <SystemInit+0x130>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	f003 0308 	and.w	r3, r3, #8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d007      	beq.n	8000356 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000346:	4b32      	ldr	r3, [pc, #200]	@ (8000410 <SystemInit+0x130>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	f023 030f 	bic.w	r3, r3, #15
 800034e:	4a30      	ldr	r2, [pc, #192]	@ (8000410 <SystemInit+0x130>)
 8000350:	f043 0307 	orr.w	r3, r3, #7
 8000354:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000356:	4b2f      	ldr	r3, [pc, #188]	@ (8000414 <SystemInit+0x134>)
 8000358:	2200      	movs	r2, #0
 800035a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800035c:	4b2d      	ldr	r3, [pc, #180]	@ (8000414 <SystemInit+0x134>)
 800035e:	2200      	movs	r2, #0
 8000360:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000362:	4b2c      	ldr	r3, [pc, #176]	@ (8000414 <SystemInit+0x134>)
 8000364:	2200      	movs	r2, #0
 8000366:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000368:	4b2a      	ldr	r3, [pc, #168]	@ (8000414 <SystemInit+0x134>)
 800036a:	4a2c      	ldr	r2, [pc, #176]	@ (800041c <SystemInit+0x13c>)
 800036c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800036e:	4b29      	ldr	r3, [pc, #164]	@ (8000414 <SystemInit+0x134>)
 8000370:	4a2b      	ldr	r2, [pc, #172]	@ (8000420 <SystemInit+0x140>)
 8000372:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000374:	4b27      	ldr	r3, [pc, #156]	@ (8000414 <SystemInit+0x134>)
 8000376:	4a2b      	ldr	r2, [pc, #172]	@ (8000424 <SystemInit+0x144>)
 8000378:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800037a:	4b26      	ldr	r3, [pc, #152]	@ (8000414 <SystemInit+0x134>)
 800037c:	2200      	movs	r2, #0
 800037e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000380:	4b24      	ldr	r3, [pc, #144]	@ (8000414 <SystemInit+0x134>)
 8000382:	4a28      	ldr	r2, [pc, #160]	@ (8000424 <SystemInit+0x144>)
 8000384:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000386:	4b23      	ldr	r3, [pc, #140]	@ (8000414 <SystemInit+0x134>)
 8000388:	2200      	movs	r2, #0
 800038a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800038c:	4b21      	ldr	r3, [pc, #132]	@ (8000414 <SystemInit+0x134>)
 800038e:	4a25      	ldr	r2, [pc, #148]	@ (8000424 <SystemInit+0x144>)
 8000390:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000392:	4b20      	ldr	r3, [pc, #128]	@ (8000414 <SystemInit+0x134>)
 8000394:	2200      	movs	r2, #0
 8000396:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000398:	4b1e      	ldr	r3, [pc, #120]	@ (8000414 <SystemInit+0x134>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a1d      	ldr	r2, [pc, #116]	@ (8000414 <SystemInit+0x134>)
 800039e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80003a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000414 <SystemInit+0x134>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000428 <SystemInit+0x148>)
 80003ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000428 <SystemInit+0x148>)
 80003b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003b4:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003b6:	4b1d      	ldr	r3, [pc, #116]	@ (800042c <SystemInit+0x14c>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000430 <SystemInit+0x150>)
 80003bc:	4013      	ands	r3, r2
 80003be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003c2:	d202      	bcs.n	80003ca <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000434 <SystemInit+0x154>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003ca:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <SystemInit+0x134>)
 80003cc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d113      	bne.n	8000400 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000414 <SystemInit+0x134>)
 80003da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003de:	4a0d      	ldr	r2, [pc, #52]	@ (8000414 <SystemInit+0x134>)
 80003e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e8:	4b13      	ldr	r3, [pc, #76]	@ (8000438 <SystemInit+0x158>)
 80003ea:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003ee:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003f0:	4b08      	ldr	r3, [pc, #32]	@ (8000414 <SystemInit+0x134>)
 80003f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003f6:	4a07      	ldr	r2, [pc, #28]	@ (8000414 <SystemInit+0x134>)
 80003f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003fc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	e000ed00 	.word	0xe000ed00
 8000410:	52002000 	.word	0x52002000
 8000414:	58024400 	.word	0x58024400
 8000418:	eaf6ed7f 	.word	0xeaf6ed7f
 800041c:	02020200 	.word	0x02020200
 8000420:	01ff0000 	.word	0x01ff0000
 8000424:	01010280 	.word	0x01010280
 8000428:	580000c0 	.word	0x580000c0
 800042c:	5c001000 	.word	0x5c001000
 8000430:	ffff0000 	.word	0xffff0000
 8000434:	51008108 	.word	0x51008108
 8000438:	52004000 	.word	0x52004000

0800043c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000440:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000442:	68db      	ldr	r3, [r3, #12]
 8000444:	4a08      	ldr	r2, [pc, #32]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000446:	f023 0302 	bic.w	r3, r3, #2
 800044a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800044c:	bf00      	nop
 800044e:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <ExitRun0Mode+0x2c>)
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000456:	2b00      	cmp	r3, #0
 8000458:	d0f9      	beq.n	800044e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800045a:	bf00      	nop
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	58024800 	.word	0x58024800

0800046c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b08a      	sub	sp, #40	@ 0x28
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000472:	f107 031c 	add.w	r3, r7, #28
 8000476:	2200      	movs	r2, #0
 8000478:	601a      	str	r2, [r3, #0]
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800047e:	463b      	mov	r3, r7
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	611a      	str	r2, [r3, #16]
 800048c:	615a      	str	r2, [r3, #20]
 800048e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000490:	4b31      	ldr	r3, [pc, #196]	@ (8000558 <MX_ADC1_Init+0xec>)
 8000492:	4a32      	ldr	r2, [pc, #200]	@ (800055c <MX_ADC1_Init+0xf0>)
 8000494:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000496:	4b30      	ldr	r3, [pc, #192]	@ (8000558 <MX_ADC1_Init+0xec>)
 8000498:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800049c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800049e:	4b2e      	ldr	r3, [pc, #184]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004aa:	4b2b      	ldr	r3, [pc, #172]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004ac:	2204      	movs	r2, #4
 80004ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004b0:	4b29      	ldr	r3, [pc, #164]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004b6:	4b28      	ldr	r3, [pc, #160]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80004bc:	4b26      	ldr	r3, [pc, #152]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004be:	2201      	movs	r2, #1
 80004c0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004c2:	4b25      	ldr	r3, [pc, #148]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004c8:	4b23      	ldr	r3, [pc, #140]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004ce:	4b22      	ldr	r3, [pc, #136]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80004d4:	4b20      	ldr	r3, [pc, #128]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004da:	4b1f      	ldr	r3, [pc, #124]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004dc:	2200      	movs	r2, #0
 80004de:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80004e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80004e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80004ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004f4:	4818      	ldr	r0, [pc, #96]	@ (8000558 <MX_ADC1_Init+0xec>)
 80004f6:	f000 fe31 	bl	800115c <HAL_ADC_Init>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000500:	f000 fb24 	bl	8000b4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000504:	2300      	movs	r3, #0
 8000506:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000508:	f107 031c 	add.w	r3, r7, #28
 800050c:	4619      	mov	r1, r3
 800050e:	4812      	ldr	r0, [pc, #72]	@ (8000558 <MX_ADC1_Init+0xec>)
 8000510:	f001 fbe8 	bl	8001ce4 <HAL_ADCEx_MultiModeConfigChannel>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800051a:	f000 fb17 	bl	8000b4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800051e:	4b10      	ldr	r3, [pc, #64]	@ (8000560 <MX_ADC1_Init+0xf4>)
 8000520:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000522:	2306      	movs	r3, #6
 8000524:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000526:	2300      	movs	r3, #0
 8000528:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800052a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800052e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000530:	2304      	movs	r3, #4
 8000532:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000534:	2300      	movs	r3, #0
 8000536:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000538:	2300      	movs	r3, #0
 800053a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800053c:	463b      	mov	r3, r7
 800053e:	4619      	mov	r1, r3
 8000540:	4805      	ldr	r0, [pc, #20]	@ (8000558 <MX_ADC1_Init+0xec>)
 8000542:	f000 ffad 	bl	80014a0 <HAL_ADC_ConfigChannel>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800054c:	f000 fafe 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000550:	bf00      	nop
 8000552:	3728      	adds	r7, #40	@ 0x28
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	24000080 	.word	0x24000080
 800055c:	40022000 	.word	0x40022000
 8000560:	25b00200 	.word	0x25b00200

08000564 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b088      	sub	sp, #32
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]
 8000578:	615a      	str	r2, [r3, #20]
 800057a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800057c:	4b2b      	ldr	r3, [pc, #172]	@ (800062c <MX_ADC2_Init+0xc8>)
 800057e:	4a2c      	ldr	r2, [pc, #176]	@ (8000630 <MX_ADC2_Init+0xcc>)
 8000580:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000582:	4b2a      	ldr	r3, [pc, #168]	@ (800062c <MX_ADC2_Init+0xc8>)
 8000584:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000588:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800058a:	4b28      	ldr	r3, [pc, #160]	@ (800062c <MX_ADC2_Init+0xc8>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000590:	4b26      	ldr	r3, [pc, #152]	@ (800062c <MX_ADC2_Init+0xc8>)
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000596:	4b25      	ldr	r3, [pc, #148]	@ (800062c <MX_ADC2_Init+0xc8>)
 8000598:	2204      	movs	r2, #4
 800059a:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800059c:	4b23      	ldr	r3, [pc, #140]	@ (800062c <MX_ADC2_Init+0xc8>)
 800059e:	2200      	movs	r2, #0
 80005a0:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80005a2:	4b22      	ldr	r3, [pc, #136]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80005a8:	4b20      	ldr	r3, [pc, #128]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80005ae:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b4:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005ba:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005bc:	2200      	movs	r2, #0
 80005be:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80005c0:	4b1a      	ldr	r3, [pc, #104]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80005cc:	4b17      	ldr	r3, [pc, #92]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80005d2:	4b16      	ldr	r3, [pc, #88]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 80005da:	4b14      	ldr	r3, [pc, #80]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005dc:	2201      	movs	r2, #1
 80005de:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80005e0:	4812      	ldr	r0, [pc, #72]	@ (800062c <MX_ADC2_Init+0xc8>)
 80005e2:	f000 fdbb 	bl	800115c <HAL_ADC_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 80005ec:	f000 faae 	bl	8000b4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80005f0:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <MX_ADC2_Init+0xd0>)
 80005f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005f4:	2306      	movs	r3, #6
 80005f6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005fc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000600:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000602:	2304      	movs	r3, #4
 8000604:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800060a:	2300      	movs	r3, #0
 800060c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4619      	mov	r1, r3
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <MX_ADC2_Init+0xc8>)
 8000614:	f000 ff44 	bl	80014a0 <HAL_ADC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 800061e:	f000 fa95 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	3720      	adds	r7, #32
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	240000e4 	.word	0x240000e4
 8000630:	40022100 	.word	0x40022100
 8000634:	25b00200 	.word	0x25b00200

08000638 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08c      	sub	sp, #48	@ 0x30
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	f107 031c 	add.w	r3, r7, #28
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a39      	ldr	r2, [pc, #228]	@ (800073c <HAL_ADC_MspInit+0x104>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d133      	bne.n	80006c2 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800065a:	4b39      	ldr	r3, [pc, #228]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	3301      	adds	r3, #1
 8000660:	4a37      	ldr	r2, [pc, #220]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 8000662:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000664:	4b36      	ldr	r3, [pc, #216]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10e      	bne.n	800068a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800066c:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 800066e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000672:	4a34      	ldr	r2, [pc, #208]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 8000674:	f043 0320 	orr.w	r3, r3, #32
 8000678:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800067c:	4b31      	ldr	r3, [pc, #196]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 800067e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000682:	f003 0320 	and.w	r3, r3, #32
 8000686:	61bb      	str	r3, [r7, #24]
 8000688:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4b2e      	ldr	r3, [pc, #184]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 800068c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000690:	4a2c      	ldr	r2, [pc, #176]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 8000692:	f043 0302 	orr.w	r3, r3, #2
 8000696:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800069a:	4b2a      	ldr	r3, [pc, #168]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 800069c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a0:	f003 0302 	and.w	r3, r3, #2
 80006a4:	617b      	str	r3, [r7, #20]
 80006a6:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006a8:	2301      	movs	r3, #1
 80006aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ac:	2303      	movs	r3, #3
 80006ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b4:	f107 031c 	add.w	r3, r7, #28
 80006b8:	4619      	mov	r1, r3
 80006ba:	4823      	ldr	r0, [pc, #140]	@ (8000748 <HAL_ADC_MspInit+0x110>)
 80006bc:	f002 f834 	bl	8002728 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80006c0:	e037      	b.n	8000732 <HAL_ADC_MspInit+0xfa>
  else if(adcHandle->Instance==ADC2)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a21      	ldr	r2, [pc, #132]	@ (800074c <HAL_ADC_MspInit+0x114>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d132      	bne.n	8000732 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80006cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	3301      	adds	r3, #1
 80006d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 80006d4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80006d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000740 <HAL_ADC_MspInit+0x108>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2b01      	cmp	r3, #1
 80006dc:	d10e      	bne.n	80006fc <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80006de:	4b19      	ldr	r3, [pc, #100]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 80006e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006e4:	4a17      	ldr	r2, [pc, #92]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 80006e6:	f043 0320 	orr.w	r3, r3, #32
 80006ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006ee:	4b15      	ldr	r3, [pc, #84]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 80006f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006f4:	f003 0320 	and.w	r3, r3, #32
 80006f8:	613b      	str	r3, [r7, #16]
 80006fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 80006fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000702:	4a10      	ldr	r2, [pc, #64]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800070c:	4b0d      	ldr	r3, [pc, #52]	@ (8000744 <HAL_ADC_MspInit+0x10c>)
 800070e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000712:	f003 0302 	and.w	r3, r3, #2
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800071a:	2301      	movs	r3, #1
 800071c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800071e:	2303      	movs	r3, #3
 8000720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	f107 031c 	add.w	r3, r7, #28
 800072a:	4619      	mov	r1, r3
 800072c:	4806      	ldr	r0, [pc, #24]	@ (8000748 <HAL_ADC_MspInit+0x110>)
 800072e:	f001 fffb 	bl	8002728 <HAL_GPIO_Init>
}
 8000732:	bf00      	nop
 8000734:	3730      	adds	r7, #48	@ 0x30
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40022000 	.word	0x40022000
 8000740:	24000148 	.word	0x24000148
 8000744:	58024400 	.word	0x58024400
 8000748:	58020400 	.word	0x58020400
 800074c:	40022100 	.word	0x40022100

08000750 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000754:	4b2e      	ldr	r3, [pc, #184]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000756:	4a2f      	ldr	r2, [pc, #188]	@ (8000814 <MX_FDCAN1_Init+0xc4>)
 8000758:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800075a:	4b2d      	ldr	r3, [pc, #180]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000760:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000766:	4b2a      	ldr	r3, [pc, #168]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000768:	2200      	movs	r2, #0
 800076a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800076c:	4b28      	ldr	r3, [pc, #160]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 800076e:	2200      	movs	r2, #0
 8000770:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000772:	4b27      	ldr	r3, [pc, #156]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000774:	2200      	movs	r2, #0
 8000776:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8000778:	4b25      	ldr	r3, [pc, #148]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 800077a:	2205      	movs	r2, #5
 800077c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800077e:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000780:	2201      	movs	r2, #1
 8000782:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8000784:	4b22      	ldr	r3, [pc, #136]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000786:	2205      	movs	r2, #5
 8000788:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800078a:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 800078c:	2202      	movs	r2, #2
 800078e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000790:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000792:	2201      	movs	r2, #1
 8000794:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000796:	4b1e      	ldr	r3, [pc, #120]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 8000798:	2201      	movs	r2, #1
 800079a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800079c:	4b1c      	ldr	r3, [pc, #112]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 800079e:	2201      	movs	r2, #1
 80007a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80007a8:	4b19      	ldr	r3, [pc, #100]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80007ae:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007b4:	4b16      	ldr	r3, [pc, #88]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80007ba:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007bc:	2200      	movs	r2, #0
 80007be:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007c0:	4b13      	ldr	r3, [pc, #76]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007c2:	2204      	movs	r2, #4
 80007c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80007c6:	4b12      	ldr	r3, [pc, #72]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80007cc:	4b10      	ldr	r3, [pc, #64]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007ce:	2204      	movs	r2, #4
 80007d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007da:	2204      	movs	r2, #4
 80007dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80007de:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80007ea:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007f0:	4b07      	ldr	r3, [pc, #28]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80007f6:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007f8:	2204      	movs	r2, #4
 80007fa:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	@ (8000810 <MX_FDCAN1_Init+0xc0>)
 80007fe:	f001 fc2f 	bl	8002060 <HAL_FDCAN_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000808:	f000 f9a0 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	2400014c 	.word	0x2400014c
 8000814:	4000a000 	.word	0x4000a000

08000818 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b0ba      	sub	sp, #232	@ 0xe8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000830:	f107 0310 	add.w	r3, r7, #16
 8000834:	22c0      	movs	r2, #192	@ 0xc0
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f008 ff4d 	bl	80096d8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a27      	ldr	r2, [pc, #156]	@ (80008e0 <HAL_FDCAN_MspInit+0xc8>)
 8000844:	4293      	cmp	r3, r2
 8000846:	d147      	bne.n	80008d8 <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000848:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800084c:	f04f 0300 	mov.w	r3, #0
 8000850:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000854:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000858:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	4618      	mov	r0, r3
 8000862:	f003 f97d 	bl	8003b60 <HAL_RCCEx_PeriphCLKConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800086c:	f000 f96e 	bl	8000b4c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000870:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 8000872:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000876:	4a1b      	ldr	r2, [pc, #108]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 8000878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800087c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 8000882:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000894:	4a13      	ldr	r2, [pc, #76]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <HAL_FDCAN_MspInit+0xcc>)
 80008a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008ac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2300      	movs	r3, #0
 80008c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008c6:	2309      	movs	r3, #9
 80008c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008d0:	4619      	mov	r1, r3
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <HAL_FDCAN_MspInit+0xd0>)
 80008d4:	f001 ff28 	bl	8002728 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80008d8:	bf00      	nop
 80008da:	37e8      	adds	r7, #232	@ 0xe8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	4000a000 	.word	0x4000a000
 80008e4:	58024400 	.word	0x58024400
 80008e8:	58020000 	.word	0x58020000

080008ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of exTask01 */
  exTask01Handle = osThreadNew(StartTask01, NULL, &exTask01_attributes);
 80008f0:	4a08      	ldr	r2, [pc, #32]	@ (8000914 <MX_FREERTOS_Init+0x28>)
 80008f2:	2100      	movs	r1, #0
 80008f4:	4808      	ldr	r0, [pc, #32]	@ (8000918 <MX_FREERTOS_Init+0x2c>)
 80008f6:	f006 f987 	bl	8006c08 <osThreadNew>
 80008fa:	4603      	mov	r3, r0
 80008fc:	4a07      	ldr	r2, [pc, #28]	@ (800091c <MX_FREERTOS_Init+0x30>)
 80008fe:	6013      	str	r3, [r2, #0]

  /* creation of exTask02 */
  exTask02Handle = osThreadNew(StartTask02, NULL, &exTask02_attributes);
 8000900:	4a07      	ldr	r2, [pc, #28]	@ (8000920 <MX_FREERTOS_Init+0x34>)
 8000902:	2100      	movs	r1, #0
 8000904:	4807      	ldr	r0, [pc, #28]	@ (8000924 <MX_FREERTOS_Init+0x38>)
 8000906:	f006 f97f 	bl	8006c08 <osThreadNew>
 800090a:	4603      	mov	r3, r0
 800090c:	4a06      	ldr	r2, [pc, #24]	@ (8000928 <MX_FREERTOS_Init+0x3c>)
 800090e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	0800995c 	.word	0x0800995c
 8000918:	0800092d 	.word	0x0800092d
 800091c:	240001ec 	.word	0x240001ec
 8000920:	08009980 	.word	0x08009980
 8000924:	0800093d 	.word	0x0800093d
 8000928:	240001f0 	.word	0x240001f0

0800092c <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000934:	2001      	movs	r0, #1
 8000936:	f006 f9f9 	bl	8006d2c <osDelay>
 800093a:	e7fb      	b.n	8000934 <StartTask01+0x8>

0800093c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000944:	2001      	movs	r0, #1
 8000946:	f006 f9f1 	bl	8006d2c <osDelay>
 800094a:	e7fb      	b.n	8000944 <StartTask02+0x8>

0800094c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	4b12      	ldr	r3, [pc, #72]	@ (800099c <MX_GPIO_Init+0x50>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a10      	ldr	r2, [pc, #64]	@ (800099c <MX_GPIO_Init+0x50>)
 800095a:	f043 0302 	orr.w	r3, r3, #2
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <MX_GPIO_Init+0x50>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0302 	and.w	r3, r3, #2
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <MX_GPIO_Init+0x50>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	4a09      	ldr	r2, [pc, #36]	@ (800099c <MX_GPIO_Init+0x50>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <MX_GPIO_Init+0x50>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]

}
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	58024400 	.word	0x58024400

080009a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a4:	f000 f9b4 	bl	8000d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a8:	f000 f812 	bl	80009d0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80009ac:	f000 f88c 	bl	8000ac8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b0:	f7ff ffcc 	bl	800094c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80009b4:	f7ff fecc 	bl	8000750 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 80009b8:	f7ff fd58 	bl	800046c <MX_ADC1_Init>
  MX_ADC2_Init();
 80009bc:	f7ff fdd2 	bl	8000564 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80009c0:	f006 f8d8 	bl	8006b74 <osKernelInitialize>
  MX_FREERTOS_Init();
 80009c4:	f7ff ff92 	bl	80008ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80009c8:	f006 f8f8 	bl	8006bbc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <main+0x2c>

080009d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b09c      	sub	sp, #112	@ 0x70
 80009d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009da:	224c      	movs	r2, #76	@ 0x4c
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f008 fe7a 	bl	80096d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	2220      	movs	r2, #32
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f008 fe74 	bl	80096d8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009f0:	2004      	movs	r0, #4
 80009f2:	f002 f849 	bl	8002a88 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009f6:	2300      	movs	r3, #0
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	4b31      	ldr	r3, [pc, #196]	@ (8000ac0 <SystemClock_Config+0xf0>)
 80009fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009fe:	4a30      	ldr	r2, [pc, #192]	@ (8000ac0 <SystemClock_Config+0xf0>)
 8000a00:	f023 0301 	bic.w	r3, r3, #1
 8000a04:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a06:	4b2e      	ldr	r3, [pc, #184]	@ (8000ac0 <SystemClock_Config+0xf0>)
 8000a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac4 <SystemClock_Config+0xf4>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a18:	4a2a      	ldr	r2, [pc, #168]	@ (8000ac4 <SystemClock_Config+0xf4>)
 8000a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a1e:	6193      	str	r3, [r2, #24]
 8000a20:	4b28      	ldr	r3, [pc, #160]	@ (8000ac4 <SystemClock_Config+0xf4>)
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a28:	603b      	str	r3, [r7, #0]
 8000a2a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a2c:	bf00      	nop
 8000a2e:	4b25      	ldr	r3, [pc, #148]	@ (8000ac4 <SystemClock_Config+0xf4>)
 8000a30:	699b      	ldr	r3, [r3, #24]
 8000a32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a3a:	d1f8      	bne.n	8000a2e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a40:	2301      	movs	r3, #1
 8000a42:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a44:	2340      	movs	r3, #64	@ 0x40
 8000a46:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 8000a50:	2320      	movs	r3, #32
 8000a52:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000a54:	2378      	movs	r3, #120	@ 0x78
 8000a56:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000a5c:	2306      	movs	r3, #6
 8000a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000a64:	2304      	movs	r3, #4
 8000a66:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a74:	4618      	mov	r0, r3
 8000a76:	f002 f861 	bl	8002b3c <HAL_RCC_OscConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a80:	f000 f864 	bl	8000b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a84:	233f      	movs	r3, #63	@ 0x3f
 8000a86:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f002 fca1 	bl	80033f0 <HAL_RCC_ClockConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000ab4:	f000 f84a 	bl	8000b4c <Error_Handler>
  }
}
 8000ab8:	bf00      	nop
 8000aba:	3770      	adds	r7, #112	@ 0x70
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	58000400 	.word	0x58000400
 8000ac4:	58024800 	.word	0x58024800

08000ac8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b0b0      	sub	sp, #192	@ 0xc0
 8000acc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ace:	463b      	mov	r3, r7
 8000ad0:	22c0      	movs	r2, #192	@ 0xc0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f008 fdff 	bl	80096d8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ada:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ade:	f04f 0300 	mov.w	r3, #0
 8000ae2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000ae6:	2320      	movs	r3, #32
 8000ae8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 120;
 8000aea:	2378      	movs	r3, #120	@ 0x78
 8000aec:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000aee:	2303      	movs	r3, #3
 8000af0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000af2:	2302      	movs	r3, #2
 8000af4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000afa:	2340      	movs	r3, #64	@ 0x40
 8000afc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000b06:	2300      	movs	r3, #0
 8000b08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f003 f826 	bl	8003b60 <HAL_RCCEx_PeriphCLKConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000b1a:	f000 f817 	bl	8000b4c <Error_Handler>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	37c0      	adds	r7, #192	@ 0xc0
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a04      	ldr	r2, [pc, #16]	@ (8000b48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d101      	bne.n	8000b3e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b3a:	f000 f925 	bl	8000d88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40001000 	.word	0x40001000

08000b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b50:	b672      	cpsid	i
}
 8000b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <Error_Handler+0x8>

08000b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b90 <HAL_MspInit+0x38>)
 8000b60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b64:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <HAL_MspInit+0x38>)
 8000b66:	f043 0302 	orr.w	r3, r3, #2
 8000b6a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b6e:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <HAL_MspInit+0x38>)
 8000b70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b74:	f003 0302 	and.w	r3, r3, #2
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	210f      	movs	r1, #15
 8000b80:	f06f 0001 	mvn.w	r0, #1
 8000b84:	f001 fa44 	bl	8002010 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	58024400 	.word	0x58024400

08000b94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b090      	sub	sp, #64	@ 0x40
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b0f      	cmp	r3, #15
 8000ba0:	d827      	bhi.n	8000bf2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	6879      	ldr	r1, [r7, #4]
 8000ba6:	2036      	movs	r0, #54	@ 0x36
 8000ba8:	f001 fa32 	bl	8002010 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bac:	2036      	movs	r0, #54	@ 0x36
 8000bae:	f001 fa49 	bl	8002044 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000bb2:	4a29      	ldr	r2, [pc, #164]	@ (8000c58 <HAL_InitTick+0xc4>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bb8:	4b28      	ldr	r3, [pc, #160]	@ (8000c5c <HAL_InitTick+0xc8>)
 8000bba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bbe:	4a27      	ldr	r2, [pc, #156]	@ (8000c5c <HAL_InitTick+0xc8>)
 8000bc0:	f043 0310 	orr.w	r3, r3, #16
 8000bc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bc8:	4b24      	ldr	r3, [pc, #144]	@ (8000c5c <HAL_InitTick+0xc8>)
 8000bca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bce:	f003 0310 	and.w	r3, r3, #16
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bd6:	f107 0210 	add.w	r2, r7, #16
 8000bda:	f107 0314 	add.w	r3, r7, #20
 8000bde:	4611      	mov	r1, r2
 8000be0:	4618      	mov	r0, r3
 8000be2:	f002 ff7b 	bl	8003adc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000be8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d106      	bne.n	8000bfe <HAL_InitTick+0x6a>
 8000bf0:	e001      	b.n	8000bf6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e02b      	b.n	8000c4e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bf6:	f002 ff5b 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8000bfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000bfc:	e004      	b.n	8000c08 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bfe:	f002 ff57 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8000c02:	4603      	mov	r3, r0
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c0a:	4a15      	ldr	r2, [pc, #84]	@ (8000c60 <HAL_InitTick+0xcc>)
 8000c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c10:	0c9b      	lsrs	r3, r3, #18
 8000c12:	3b01      	subs	r3, #1
 8000c14:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c16:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c18:	4a13      	ldr	r2, [pc, #76]	@ (8000c68 <HAL_InitTick+0xd4>)
 8000c1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c24:	4a0f      	ldr	r2, [pc, #60]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c36:	480b      	ldr	r0, [pc, #44]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c38:	f005 fc90 	bl	800655c <HAL_TIM_Base_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d104      	bne.n	8000c4c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c42:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <HAL_InitTick+0xd0>)
 8000c44:	f005 fcec 	bl	8006620 <HAL_TIM_Base_Start_IT>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	e000      	b.n	8000c4e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3740      	adds	r7, #64	@ 0x40
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	24000008 	.word	0x24000008
 8000c5c:	58024400 	.word	0x58024400
 8000c60:	431bde83 	.word	0x431bde83
 8000c64:	240001f4 	.word	0x240001f4
 8000c68:	40001000 	.word	0x40001000

08000c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <NMI_Handler+0x4>

08000c74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <HardFault_Handler+0x4>

08000c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <MemManage_Handler+0x4>

08000c84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <BusFault_Handler+0x4>

08000c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <UsageFault_Handler+0x4>

08000c94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
	...

08000ca4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ca8:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <TIM6_DAC_IRQHandler+0x10>)
 8000caa:	f005 fd31 	bl	8006710 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	240001f4 	.word	0x240001f4

08000cb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000cb8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000cf4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000cbc:	f7ff fbbe 	bl	800043c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cc0:	f7ff fb0e 	bl	80002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc4:	480c      	ldr	r0, [pc, #48]	@ (8000cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cc6:	490d      	ldr	r1, [pc, #52]	@ (8000cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ccc:	e002      	b.n	8000cd4 <LoopCopyDataInit>

08000cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd2:	3304      	adds	r3, #4

08000cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd8:	d3f9      	bcc.n	8000cce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce0:	e001      	b.n	8000ce6 <LoopFillZerobss>

08000ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce4:	3204      	adds	r2, #4

08000ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce8:	d3fb      	bcc.n	8000ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cea:	f008 fd5b 	bl	80097a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cee:	f7ff fe57 	bl	80009a0 <main>
  bx  lr
 8000cf2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cf4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000cf8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000cfc:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8000d00:	080099ac 	.word	0x080099ac
  ldr r2, =_sbss
 8000d04:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8000d08:	24004d6c 	.word	0x24004d6c

08000d0c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d0c:	e7fe      	b.n	8000d0c <ADC3_IRQHandler>
	...

08000d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d16:	2003      	movs	r0, #3
 8000d18:	f001 f96f 	bl	8001ffa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000d1c:	f002 fd1e 	bl	800375c <HAL_RCC_GetSysClockFreq>
 8000d20:	4602      	mov	r2, r0
 8000d22:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <HAL_Init+0x68>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	0a1b      	lsrs	r3, r3, #8
 8000d28:	f003 030f 	and.w	r3, r3, #15
 8000d2c:	4913      	ldr	r1, [pc, #76]	@ (8000d7c <HAL_Init+0x6c>)
 8000d2e:	5ccb      	ldrb	r3, [r1, r3]
 8000d30:	f003 031f 	and.w	r3, r3, #31
 8000d34:	fa22 f303 	lsr.w	r3, r2, r3
 8000d38:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_Init+0x68>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	f003 030f 	and.w	r3, r3, #15
 8000d42:	4a0e      	ldr	r2, [pc, #56]	@ (8000d7c <HAL_Init+0x6c>)
 8000d44:	5cd3      	ldrb	r3, [r2, r3]
 8000d46:	f003 031f 	and.w	r3, r3, #31
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d50:	4a0b      	ldr	r2, [pc, #44]	@ (8000d80 <HAL_Init+0x70>)
 8000d52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000d54:	4a0b      	ldr	r2, [pc, #44]	@ (8000d84 <HAL_Init+0x74>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	f7ff ff1a 	bl	8000b94 <HAL_InitTick>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e002      	b.n	8000d70 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6a:	f7ff fef5 	bl	8000b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d6e:	2300      	movs	r3, #0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	58024400 	.word	0x58024400
 8000d7c:	0800994c 	.word	0x0800994c
 8000d80:	24000004 	.word	0x24000004
 8000d84:	24000000 	.word	0x24000000

08000d88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_IncTick+0x20>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <HAL_IncTick+0x24>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4413      	add	r3, r2
 8000d98:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <HAL_IncTick+0x24>)
 8000d9a:	6013      	str	r3, [r2, #0]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	2400000c 	.word	0x2400000c
 8000dac:	24000240 	.word	0x24000240

08000db0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return uwTick;
 8000db4:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <HAL_GetTick+0x14>)
 8000db6:	681b      	ldr	r3, [r3, #0]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	24000240 	.word	0x24000240

08000dc8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <HAL_GetREVID+0x14>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	0c1b      	lsrs	r3, r3, #16
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	5c001000 	.word	0x5c001000

08000de0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	431a      	orrs	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	609a      	str	r2, [r3, #8]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b083      	sub	sp, #12
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
 8000e0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b087      	sub	sp, #28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d107      	bne.n	8000e6c <LL_ADC_SetChannelPreselection+0x24>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	0e9b      	lsrs	r3, r3, #26
 8000e60:	f003 031f 	and.w	r3, r3, #31
 8000e64:	2201      	movs	r2, #1
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	e015      	b.n	8000e98 <LL_ADC_SetChannelPreselection+0x50>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	fa93 f3a3 	rbit	r3, r3
 8000e76:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8000e82:	2320      	movs	r3, #32
 8000e84:	e003      	b.n	8000e8e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	fab3 f383 	clz	r3, r3
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f003 031f 	and.w	r3, r3, #31
 8000e92:	2201      	movs	r2, #1
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	69d2      	ldr	r2, [r2, #28]
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8000ea2:	bf00      	nop
 8000ea4:	371c      	adds	r7, #28
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b087      	sub	sp, #28
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	60f8      	str	r0, [r7, #12]
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
 8000eba:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	3360      	adds	r3, #96	@ 0x60
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	430b      	orrs	r3, r1
 8000edc:	431a      	orrs	r2, r3
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	371c      	adds	r7, #28
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b085      	sub	sp, #20
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	60f8      	str	r0, [r7, #12]
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	691b      	ldr	r3, [r3, #16]
 8000efe:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	f003 031f 	and.w	r3, r3, #31
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0e:	431a      	orrs	r2, r3
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	611a      	str	r2, [r3, #16]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b087      	sub	sp, #28
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	3360      	adds	r3, #96	@ 0x60
 8000f30:	461a      	mov	r2, r3
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	431a      	orrs	r2, r3
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	601a      	str	r2, [r3, #0]
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	371c      	adds	r7, #28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b087      	sub	sp, #28
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	3330      	adds	r3, #48	@ 0x30
 8000f66:	461a      	mov	r2, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	0a1b      	lsrs	r3, r3, #8
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	f003 030c 	and.w	r3, r3, #12
 8000f72:	4413      	add	r3, r2
 8000f74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	f003 031f 	and.w	r3, r3, #31
 8000f80:	211f      	movs	r1, #31
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	401a      	ands	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	0e9b      	lsrs	r3, r3, #26
 8000f8e:	f003 011f 	and.w	r1, r3, #31
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	f003 031f 	and.w	r3, r3, #31
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	431a      	orrs	r2, r3
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fa2:	bf00      	nop
 8000fa4:	371c      	adds	r7, #28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b087      	sub	sp, #28
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	60f8      	str	r0, [r7, #12]
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	3314      	adds	r3, #20
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	0e5b      	lsrs	r3, r3, #25
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	f003 0304 	and.w	r3, r3, #4
 8000fca:	4413      	add	r3, r2
 8000fcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	0d1b      	lsrs	r3, r3, #20
 8000fd6:	f003 031f 	and.w	r3, r3, #31
 8000fda:	2107      	movs	r1, #7
 8000fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	0d1b      	lsrs	r3, r3, #20
 8000fe8:	f003 031f 	and.w	r3, r3, #31
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff2:	431a      	orrs	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000ff8:	bf00      	nop
 8000ffa:	371c      	adds	r7, #28
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800101c:	43db      	mvns	r3, r3
 800101e:	401a      	ands	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f003 0318 	and.w	r3, r3, #24
 8001026:	4908      	ldr	r1, [pc, #32]	@ (8001048 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001028:	40d9      	lsrs	r1, r3
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	400b      	ands	r3, r1
 800102e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001032:	431a      	orrs	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800103a:	bf00      	nop
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	000fffff 	.word	0x000fffff

0800104c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <LL_ADC_DisableDeepPowerDown+0x20>)
 800105a:	4013      	ands	r3, r2
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	6093      	str	r3, [r2, #8]
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	5fffffc0 	.word	0x5fffffc0

08001070 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001080:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001084:	d101      	bne.n	800108a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001086:	2301      	movs	r3, #1
 8001088:	e000      	b.n	800108c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689a      	ldr	r2, [r3, #8]
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <LL_ADC_EnableInternalRegulator+0x24>)
 80010a6:	4013      	ands	r3, r2
 80010a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	6fffffc0 	.word	0x6fffffc0

080010c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80010d4:	d101      	bne.n	80010da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e000      	b.n	80010dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d101      	bne.n	8001100 <LL_ADC_IsEnabled+0x18>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <LL_ADC_IsEnabled+0x1a>
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	2b04      	cmp	r3, #4
 8001120:	d101      	bne.n	8001126 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 0308 	and.w	r3, r3, #8
 8001144:	2b08      	cmp	r3, #8
 8001146:	d101      	bne.n	800114c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b089      	sub	sp, #36	@ 0x24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001164:	2300      	movs	r3, #0
 8001166:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e18f      	b.n	8001496 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001180:	2b00      	cmp	r3, #0
 8001182:	d109      	bne.n	8001198 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff fa57 	bl	8000638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ff67 	bl	8001070 <LL_ADC_IsDeepPowerDownEnabled>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d004      	beq.n	80011b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff4d 	bl	800104c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ff82 	bl	80010c0 <LL_ADC_IsInternalRegulatorEnabled>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d114      	bne.n	80011ec <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff66 	bl	8001098 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011cc:	4b87      	ldr	r3, [pc, #540]	@ (80013ec <HAL_ADC_Init+0x290>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	099b      	lsrs	r3, r3, #6
 80011d2:	4a87      	ldr	r2, [pc, #540]	@ (80013f0 <HAL_ADC_Init+0x294>)
 80011d4:	fba2 2303 	umull	r2, r3, r2, r3
 80011d8:	099b      	lsrs	r3, r3, #6
 80011da:	3301      	adds	r3, #1
 80011dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80011de:	e002      	b.n	80011e6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d1f9      	bne.n	80011e0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff65 	bl	80010c0 <LL_ADC_IsInternalRegulatorEnabled>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d10d      	bne.n	8001218 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001200:	f043 0210 	orr.w	r2, r3, #16
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120c:	f043 0201 	orr.w	r2, r3, #1
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff76 	bl	800110e <LL_ADC_REG_IsConversionOngoing>
 8001222:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001228:	f003 0310 	and.w	r3, r3, #16
 800122c:	2b00      	cmp	r3, #0
 800122e:	f040 8129 	bne.w	8001484 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	2b00      	cmp	r3, #0
 8001236:	f040 8125 	bne.w	8001484 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800123e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001242:	f043 0202 	orr.w	r2, r3, #2
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff4a 	bl	80010e8 <LL_ADC_IsEnabled>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d136      	bne.n	80012c8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a65      	ldr	r2, [pc, #404]	@ (80013f4 <HAL_ADC_Init+0x298>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d004      	beq.n	800126e <HAL_ADC_Init+0x112>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a63      	ldr	r2, [pc, #396]	@ (80013f8 <HAL_ADC_Init+0x29c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d10e      	bne.n	800128c <HAL_ADC_Init+0x130>
 800126e:	4861      	ldr	r0, [pc, #388]	@ (80013f4 <HAL_ADC_Init+0x298>)
 8001270:	f7ff ff3a 	bl	80010e8 <LL_ADC_IsEnabled>
 8001274:	4604      	mov	r4, r0
 8001276:	4860      	ldr	r0, [pc, #384]	@ (80013f8 <HAL_ADC_Init+0x29c>)
 8001278:	f7ff ff36 	bl	80010e8 <LL_ADC_IsEnabled>
 800127c:	4603      	mov	r3, r0
 800127e:	4323      	orrs	r3, r4
 8001280:	2b00      	cmp	r3, #0
 8001282:	bf0c      	ite	eq
 8001284:	2301      	moveq	r3, #1
 8001286:	2300      	movne	r3, #0
 8001288:	b2db      	uxtb	r3, r3
 800128a:	e008      	b.n	800129e <HAL_ADC_Init+0x142>
 800128c:	485b      	ldr	r0, [pc, #364]	@ (80013fc <HAL_ADC_Init+0x2a0>)
 800128e:	f7ff ff2b 	bl	80010e8 <LL_ADC_IsEnabled>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	bf0c      	ite	eq
 8001298:	2301      	moveq	r3, #1
 800129a:	2300      	movne	r3, #0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d012      	beq.n	80012c8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a53      	ldr	r2, [pc, #332]	@ (80013f4 <HAL_ADC_Init+0x298>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d004      	beq.n	80012b6 <HAL_ADC_Init+0x15a>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a51      	ldr	r2, [pc, #324]	@ (80013f8 <HAL_ADC_Init+0x29c>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d101      	bne.n	80012ba <HAL_ADC_Init+0x15e>
 80012b6:	4a52      	ldr	r2, [pc, #328]	@ (8001400 <HAL_ADC_Init+0x2a4>)
 80012b8:	e000      	b.n	80012bc <HAL_ADC_Init+0x160>
 80012ba:	4a52      	ldr	r2, [pc, #328]	@ (8001404 <HAL_ADC_Init+0x2a8>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4610      	mov	r0, r2
 80012c4:	f7ff fd8c 	bl	8000de0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80012c8:	f7ff fd7e 	bl	8000dc8 <HAL_GetREVID>
 80012cc:	4603      	mov	r3, r0
 80012ce:	f241 0203 	movw	r2, #4099	@ 0x1003
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d914      	bls.n	8001300 <HAL_ADC_Init+0x1a4>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2b10      	cmp	r3, #16
 80012dc:	d110      	bne.n	8001300 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7d5b      	ldrb	r3, [r3, #21]
 80012e2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012e8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80012ee:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	7f1b      	ldrb	r3, [r3, #28]
 80012f4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80012f6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80012f8:	f043 030c 	orr.w	r3, r3, #12
 80012fc:	61bb      	str	r3, [r7, #24]
 80012fe:	e00d      	b.n	800131c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	7d5b      	ldrb	r3, [r3, #21]
 8001304:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800130a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001310:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	7f1b      	ldrb	r3, [r3, #28]
 8001316:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	7f1b      	ldrb	r3, [r3, #28]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d106      	bne.n	8001332 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	3b01      	subs	r3, #1
 800132a:	045b      	lsls	r3, r3, #17
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001336:	2b00      	cmp	r3, #0
 8001338:	d009      	beq.n	800134e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800133e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001346:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68da      	ldr	r2, [r3, #12]
 8001354:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <HAL_ADC_Init+0x2ac>)
 8001356:	4013      	ands	r3, r2
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	6812      	ldr	r2, [r2, #0]
 800135c:	69b9      	ldr	r1, [r7, #24]
 800135e:	430b      	orrs	r3, r1
 8001360:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fed1 	bl	800110e <LL_ADC_REG_IsConversionOngoing>
 800136c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fede 	bl	8001134 <LL_ADC_INJ_IsConversionOngoing>
 8001378:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d15f      	bne.n	8001440 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d15c      	bne.n	8001440 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	7d1b      	ldrb	r3, [r3, #20]
 800138a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001390:	4313      	orrs	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	68da      	ldr	r2, [r3, #12]
 800139a:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <HAL_ADC_Init+0x2b0>)
 800139c:	4013      	ands	r3, r2
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	69b9      	ldr	r1, [r7, #24]
 80013a4:	430b      	orrs	r3, r1
 80013a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d130      	bne.n	8001414 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	691a      	ldr	r2, [r3, #16]
 80013be:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <HAL_ADC_Init+0x2b4>)
 80013c0:	4013      	ands	r3, r2
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80013c6:	3a01      	subs	r2, #1
 80013c8:	0411      	lsls	r1, r2, #16
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80013ce:	4311      	orrs	r1, r2
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80013d4:	4311      	orrs	r1, r2
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80013da:	430a      	orrs	r2, r1
 80013dc:	431a      	orrs	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f042 0201 	orr.w	r2, r2, #1
 80013e6:	611a      	str	r2, [r3, #16]
 80013e8:	e01c      	b.n	8001424 <HAL_ADC_Init+0x2c8>
 80013ea:	bf00      	nop
 80013ec:	24000000 	.word	0x24000000
 80013f0:	053e2d63 	.word	0x053e2d63
 80013f4:	40022000 	.word	0x40022000
 80013f8:	40022100 	.word	0x40022100
 80013fc:	58026000 	.word	0x58026000
 8001400:	40022300 	.word	0x40022300
 8001404:	58026300 	.word	0x58026300
 8001408:	fff0c003 	.word	0xfff0c003
 800140c:	ffffbffc 	.word	0xffffbffc
 8001410:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	691a      	ldr	r2, [r3, #16]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f022 0201 	bic.w	r2, r2, #1
 8001422:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	430a      	orrs	r2, r1
 8001438:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 fb20 	bl	8001a80 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d10c      	bne.n	8001462 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	f023 010f 	bic.w	r1, r3, #15
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	1e5a      	subs	r2, r3, #1
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	430a      	orrs	r2, r1
 800145e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001460:	e007      	b.n	8001472 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f022 020f 	bic.w	r2, r2, #15
 8001470:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001476:	f023 0303 	bic.w	r3, r3, #3
 800147a:	f043 0201 	orr.w	r2, r3, #1
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	655a      	str	r2, [r3, #84]	@ 0x54
 8001482:	e007      	b.n	8001494 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001488:	f043 0210 	orr.w	r2, r3, #16
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001494:	7ffb      	ldrb	r3, [r7, #31]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop

080014a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b08d      	sub	sp, #52	@ 0x34
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014aa:	2300      	movs	r3, #0
 80014ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	4a65      	ldr	r2, [pc, #404]	@ (8001650 <HAL_ADC_ConfigChannel+0x1b0>)
 80014ba:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d101      	bne.n	80014ca <HAL_ADC_ConfigChannel+0x2a>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e2c7      	b.n	8001a5a <HAL_ADC_ConfigChannel+0x5ba>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2201      	movs	r2, #1
 80014ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fe19 	bl	800110e <LL_ADC_REG_IsConversionOngoing>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f040 82ac 	bne.w	8001a3c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	db2c      	blt.n	8001546 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d108      	bne.n	800150a <HAL_ADC_ConfigChannel+0x6a>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	0e9b      	lsrs	r3, r3, #26
 80014fe:	f003 031f 	and.w	r3, r3, #31
 8001502:	2201      	movs	r2, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	e016      	b.n	8001538 <HAL_ADC_ConfigChannel+0x98>
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	fa93 f3a3 	rbit	r3, r3
 8001516:	613b      	str	r3, [r7, #16]
  return result;
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001522:	2320      	movs	r3, #32
 8001524:	e003      	b.n	800152e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	fab3 f383 	clz	r3, r3
 800152c:	b2db      	uxtb	r3, r3
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	2201      	movs	r2, #1
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	69d1      	ldr	r1, [r2, #28]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6812      	ldr	r2, [r2, #0]
 8001542:	430b      	orrs	r3, r1
 8001544:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6818      	ldr	r0, [r3, #0]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	6859      	ldr	r1, [r3, #4]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	461a      	mov	r2, r3
 8001554:	f7ff fcff 	bl	8000f56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fdd6 	bl	800110e <LL_ADC_REG_IsConversionOngoing>
 8001562:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fde3 	bl	8001134 <LL_ADC_INJ_IsConversionOngoing>
 800156e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001572:	2b00      	cmp	r3, #0
 8001574:	f040 80b8 	bne.w	80016e8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	2b00      	cmp	r3, #0
 800157c:	f040 80b4 	bne.w	80016e8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6818      	ldr	r0, [r3, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	6819      	ldr	r1, [r3, #0]
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	461a      	mov	r2, r3
 800158e:	f7ff fd0e 	bl	8000fae <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001592:	4b30      	ldr	r3, [pc, #192]	@ (8001654 <HAL_ADC_ConfigChannel+0x1b4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800159a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800159e:	d10b      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x118>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	695a      	ldr	r2, [r3, #20]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	089b      	lsrs	r3, r3, #2
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	e01d      	b.n	80015f4 <HAL_ADC_ConfigChannel+0x154>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	f003 0310 	and.w	r3, r3, #16
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d10b      	bne.n	80015de <HAL_ADC_ConfigChannel+0x13e>
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	695a      	ldr	r2, [r3, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	089b      	lsrs	r3, r3, #2
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	e00a      	b.n	80015f4 <HAL_ADC_ConfigChannel+0x154>
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	695a      	ldr	r2, [r3, #20]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	089b      	lsrs	r3, r3, #2
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d02c      	beq.n	8001658 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6818      	ldr	r0, [r3, #0]
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	6919      	ldr	r1, [r3, #16]
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	f7ff fc4f 	bl	8000eae <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	6919      	ldr	r1, [r3, #16]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	7e5b      	ldrb	r3, [r3, #25]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d102      	bne.n	8001626 <HAL_ADC_ConfigChannel+0x186>
 8001620:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001624:	e000      	b.n	8001628 <HAL_ADC_ConfigChannel+0x188>
 8001626:	2300      	movs	r3, #0
 8001628:	461a      	mov	r2, r3
 800162a:	f7ff fc79 	bl	8000f20 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6818      	ldr	r0, [r3, #0]
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	6919      	ldr	r1, [r3, #16]
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	7e1b      	ldrb	r3, [r3, #24]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d102      	bne.n	8001644 <HAL_ADC_ConfigChannel+0x1a4>
 800163e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001642:	e000      	b.n	8001646 <HAL_ADC_ConfigChannel+0x1a6>
 8001644:	2300      	movs	r3, #0
 8001646:	461a      	mov	r2, r3
 8001648:	f7ff fc51 	bl	8000eee <LL_ADC_SetDataRightShift>
 800164c:	e04c      	b.n	80016e8 <HAL_ADC_ConfigChannel+0x248>
 800164e:	bf00      	nop
 8001650:	47ff0000 	.word	0x47ff0000
 8001654:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	069b      	lsls	r3, r3, #26
 8001668:	429a      	cmp	r2, r3
 800166a:	d107      	bne.n	800167c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800167a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001682:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	069b      	lsls	r3, r3, #26
 800168c:	429a      	cmp	r2, r3
 800168e:	d107      	bne.n	80016a0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800169e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	069b      	lsls	r3, r3, #26
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d107      	bne.n	80016c4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80016c2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80016ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	069b      	lsls	r3, r3, #26
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d107      	bne.n	80016e8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80016e6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fcfb 	bl	80010e8 <LL_ADC_IsEnabled>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f040 81aa 	bne.w	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	6819      	ldr	r1, [r3, #0]
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	461a      	mov	r2, r3
 8001708:	f7ff fc7c 	bl	8001004 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	4a87      	ldr	r2, [pc, #540]	@ (8001930 <HAL_ADC_ConfigChannel+0x490>)
 8001712:	4293      	cmp	r3, r2
 8001714:	f040 809a 	bne.w	800184c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4984      	ldr	r1, [pc, #528]	@ (8001934 <HAL_ADC_ConfigChannel+0x494>)
 8001722:	428b      	cmp	r3, r1
 8001724:	d147      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x316>
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4983      	ldr	r1, [pc, #524]	@ (8001938 <HAL_ADC_ConfigChannel+0x498>)
 800172c:	428b      	cmp	r3, r1
 800172e:	d040      	beq.n	80017b2 <HAL_ADC_ConfigChannel+0x312>
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4981      	ldr	r1, [pc, #516]	@ (800193c <HAL_ADC_ConfigChannel+0x49c>)
 8001736:	428b      	cmp	r3, r1
 8001738:	d039      	beq.n	80017ae <HAL_ADC_ConfigChannel+0x30e>
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4980      	ldr	r1, [pc, #512]	@ (8001940 <HAL_ADC_ConfigChannel+0x4a0>)
 8001740:	428b      	cmp	r3, r1
 8001742:	d032      	beq.n	80017aa <HAL_ADC_ConfigChannel+0x30a>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	497e      	ldr	r1, [pc, #504]	@ (8001944 <HAL_ADC_ConfigChannel+0x4a4>)
 800174a:	428b      	cmp	r3, r1
 800174c:	d02b      	beq.n	80017a6 <HAL_ADC_ConfigChannel+0x306>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	497d      	ldr	r1, [pc, #500]	@ (8001948 <HAL_ADC_ConfigChannel+0x4a8>)
 8001754:	428b      	cmp	r3, r1
 8001756:	d024      	beq.n	80017a2 <HAL_ADC_ConfigChannel+0x302>
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	497b      	ldr	r1, [pc, #492]	@ (800194c <HAL_ADC_ConfigChannel+0x4ac>)
 800175e:	428b      	cmp	r3, r1
 8001760:	d01d      	beq.n	800179e <HAL_ADC_ConfigChannel+0x2fe>
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	497a      	ldr	r1, [pc, #488]	@ (8001950 <HAL_ADC_ConfigChannel+0x4b0>)
 8001768:	428b      	cmp	r3, r1
 800176a:	d016      	beq.n	800179a <HAL_ADC_ConfigChannel+0x2fa>
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4978      	ldr	r1, [pc, #480]	@ (8001954 <HAL_ADC_ConfigChannel+0x4b4>)
 8001772:	428b      	cmp	r3, r1
 8001774:	d00f      	beq.n	8001796 <HAL_ADC_ConfigChannel+0x2f6>
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4977      	ldr	r1, [pc, #476]	@ (8001958 <HAL_ADC_ConfigChannel+0x4b8>)
 800177c:	428b      	cmp	r3, r1
 800177e:	d008      	beq.n	8001792 <HAL_ADC_ConfigChannel+0x2f2>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4975      	ldr	r1, [pc, #468]	@ (800195c <HAL_ADC_ConfigChannel+0x4bc>)
 8001786:	428b      	cmp	r3, r1
 8001788:	d101      	bne.n	800178e <HAL_ADC_ConfigChannel+0x2ee>
 800178a:	4b75      	ldr	r3, [pc, #468]	@ (8001960 <HAL_ADC_ConfigChannel+0x4c0>)
 800178c:	e05a      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800178e:	2300      	movs	r3, #0
 8001790:	e058      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001792:	4b74      	ldr	r3, [pc, #464]	@ (8001964 <HAL_ADC_ConfigChannel+0x4c4>)
 8001794:	e056      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001796:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <HAL_ADC_ConfigChannel+0x4c8>)
 8001798:	e054      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800179a:	4b6e      	ldr	r3, [pc, #440]	@ (8001954 <HAL_ADC_ConfigChannel+0x4b4>)
 800179c:	e052      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800179e:	4b6c      	ldr	r3, [pc, #432]	@ (8001950 <HAL_ADC_ConfigChannel+0x4b0>)
 80017a0:	e050      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017a2:	4b72      	ldr	r3, [pc, #456]	@ (800196c <HAL_ADC_ConfigChannel+0x4cc>)
 80017a4:	e04e      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017a6:	4b72      	ldr	r3, [pc, #456]	@ (8001970 <HAL_ADC_ConfigChannel+0x4d0>)
 80017a8:	e04c      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017aa:	4b72      	ldr	r3, [pc, #456]	@ (8001974 <HAL_ADC_ConfigChannel+0x4d4>)
 80017ac:	e04a      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017ae:	4b72      	ldr	r3, [pc, #456]	@ (8001978 <HAL_ADC_ConfigChannel+0x4d8>)
 80017b0:	e048      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e046      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4970      	ldr	r1, [pc, #448]	@ (800197c <HAL_ADC_ConfigChannel+0x4dc>)
 80017bc:	428b      	cmp	r3, r1
 80017be:	d140      	bne.n	8001842 <HAL_ADC_ConfigChannel+0x3a2>
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	495c      	ldr	r1, [pc, #368]	@ (8001938 <HAL_ADC_ConfigChannel+0x498>)
 80017c6:	428b      	cmp	r3, r1
 80017c8:	d039      	beq.n	800183e <HAL_ADC_ConfigChannel+0x39e>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	495b      	ldr	r1, [pc, #364]	@ (800193c <HAL_ADC_ConfigChannel+0x49c>)
 80017d0:	428b      	cmp	r3, r1
 80017d2:	d032      	beq.n	800183a <HAL_ADC_ConfigChannel+0x39a>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4959      	ldr	r1, [pc, #356]	@ (8001940 <HAL_ADC_ConfigChannel+0x4a0>)
 80017da:	428b      	cmp	r3, r1
 80017dc:	d02b      	beq.n	8001836 <HAL_ADC_ConfigChannel+0x396>
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4958      	ldr	r1, [pc, #352]	@ (8001944 <HAL_ADC_ConfigChannel+0x4a4>)
 80017e4:	428b      	cmp	r3, r1
 80017e6:	d024      	beq.n	8001832 <HAL_ADC_ConfigChannel+0x392>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4956      	ldr	r1, [pc, #344]	@ (8001948 <HAL_ADC_ConfigChannel+0x4a8>)
 80017ee:	428b      	cmp	r3, r1
 80017f0:	d01d      	beq.n	800182e <HAL_ADC_ConfigChannel+0x38e>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4955      	ldr	r1, [pc, #340]	@ (800194c <HAL_ADC_ConfigChannel+0x4ac>)
 80017f8:	428b      	cmp	r3, r1
 80017fa:	d016      	beq.n	800182a <HAL_ADC_ConfigChannel+0x38a>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4953      	ldr	r1, [pc, #332]	@ (8001950 <HAL_ADC_ConfigChannel+0x4b0>)
 8001802:	428b      	cmp	r3, r1
 8001804:	d00f      	beq.n	8001826 <HAL_ADC_ConfigChannel+0x386>
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4952      	ldr	r1, [pc, #328]	@ (8001954 <HAL_ADC_ConfigChannel+0x4b4>)
 800180c:	428b      	cmp	r3, r1
 800180e:	d008      	beq.n	8001822 <HAL_ADC_ConfigChannel+0x382>
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4951      	ldr	r1, [pc, #324]	@ (800195c <HAL_ADC_ConfigChannel+0x4bc>)
 8001816:	428b      	cmp	r3, r1
 8001818:	d101      	bne.n	800181e <HAL_ADC_ConfigChannel+0x37e>
 800181a:	4b51      	ldr	r3, [pc, #324]	@ (8001960 <HAL_ADC_ConfigChannel+0x4c0>)
 800181c:	e012      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800181e:	2300      	movs	r3, #0
 8001820:	e010      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001822:	4b51      	ldr	r3, [pc, #324]	@ (8001968 <HAL_ADC_ConfigChannel+0x4c8>)
 8001824:	e00e      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001826:	4b4b      	ldr	r3, [pc, #300]	@ (8001954 <HAL_ADC_ConfigChannel+0x4b4>)
 8001828:	e00c      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800182a:	4b49      	ldr	r3, [pc, #292]	@ (8001950 <HAL_ADC_ConfigChannel+0x4b0>)
 800182c:	e00a      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800182e:	4b4f      	ldr	r3, [pc, #316]	@ (800196c <HAL_ADC_ConfigChannel+0x4cc>)
 8001830:	e008      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001832:	4b4f      	ldr	r3, [pc, #316]	@ (8001970 <HAL_ADC_ConfigChannel+0x4d0>)
 8001834:	e006      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001836:	4b4f      	ldr	r3, [pc, #316]	@ (8001974 <HAL_ADC_ConfigChannel+0x4d4>)
 8001838:	e004      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800183a:	4b4f      	ldr	r3, [pc, #316]	@ (8001978 <HAL_ADC_ConfigChannel+0x4d8>)
 800183c:	e002      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 800183e:	2301      	movs	r3, #1
 8001840:	e000      	b.n	8001844 <HAL_ADC_ConfigChannel+0x3a4>
 8001842:	2300      	movs	r3, #0
 8001844:	4619      	mov	r1, r3
 8001846:	4610      	mov	r0, r2
 8001848:	f7ff fafe 	bl	8000e48 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	f280 80fc 	bge.w	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a36      	ldr	r2, [pc, #216]	@ (8001934 <HAL_ADC_ConfigChannel+0x494>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d004      	beq.n	800186a <HAL_ADC_ConfigChannel+0x3ca>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a45      	ldr	r2, [pc, #276]	@ (800197c <HAL_ADC_ConfigChannel+0x4dc>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d101      	bne.n	800186e <HAL_ADC_ConfigChannel+0x3ce>
 800186a:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <HAL_ADC_ConfigChannel+0x4e0>)
 800186c:	e000      	b.n	8001870 <HAL_ADC_ConfigChannel+0x3d0>
 800186e:	4b45      	ldr	r3, [pc, #276]	@ (8001984 <HAL_ADC_ConfigChannel+0x4e4>)
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fadb 	bl	8000e2c <LL_ADC_GetCommonPathInternalCh>
 8001876:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a2d      	ldr	r2, [pc, #180]	@ (8001934 <HAL_ADC_ConfigChannel+0x494>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d004      	beq.n	800188c <HAL_ADC_ConfigChannel+0x3ec>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a3d      	ldr	r2, [pc, #244]	@ (800197c <HAL_ADC_ConfigChannel+0x4dc>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d10e      	bne.n	80018aa <HAL_ADC_ConfigChannel+0x40a>
 800188c:	4829      	ldr	r0, [pc, #164]	@ (8001934 <HAL_ADC_ConfigChannel+0x494>)
 800188e:	f7ff fc2b 	bl	80010e8 <LL_ADC_IsEnabled>
 8001892:	4604      	mov	r4, r0
 8001894:	4839      	ldr	r0, [pc, #228]	@ (800197c <HAL_ADC_ConfigChannel+0x4dc>)
 8001896:	f7ff fc27 	bl	80010e8 <LL_ADC_IsEnabled>
 800189a:	4603      	mov	r3, r0
 800189c:	4323      	orrs	r3, r4
 800189e:	2b00      	cmp	r3, #0
 80018a0:	bf0c      	ite	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	2300      	movne	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	e008      	b.n	80018bc <HAL_ADC_ConfigChannel+0x41c>
 80018aa:	4837      	ldr	r0, [pc, #220]	@ (8001988 <HAL_ADC_ConfigChannel+0x4e8>)
 80018ac:	f7ff fc1c 	bl	80010e8 <LL_ADC_IsEnabled>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	bf0c      	ite	eq
 80018b6:	2301      	moveq	r3, #1
 80018b8:	2300      	movne	r3, #0
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80b3 	beq.w	8001a28 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a31      	ldr	r2, [pc, #196]	@ (800198c <HAL_ADC_ConfigChannel+0x4ec>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d165      	bne.n	8001998 <HAL_ADC_ConfigChannel+0x4f8>
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d160      	bne.n	8001998 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a2b      	ldr	r2, [pc, #172]	@ (8001988 <HAL_ADC_ConfigChannel+0x4e8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	f040 80b6 	bne.w	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a13      	ldr	r2, [pc, #76]	@ (8001934 <HAL_ADC_ConfigChannel+0x494>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d004      	beq.n	80018f6 <HAL_ADC_ConfigChannel+0x456>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a22      	ldr	r2, [pc, #136]	@ (800197c <HAL_ADC_ConfigChannel+0x4dc>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d101      	bne.n	80018fa <HAL_ADC_ConfigChannel+0x45a>
 80018f6:	4a22      	ldr	r2, [pc, #136]	@ (8001980 <HAL_ADC_ConfigChannel+0x4e0>)
 80018f8:	e000      	b.n	80018fc <HAL_ADC_ConfigChannel+0x45c>
 80018fa:	4a22      	ldr	r2, [pc, #136]	@ (8001984 <HAL_ADC_ConfigChannel+0x4e4>)
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001902:	4619      	mov	r1, r3
 8001904:	4610      	mov	r0, r2
 8001906:	f7ff fa7e 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800190a:	4b21      	ldr	r3, [pc, #132]	@ (8001990 <HAL_ADC_ConfigChannel+0x4f0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	4a20      	ldr	r2, [pc, #128]	@ (8001994 <HAL_ADC_ConfigChannel+0x4f4>)
 8001912:	fba2 2303 	umull	r2, r3, r2, r3
 8001916:	099b      	lsrs	r3, r3, #6
 8001918:	3301      	adds	r3, #1
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800191e:	e002      	b.n	8001926 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	3b01      	subs	r3, #1
 8001924:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1f9      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800192c:	e08f      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
 800192e:	bf00      	nop
 8001930:	47ff0000 	.word	0x47ff0000
 8001934:	40022000 	.word	0x40022000
 8001938:	04300002 	.word	0x04300002
 800193c:	08600004 	.word	0x08600004
 8001940:	0c900008 	.word	0x0c900008
 8001944:	10c00010 	.word	0x10c00010
 8001948:	14f00020 	.word	0x14f00020
 800194c:	2a000400 	.word	0x2a000400
 8001950:	2e300800 	.word	0x2e300800
 8001954:	32601000 	.word	0x32601000
 8001958:	43210000 	.word	0x43210000
 800195c:	4b840000 	.word	0x4b840000
 8001960:	4fb80000 	.word	0x4fb80000
 8001964:	47520000 	.word	0x47520000
 8001968:	36902000 	.word	0x36902000
 800196c:	25b00200 	.word	0x25b00200
 8001970:	21800100 	.word	0x21800100
 8001974:	1d500080 	.word	0x1d500080
 8001978:	19200040 	.word	0x19200040
 800197c:	40022100 	.word	0x40022100
 8001980:	40022300 	.word	0x40022300
 8001984:	58026300 	.word	0x58026300
 8001988:	58026000 	.word	0x58026000
 800198c:	cb840000 	.word	0xcb840000
 8001990:	24000000 	.word	0x24000000
 8001994:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a31      	ldr	r2, [pc, #196]	@ (8001a64 <HAL_ADC_ConfigChannel+0x5c4>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d11e      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x540>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d119      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001a68 <HAL_ADC_ConfigChannel+0x5c8>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d14b      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a2c      	ldr	r2, [pc, #176]	@ (8001a6c <HAL_ADC_ConfigChannel+0x5cc>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d004      	beq.n	80019ca <HAL_ADC_ConfigChannel+0x52a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a70 <HAL_ADC_ConfigChannel+0x5d0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d101      	bne.n	80019ce <HAL_ADC_ConfigChannel+0x52e>
 80019ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001a74 <HAL_ADC_ConfigChannel+0x5d4>)
 80019cc:	e000      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x530>
 80019ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001a78 <HAL_ADC_ConfigChannel+0x5d8>)
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019d6:	4619      	mov	r1, r3
 80019d8:	4610      	mov	r0, r2
 80019da:	f7ff fa14 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80019de:	e036      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a25      	ldr	r2, [pc, #148]	@ (8001a7c <HAL_ADC_ConfigChannel+0x5dc>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d131      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d12c      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001a68 <HAL_ADC_ConfigChannel+0x5c8>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d127      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1a      	ldr	r2, [pc, #104]	@ (8001a6c <HAL_ADC_ConfigChannel+0x5cc>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d004      	beq.n	8001a12 <HAL_ADC_ConfigChannel+0x572>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a18      	ldr	r2, [pc, #96]	@ (8001a70 <HAL_ADC_ConfigChannel+0x5d0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d101      	bne.n	8001a16 <HAL_ADC_ConfigChannel+0x576>
 8001a12:	4a18      	ldr	r2, [pc, #96]	@ (8001a74 <HAL_ADC_ConfigChannel+0x5d4>)
 8001a14:	e000      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x578>
 8001a16:	4a18      	ldr	r2, [pc, #96]	@ (8001a78 <HAL_ADC_ConfigChannel+0x5d8>)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4610      	mov	r0, r2
 8001a22:	f7ff f9f0 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
 8001a26:	e012      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2c:	f043 0220 	orr.w	r2, r3, #32
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001a3a:	e008      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a40:	f043 0220 	orr.w	r2, r3, #32
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001a56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3734      	adds	r7, #52	@ 0x34
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd90      	pop	{r4, r7, pc}
 8001a62:	bf00      	nop
 8001a64:	c7520000 	.word	0xc7520000
 8001a68:	58026000 	.word	0x58026000
 8001a6c:	40022000 	.word	0x40022000
 8001a70:	40022100 	.word	0x40022100
 8001a74:	40022300 	.word	0x40022300
 8001a78:	58026300 	.word	0x58026300
 8001a7c:	cfb80000 	.word	0xcfb80000

08001a80 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a7a      	ldr	r2, [pc, #488]	@ (8001c78 <ADC_ConfigureBoostMode+0x1f8>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d004      	beq.n	8001a9c <ADC_ConfigureBoostMode+0x1c>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a79      	ldr	r2, [pc, #484]	@ (8001c7c <ADC_ConfigureBoostMode+0x1fc>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d109      	bne.n	8001ab0 <ADC_ConfigureBoostMode+0x30>
 8001a9c:	4b78      	ldr	r3, [pc, #480]	@ (8001c80 <ADC_ConfigureBoostMode+0x200>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	bf14      	ite	ne
 8001aa8:	2301      	movne	r3, #1
 8001aaa:	2300      	moveq	r3, #0
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	e008      	b.n	8001ac2 <ADC_ConfigureBoostMode+0x42>
 8001ab0:	4b74      	ldr	r3, [pc, #464]	@ (8001c84 <ADC_ConfigureBoostMode+0x204>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	bf14      	ite	ne
 8001abc:	2301      	movne	r3, #1
 8001abe:	2300      	moveq	r3, #0
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d01c      	beq.n	8001b00 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8001ac6:	f001 ffc3 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8001aca:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001ad4:	d010      	beq.n	8001af8 <ADC_ConfigureBoostMode+0x78>
 8001ad6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001ada:	d873      	bhi.n	8001bc4 <ADC_ConfigureBoostMode+0x144>
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae0:	d002      	beq.n	8001ae8 <ADC_ConfigureBoostMode+0x68>
 8001ae2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ae6:	d16d      	bne.n	8001bc4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	0c1b      	lsrs	r3, r3, #16
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af4:	60fb      	str	r3, [r7, #12]
        break;
 8001af6:	e068      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	089b      	lsrs	r3, r3, #2
 8001afc:	60fb      	str	r3, [r7, #12]
        break;
 8001afe:	e064      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8001b00:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001b04:	f04f 0100 	mov.w	r1, #0
 8001b08:	f003 fa34 	bl	8004f74 <HAL_RCCEx_GetPeriphCLKFreq>
 8001b0c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8001b16:	d051      	beq.n	8001bbc <ADC_ConfigureBoostMode+0x13c>
 8001b18:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8001b1c:	d854      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b1e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8001b22:	d047      	beq.n	8001bb4 <ADC_ConfigureBoostMode+0x134>
 8001b24:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8001b28:	d84e      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b2a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8001b2e:	d03d      	beq.n	8001bac <ADC_ConfigureBoostMode+0x12c>
 8001b30:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8001b34:	d848      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b3a:	d033      	beq.n	8001ba4 <ADC_ConfigureBoostMode+0x124>
 8001b3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b40:	d842      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b42:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8001b46:	d029      	beq.n	8001b9c <ADC_ConfigureBoostMode+0x11c>
 8001b48:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8001b4c:	d83c      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b4e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8001b52:	d01a      	beq.n	8001b8a <ADC_ConfigureBoostMode+0x10a>
 8001b54:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8001b58:	d836      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b5a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8001b5e:	d014      	beq.n	8001b8a <ADC_ConfigureBoostMode+0x10a>
 8001b60:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8001b64:	d830      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b6a:	d00e      	beq.n	8001b8a <ADC_ConfigureBoostMode+0x10a>
 8001b6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b70:	d82a      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b72:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001b76:	d008      	beq.n	8001b8a <ADC_ConfigureBoostMode+0x10a>
 8001b78:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001b7c:	d824      	bhi.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
 8001b7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001b82:	d002      	beq.n	8001b8a <ADC_ConfigureBoostMode+0x10a>
 8001b84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001b88:	d11e      	bne.n	8001bc8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	0c9b      	lsrs	r3, r3, #18
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b98:	60fb      	str	r3, [r7, #12]
        break;
 8001b9a:	e016      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	091b      	lsrs	r3, r3, #4
 8001ba0:	60fb      	str	r3, [r7, #12]
        break;
 8001ba2:	e012      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	095b      	lsrs	r3, r3, #5
 8001ba8:	60fb      	str	r3, [r7, #12]
        break;
 8001baa:	e00e      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	099b      	lsrs	r3, r3, #6
 8001bb0:	60fb      	str	r3, [r7, #12]
        break;
 8001bb2:	e00a      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	09db      	lsrs	r3, r3, #7
 8001bb8:	60fb      	str	r3, [r7, #12]
        break;
 8001bba:	e006      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	0a1b      	lsrs	r3, r3, #8
 8001bc0:	60fb      	str	r3, [r7, #12]
        break;
 8001bc2:	e002      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
        break;
 8001bc4:	bf00      	nop
 8001bc6:	e000      	b.n	8001bca <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8001bc8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8001bca:	f7ff f8fd 	bl	8000dc8 <HAL_GetREVID>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d815      	bhi.n	8001c04 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4a2b      	ldr	r2, [pc, #172]	@ (8001c88 <ADC_ConfigureBoostMode+0x208>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d908      	bls.n	8001bf2 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bee:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8001bf0:	e03e      	b.n	8001c70 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c00:	609a      	str	r2, [r3, #8]
}
 8001c02:	e035      	b.n	8001c70 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	085b      	lsrs	r3, r3, #1
 8001c08:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	4a1f      	ldr	r2, [pc, #124]	@ (8001c8c <ADC_ConfigureBoostMode+0x20c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d808      	bhi.n	8001c24 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001c20:	609a      	str	r2, [r3, #8]
}
 8001c22:	e025      	b.n	8001c70 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4a1a      	ldr	r2, [pc, #104]	@ (8001c90 <ADC_ConfigureBoostMode+0x210>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d80a      	bhi.n	8001c42 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c3e:	609a      	str	r2, [r3, #8]
}
 8001c40:	e016      	b.n	8001c70 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4a13      	ldr	r2, [pc, #76]	@ (8001c94 <ADC_ConfigureBoostMode+0x214>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d80a      	bhi.n	8001c60 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c5c:	609a      	str	r2, [r3, #8]
}
 8001c5e:	e007      	b.n	8001c70 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689a      	ldr	r2, [r3, #8]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8001c6e:	609a      	str	r2, [r3, #8]
}
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40022000 	.word	0x40022000
 8001c7c:	40022100 	.word	0x40022100
 8001c80:	40022300 	.word	0x40022300
 8001c84:	58026300 	.word	0x58026300
 8001c88:	01312d00 	.word	0x01312d00
 8001c8c:	005f5e10 	.word	0x005f5e10
 8001c90:	00bebc20 	.word	0x00bebc20
 8001c94:	017d7840 	.word	0x017d7840

08001c98 <LL_ADC_IsEnabled>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d101      	bne.n	8001cb0 <LL_ADC_IsEnabled+0x18>
 8001cac:	2301      	movs	r3, #1
 8001cae:	e000      	b.n	8001cb2 <LL_ADC_IsEnabled+0x1a>
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <LL_ADC_REG_IsConversionOngoing>:
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d101      	bne.n	8001cd6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001ce4:	b590      	push	{r4, r7, lr}
 8001ce6:	b09f      	sub	sp, #124	@ 0x7c
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d101      	bne.n	8001d02 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001cfe:	2302      	movs	r3, #2
 8001d00:	e0be      	b.n	8001e80 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2201      	movs	r2, #1
 8001d06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a5c      	ldr	r2, [pc, #368]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d102      	bne.n	8001d22 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001d1c:	4b5b      	ldr	r3, [pc, #364]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	e001      	b.n	8001d26 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10b      	bne.n	8001d44 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d30:	f043 0220 	orr.w	r2, r3, #32
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e09d      	b.n	8001e80 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ffb9 	bl	8001cbe <LL_ADC_REG_IsConversionOngoing>
 8001d4c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ffb3 	bl	8001cbe <LL_ADC_REG_IsConversionOngoing>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d17f      	bne.n	8001e5e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8001d5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d17c      	bne.n	8001e5e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a47      	ldr	r2, [pc, #284]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d004      	beq.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a46      	ldr	r2, [pc, #280]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d101      	bne.n	8001d7c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8001d78:	4b45      	ldr	r3, [pc, #276]	@ (8001e90 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8001d7a:	e000      	b.n	8001d7e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8001d7c:	4b45      	ldr	r3, [pc, #276]	@ (8001e94 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8001d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d039      	beq.n	8001dfc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001d88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	431a      	orrs	r2, r3
 8001d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d98:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a3a      	ldr	r2, [pc, #232]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d004      	beq.n	8001dae <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a38      	ldr	r2, [pc, #224]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d10e      	bne.n	8001dcc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8001dae:	4836      	ldr	r0, [pc, #216]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001db0:	f7ff ff72 	bl	8001c98 <LL_ADC_IsEnabled>
 8001db4:	4604      	mov	r4, r0
 8001db6:	4835      	ldr	r0, [pc, #212]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001db8:	f7ff ff6e 	bl	8001c98 <LL_ADC_IsEnabled>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	4323      	orrs	r3, r4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	bf0c      	ite	eq
 8001dc4:	2301      	moveq	r3, #1
 8001dc6:	2300      	movne	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	e008      	b.n	8001dde <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8001dcc:	4832      	ldr	r0, [pc, #200]	@ (8001e98 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001dce:	f7ff ff63 	bl	8001c98 <LL_ADC_IsEnabled>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	bf0c      	ite	eq
 8001dd8:	2301      	moveq	r3, #1
 8001dda:	2300      	movne	r3, #0
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d047      	beq.n	8001e72 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e9c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	6811      	ldr	r1, [r2, #0]
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	6892      	ldr	r2, [r2, #8]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	431a      	orrs	r2, r3
 8001df6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001df8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001dfa:	e03a      	b.n	8001e72 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001dfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e06:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a1e      	ldr	r2, [pc, #120]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d004      	beq.n	8001e1c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a1d      	ldr	r2, [pc, #116]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d10e      	bne.n	8001e3a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8001e1c:	481a      	ldr	r0, [pc, #104]	@ (8001e88 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001e1e:	f7ff ff3b 	bl	8001c98 <LL_ADC_IsEnabled>
 8001e22:	4604      	mov	r4, r0
 8001e24:	4819      	ldr	r0, [pc, #100]	@ (8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001e26:	f7ff ff37 	bl	8001c98 <LL_ADC_IsEnabled>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4323      	orrs	r3, r4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf0c      	ite	eq
 8001e32:	2301      	moveq	r3, #1
 8001e34:	2300      	movne	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	e008      	b.n	8001e4c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001e3a:	4817      	ldr	r0, [pc, #92]	@ (8001e98 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001e3c:	f7ff ff2c 	bl	8001c98 <LL_ADC_IsEnabled>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	bf0c      	ite	eq
 8001e46:	2301      	moveq	r3, #1
 8001e48:	2300      	movne	r3, #0
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d010      	beq.n	8001e72 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001e5a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e5c:	e009      	b.n	8001e72 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e62:	f043 0220 	orr.w	r2, r3, #32
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001e70:	e000      	b.n	8001e74 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001e72:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001e7c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	377c      	adds	r7, #124	@ 0x7c
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd90      	pop	{r4, r7, pc}
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	40022100 	.word	0x40022100
 8001e90:	40022300 	.word	0x40022300
 8001e94:	58026300 	.word	0x58026300
 8001e98:	58026000 	.word	0x58026000
 8001e9c:	fffff0e0 	.word	0xfffff0e0

08001ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x40>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ec8:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ece:	4a04      	ldr	r2, [pc, #16]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x40>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	60d3      	str	r3, [r2, #12]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00
 8001ee4:	05fa0000 	.word	0x05fa0000

08001ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eec:	4b04      	ldr	r3, [pc, #16]	@ (8001f00 <__NVIC_GetPriorityGrouping+0x18>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	0a1b      	lsrs	r3, r3, #8
 8001ef2:	f003 0307 	and.w	r3, r3, #7
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	db0b      	blt.n	8001f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	f003 021f 	and.w	r2, r3, #31
 8001f1c:	4907      	ldr	r1, [pc, #28]	@ (8001f3c <__NVIC_EnableIRQ+0x38>)
 8001f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	2001      	movs	r0, #1
 8001f26:	fa00 f202 	lsl.w	r2, r0, r2
 8001f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100

08001f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	db0a      	blt.n	8001f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	490c      	ldr	r1, [pc, #48]	@ (8001f8c <__NVIC_SetPriority+0x4c>)
 8001f5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f5e:	0112      	lsls	r2, r2, #4
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	440b      	add	r3, r1
 8001f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f68:	e00a      	b.n	8001f80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4908      	ldr	r1, [pc, #32]	@ (8001f90 <__NVIC_SetPriority+0x50>)
 8001f70:	88fb      	ldrh	r3, [r7, #6]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	3b04      	subs	r3, #4
 8001f78:	0112      	lsls	r2, r2, #4
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	761a      	strb	r2, [r3, #24]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000e100 	.word	0xe000e100
 8001f90:	e000ed00 	.word	0xe000ed00

08001f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	@ 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f1c3 0307 	rsb	r3, r3, #7
 8001fae:	2b04      	cmp	r3, #4
 8001fb0:	bf28      	it	cs
 8001fb2:	2304      	movcs	r3, #4
 8001fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	d902      	bls.n	8001fc4 <NVIC_EncodePriority+0x30>
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3b03      	subs	r3, #3
 8001fc2:	e000      	b.n	8001fc6 <NVIC_EncodePriority+0x32>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43da      	mvns	r2, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43d9      	mvns	r1, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	4313      	orrs	r3, r2
         );
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3724      	adds	r7, #36	@ 0x24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff ff4c 	bl	8001ea0 <__NVIC_SetPriorityGrouping>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
 800201c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800201e:	f7ff ff63 	bl	8001ee8 <__NVIC_GetPriorityGrouping>
 8002022:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	68b9      	ldr	r1, [r7, #8]
 8002028:	6978      	ldr	r0, [r7, #20]
 800202a:	f7ff ffb3 	bl	8001f94 <NVIC_EncodePriority>
 800202e:	4602      	mov	r2, r0
 8002030:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002034:	4611      	mov	r1, r2
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff82 	bl	8001f40 <__NVIC_SetPriority>
}
 800203c:	bf00      	nop
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800204e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ff56 	bl	8001f04 <__NVIC_EnableIRQ>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b098      	sub	sp, #96	@ 0x60
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002068:	4a84      	ldr	r2, [pc, #528]	@ (800227c <HAL_FDCAN_Init+0x21c>)
 800206a:	f107 030c 	add.w	r3, r7, #12
 800206e:	4611      	mov	r1, r2
 8002070:	224c      	movs	r2, #76	@ 0x4c
 8002072:	4618      	mov	r0, r3
 8002074:	f007 fbbc 	bl	80097f0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e1c6      	b.n	8002410 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a7e      	ldr	r2, [pc, #504]	@ (8002280 <HAL_FDCAN_Init+0x220>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d106      	bne.n	800209a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002094:	461a      	mov	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d106      	bne.n	80020b4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7fe fbb2 	bl	8000818 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699a      	ldr	r2, [r3, #24]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0210 	bic.w	r2, r2, #16
 80020c2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020c4:	f7fe fe74 	bl	8000db0 <HAL_GetTick>
 80020c8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80020ca:	e014      	b.n	80020f6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80020cc:	f7fe fe70 	bl	8000db0 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b0a      	cmp	r3, #10
 80020d8:	d90d      	bls.n	80020f6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020e0:	f043 0201 	orr.w	r2, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2203      	movs	r2, #3
 80020ee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e18c      	b.n	8002410 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f003 0308 	and.w	r3, r3, #8
 8002100:	2b08      	cmp	r3, #8
 8002102:	d0e3      	beq.n	80020cc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	699a      	ldr	r2, [r3, #24]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0201 	orr.w	r2, r2, #1
 8002112:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002114:	f7fe fe4c 	bl	8000db0 <HAL_GetTick>
 8002118:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800211a:	e014      	b.n	8002146 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800211c:	f7fe fe48 	bl	8000db0 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b0a      	cmp	r3, #10
 8002128:	d90d      	bls.n	8002146 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002130:	f043 0201 	orr.w	r2, r3, #1
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2203      	movs	r2, #3
 800213e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e164      	b.n	8002410 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0e3      	beq.n	800211c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699a      	ldr	r2, [r3, #24]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0202 	orr.w	r2, r2, #2
 8002162:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7c1b      	ldrb	r3, [r3, #16]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d108      	bne.n	800217e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699a      	ldr	r2, [r3, #24]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800217a:	619a      	str	r2, [r3, #24]
 800217c:	e007      	b.n	800218e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	699a      	ldr	r2, [r3, #24]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800218c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	7c5b      	ldrb	r3, [r3, #17]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d108      	bne.n	80021a8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	699a      	ldr	r2, [r3, #24]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80021a4:	619a      	str	r2, [r3, #24]
 80021a6:	e007      	b.n	80021b8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	699a      	ldr	r2, [r3, #24]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80021b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7c9b      	ldrb	r3, [r3, #18]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d108      	bne.n	80021d2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699a      	ldr	r2, [r3, #24]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021ce:	619a      	str	r2, [r3, #24]
 80021d0:	e007      	b.n	80021e2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699a      	ldr	r2, [r3, #24]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80021e0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699a      	ldr	r2, [r3, #24]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002206:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691a      	ldr	r2, [r3, #16]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f022 0210 	bic.w	r2, r2, #16
 8002216:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d108      	bne.n	8002232 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699a      	ldr	r2, [r3, #24]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0204 	orr.w	r2, r2, #4
 800222e:	619a      	str	r2, [r3, #24]
 8002230:	e030      	b.n	8002294 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d02c      	beq.n	8002294 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d020      	beq.n	8002284 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	699a      	ldr	r2, [r3, #24]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002250:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	691a      	ldr	r2, [r3, #16]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f042 0210 	orr.w	r2, r2, #16
 8002260:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d114      	bne.n	8002294 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	699a      	ldr	r2, [r3, #24]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f042 0220 	orr.w	r2, r2, #32
 8002278:	619a      	str	r2, [r3, #24]
 800227a:	e00b      	b.n	8002294 <HAL_FDCAN_Init+0x234>
 800227c:	080098e8 	.word	0x080098e8
 8002280:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	699a      	ldr	r2, [r3, #24]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 0220 	orr.w	r2, r2, #32
 8002292:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	3b01      	subs	r3, #1
 800229a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80022a4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80022ac:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	3b01      	subs	r3, #1
 80022b6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80022bc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80022be:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80022c8:	d115      	bne.n	80022f6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ce:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d4:	3b01      	subs	r3, #1
 80022d6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80022d8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	3b01      	subs	r3, #1
 80022e0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80022e2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	3b01      	subs	r3, #1
 80022ec:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80022f2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80022f4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00a      	beq.n	8002314 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231c:	4413      	add	r3, r2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d011      	beq.n	8002346 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800232a:	f023 0107 	bic.w	r1, r3, #7
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	3360      	adds	r3, #96	@ 0x60
 8002336:	443b      	add	r3, r7
 8002338:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	2b00      	cmp	r3, #0
 800234c:	d011      	beq.n	8002372 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002356:	f023 0107 	bic.w	r1, r3, #7
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	3360      	adds	r3, #96	@ 0x60
 8002362:	443b      	add	r3, r7
 8002364:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	430a      	orrs	r2, r1
 800236e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002376:	2b00      	cmp	r3, #0
 8002378:	d012      	beq.n	80023a0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002382:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	3360      	adds	r3, #96	@ 0x60
 800238e:	443b      	add	r3, r7
 8002390:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002394:	011a      	lsls	r2, r3, #4
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d012      	beq.n	80023ce <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80023b0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3360      	adds	r3, #96	@ 0x60
 80023bc:	443b      	add	r3, r7
 80023be:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80023c2:	021a      	lsls	r2, r3, #8
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a11      	ldr	r2, [pc, #68]	@ (8002418 <HAL_FDCAN_Init+0x3b8>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d107      	bne.n	80023e8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f022 0203 	bic.w	r2, r2, #3
 80023e6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f80b 	bl	800241c <FDCAN_CalcultateRamBlockAddresses>
 8002406:	4603      	mov	r3, r0
 8002408:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800240c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002410:	4618      	mov	r0, r3
 8002412:	3760      	adds	r7, #96	@ 0x60
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	4000a000 	.word	0x4000a000

0800241c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002428:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002432:	4ba7      	ldr	r3, [pc, #668]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002434:	4013      	ands	r3, r2
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	0091      	lsls	r1, r2, #2
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	430b      	orrs	r3, r1
 8002440:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800244c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002454:	041a      	lsls	r2, r3, #16
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	4413      	add	r3, r2
 8002468:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002472:	4b97      	ldr	r3, [pc, #604]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002474:	4013      	ands	r3, r2
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	0091      	lsls	r1, r2, #2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6812      	ldr	r2, [r2, #0]
 800247e:	430b      	orrs	r3, r1
 8002480:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002494:	041a      	lsls	r2, r3, #16
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	4413      	add	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80024b4:	4b86      	ldr	r3, [pc, #536]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80024b6:	4013      	ands	r3, r2
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	0091      	lsls	r1, r2, #2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	430b      	orrs	r3, r1
 80024c2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80024ce:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	041a      	lsls	r2, r3, #16
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	4413      	add	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80024fc:	4b74      	ldr	r3, [pc, #464]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80024fe:	4013      	ands	r3, r2
 8002500:	68ba      	ldr	r2, [r7, #8]
 8002502:	0091      	lsls	r1, r2, #2
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	430b      	orrs	r3, r1
 800250a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002516:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800251e:	041a      	lsls	r2, r3, #16
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002532:	fb02 f303 	mul.w	r3, r2, r3
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	4413      	add	r3, r2
 800253a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002544:	4b62      	ldr	r3, [pc, #392]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002546:	4013      	ands	r3, r2
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	0091      	lsls	r1, r2, #2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	430b      	orrs	r3, r1
 8002552:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800255e:	fb02 f303 	mul.w	r3, r2, r3
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	4413      	add	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002570:	4b57      	ldr	r3, [pc, #348]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002572:	4013      	ands	r3, r2
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	0091      	lsls	r1, r2, #2
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6812      	ldr	r2, [r2, #0]
 800257c:	430b      	orrs	r3, r1
 800257e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800258a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	041a      	lsls	r2, r3, #16
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	4413      	add	r3, r2
 80025a8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80025b2:	4b47      	ldr	r3, [pc, #284]	@ (80026d0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	0091      	lsls	r1, r2, #2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	430b      	orrs	r3, r1
 80025c0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025cc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d4:	041a      	lsls	r2, r3, #16
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025e8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f0:	061a      	lsls	r2, r3, #24
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002600:	4b34      	ldr	r3, [pc, #208]	@ (80026d4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002602:	4413      	add	r3, r2
 8002604:	009a      	lsls	r2, r3, #2
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	441a      	add	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	441a      	add	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002636:	fb01 f303 	mul.w	r3, r1, r3
 800263a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800263c:	441a      	add	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800264e:	fb01 f303 	mul.w	r3, r1, r3
 8002652:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002654:	441a      	add	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002666:	fb01 f303 	mul.w	r3, r1, r3
 800266a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800266c:	441a      	add	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	441a      	add	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002696:	fb01 f303 	mul.w	r3, r1, r3
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	441a      	add	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80026b2:	fb01 f303 	mul.w	r3, r1, r3
 80026b6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80026b8:	441a      	add	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	4a04      	ldr	r2, [pc, #16]	@ (80026d8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d915      	bls.n	80026f8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80026cc:	e006      	b.n	80026dc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80026ce:	bf00      	nop
 80026d0:	ffff0003 	.word	0xffff0003
 80026d4:	10002b00 	.word	0x10002b00
 80026d8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026e2:	f043 0220 	orr.w	r2, r3, #32
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2203      	movs	r2, #3
 80026f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e010      	b.n	800271a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	e005      	b.n	800270c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	3304      	adds	r3, #4
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	429a      	cmp	r2, r3
 8002716:	d3f3      	bcc.n	8002700 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop

08002728 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	@ 0x24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002736:	4b89      	ldr	r3, [pc, #548]	@ (800295c <HAL_GPIO_Init+0x234>)
 8002738:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800273a:	e194      	b.n	8002a66 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	2101      	movs	r1, #1
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	fa01 f303 	lsl.w	r3, r1, r3
 8002748:	4013      	ands	r3, r2
 800274a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8186 	beq.w	8002a60 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	2b01      	cmp	r3, #1
 800275e:	d005      	beq.n	800276c <HAL_GPIO_Init+0x44>
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d130      	bne.n	80027ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	2203      	movs	r2, #3
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027a2:	2201      	movs	r2, #1
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	091b      	lsrs	r3, r3, #4
 80027b8:	f003 0201 	and.w	r2, r3, #1
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	fa02 f303 	lsl.w	r3, r2, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d017      	beq.n	800280a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	2203      	movs	r2, #3
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d123      	bne.n	800285e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	08da      	lsrs	r2, r3, #3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	3208      	adds	r2, #8
 800281e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	220f      	movs	r2, #15
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	08da      	lsrs	r2, r3, #3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3208      	adds	r2, #8
 8002858:	69b9      	ldr	r1, [r7, #24]
 800285a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	2203      	movs	r2, #3
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0203 	and.w	r2, r3, #3
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4313      	orrs	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800289a:	2b00      	cmp	r3, #0
 800289c:	f000 80e0 	beq.w	8002a60 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002960 <HAL_GPIO_Init+0x238>)
 80028a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028a6:	4a2e      	ldr	r2, [pc, #184]	@ (8002960 <HAL_GPIO_Init+0x238>)
 80028a8:	f043 0302 	orr.w	r3, r3, #2
 80028ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80028b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002960 <HAL_GPIO_Init+0x238>)
 80028b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028be:	4a29      	ldr	r2, [pc, #164]	@ (8002964 <HAL_GPIO_Init+0x23c>)
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	089b      	lsrs	r3, r3, #2
 80028c4:	3302      	adds	r3, #2
 80028c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	220f      	movs	r2, #15
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a20      	ldr	r2, [pc, #128]	@ (8002968 <HAL_GPIO_Init+0x240>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d052      	beq.n	8002990 <HAL_GPIO_Init+0x268>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a1f      	ldr	r2, [pc, #124]	@ (800296c <HAL_GPIO_Init+0x244>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d031      	beq.n	8002956 <HAL_GPIO_Init+0x22e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_GPIO_Init+0x248>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d02b      	beq.n	8002952 <HAL_GPIO_Init+0x22a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002974 <HAL_GPIO_Init+0x24c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d025      	beq.n	800294e <HAL_GPIO_Init+0x226>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a1c      	ldr	r2, [pc, #112]	@ (8002978 <HAL_GPIO_Init+0x250>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d01f      	beq.n	800294a <HAL_GPIO_Init+0x222>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a1b      	ldr	r2, [pc, #108]	@ (800297c <HAL_GPIO_Init+0x254>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d019      	beq.n	8002946 <HAL_GPIO_Init+0x21e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a1a      	ldr	r2, [pc, #104]	@ (8002980 <HAL_GPIO_Init+0x258>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d013      	beq.n	8002942 <HAL_GPIO_Init+0x21a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a19      	ldr	r2, [pc, #100]	@ (8002984 <HAL_GPIO_Init+0x25c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d00d      	beq.n	800293e <HAL_GPIO_Init+0x216>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a18      	ldr	r2, [pc, #96]	@ (8002988 <HAL_GPIO_Init+0x260>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d007      	beq.n	800293a <HAL_GPIO_Init+0x212>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a17      	ldr	r2, [pc, #92]	@ (800298c <HAL_GPIO_Init+0x264>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d101      	bne.n	8002936 <HAL_GPIO_Init+0x20e>
 8002932:	2309      	movs	r3, #9
 8002934:	e02d      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 8002936:	230a      	movs	r3, #10
 8002938:	e02b      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 800293a:	2308      	movs	r3, #8
 800293c:	e029      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 800293e:	2307      	movs	r3, #7
 8002940:	e027      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 8002942:	2306      	movs	r3, #6
 8002944:	e025      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 8002946:	2305      	movs	r3, #5
 8002948:	e023      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 800294a:	2304      	movs	r3, #4
 800294c:	e021      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 800294e:	2303      	movs	r3, #3
 8002950:	e01f      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 8002952:	2302      	movs	r3, #2
 8002954:	e01d      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 8002956:	2301      	movs	r3, #1
 8002958:	e01b      	b.n	8002992 <HAL_GPIO_Init+0x26a>
 800295a:	bf00      	nop
 800295c:	58000080 	.word	0x58000080
 8002960:	58024400 	.word	0x58024400
 8002964:	58000400 	.word	0x58000400
 8002968:	58020000 	.word	0x58020000
 800296c:	58020400 	.word	0x58020400
 8002970:	58020800 	.word	0x58020800
 8002974:	58020c00 	.word	0x58020c00
 8002978:	58021000 	.word	0x58021000
 800297c:	58021400 	.word	0x58021400
 8002980:	58021800 	.word	0x58021800
 8002984:	58021c00 	.word	0x58021c00
 8002988:	58022000 	.word	0x58022000
 800298c:	58022400 	.word	0x58022400
 8002990:	2300      	movs	r3, #0
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	f002 0203 	and.w	r2, r2, #3
 8002998:	0092      	lsls	r2, r2, #2
 800299a:	4093      	lsls	r3, r2
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a2:	4938      	ldr	r1, [pc, #224]	@ (8002a84 <HAL_GPIO_Init+0x35c>)
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	089b      	lsrs	r3, r3, #2
 80029a8:	3302      	adds	r3, #2
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4013      	ands	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80029d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80029de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002a04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4013      	ands	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	3301      	adds	r3, #1
 8002a64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f47f ae63 	bne.w	800273c <HAL_GPIO_Init+0x14>
  }
}
 8002a76:	bf00      	nop
 8002a78:	bf00      	nop
 8002a7a:	3724      	adds	r7, #36	@ 0x24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	58000400 	.word	0x58000400

08002a88 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002a90:	4b29      	ldr	r3, [pc, #164]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	2b06      	cmp	r3, #6
 8002a9a:	d00a      	beq.n	8002ab2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002a9c:	4b26      	ldr	r3, [pc, #152]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d001      	beq.n	8002aae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e040      	b.n	8002b30 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e03e      	b.n	8002b30 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002ab2:	4b21      	ldr	r3, [pc, #132]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002aba:	491f      	ldr	r1, [pc, #124]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002ac2:	f7fe f975 	bl	8000db0 <HAL_GetTick>
 8002ac6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ac8:	e009      	b.n	8002ade <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002aca:	f7fe f971 	bl	8000db0 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ad8:	d901      	bls.n	8002ade <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e028      	b.n	8002b30 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ade:	4b16      	ldr	r3, [pc, #88]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ae6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002aea:	d1ee      	bne.n	8002aca <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b1e      	cmp	r3, #30
 8002af0:	d008      	beq.n	8002b04 <HAL_PWREx_ConfigSupply+0x7c>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b2e      	cmp	r3, #46	@ 0x2e
 8002af6:	d005      	beq.n	8002b04 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b1d      	cmp	r3, #29
 8002afc:	d002      	beq.n	8002b04 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b2d      	cmp	r3, #45	@ 0x2d
 8002b02:	d114      	bne.n	8002b2e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002b04:	f7fe f954 	bl	8000db0 <HAL_GetTick>
 8002b08:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002b0a:	e009      	b.n	8002b20 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b0c:	f7fe f950 	bl	8000db0 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b1a:	d901      	bls.n	8002b20 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e007      	b.n	8002b30 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002b20:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <HAL_PWREx_ConfigSupply+0xb0>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b2c:	d1ee      	bne.n	8002b0c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	58024800 	.word	0x58024800

08002b3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08c      	sub	sp, #48	@ 0x30
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d102      	bne.n	8002b50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f000 bc48 	b.w	80033e0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 8088 	beq.w	8002c6e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b5e:	4b99      	ldr	r3, [pc, #612]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b68:	4b96      	ldr	r3, [pc, #600]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b70:	2b10      	cmp	r3, #16
 8002b72:	d007      	beq.n	8002b84 <HAL_RCC_OscConfig+0x48>
 8002b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b76:	2b18      	cmp	r3, #24
 8002b78:	d111      	bne.n	8002b9e <HAL_RCC_OscConfig+0x62>
 8002b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7c:	f003 0303 	and.w	r3, r3, #3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d10c      	bne.n	8002b9e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b84:	4b8f      	ldr	r3, [pc, #572]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d06d      	beq.n	8002c6c <HAL_RCC_OscConfig+0x130>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d169      	bne.n	8002c6c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f000 bc21 	b.w	80033e0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ba6:	d106      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x7a>
 8002ba8:	4b86      	ldr	r3, [pc, #536]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a85      	ldr	r2, [pc, #532]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	e02e      	b.n	8002c14 <HAL_RCC_OscConfig+0xd8>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10c      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x9c>
 8002bbe:	4b81      	ldr	r3, [pc, #516]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a80      	ldr	r2, [pc, #512]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	4b7e      	ldr	r3, [pc, #504]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a7d      	ldr	r2, [pc, #500]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	e01d      	b.n	8002c14 <HAL_RCC_OscConfig+0xd8>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002be0:	d10c      	bne.n	8002bfc <HAL_RCC_OscConfig+0xc0>
 8002be2:	4b78      	ldr	r3, [pc, #480]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a77      	ldr	r2, [pc, #476]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	4b75      	ldr	r3, [pc, #468]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a74      	ldr	r2, [pc, #464]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	e00b      	b.n	8002c14 <HAL_RCC_OscConfig+0xd8>
 8002bfc:	4b71      	ldr	r3, [pc, #452]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a70      	ldr	r2, [pc, #448]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	4b6e      	ldr	r3, [pc, #440]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a6d      	ldr	r2, [pc, #436]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d013      	beq.n	8002c44 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7fe f8c8 	bl	8000db0 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c24:	f7fe f8c4 	bl	8000db0 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b64      	cmp	r3, #100	@ 0x64
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e3d4      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c36:	4b63      	ldr	r3, [pc, #396]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0xe8>
 8002c42:	e014      	b.n	8002c6e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7fe f8b4 	bl	8000db0 <HAL_GetTick>
 8002c48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c4c:	f7fe f8b0 	bl	8000db0 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b64      	cmp	r3, #100	@ 0x64
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e3c0      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c5e:	4b59      	ldr	r3, [pc, #356]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x110>
 8002c6a:	e000      	b.n	8002c6e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 80ca 	beq.w	8002e10 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c7c:	4b51      	ldr	r3, [pc, #324]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c84:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c86:	4b4f      	ldr	r3, [pc, #316]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x166>
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	2b18      	cmp	r3, #24
 8002c96:	d156      	bne.n	8002d46 <HAL_RCC_OscConfig+0x20a>
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d151      	bne.n	8002d46 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ca2:	4b48      	ldr	r3, [pc, #288]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <HAL_RCC_OscConfig+0x17e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e392      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002cba:	4b42      	ldr	r3, [pc, #264]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 0219 	bic.w	r2, r3, #25
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	493f      	ldr	r1, [pc, #252]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fe f870 	bl	8000db0 <HAL_GetTick>
 8002cd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd4:	f7fe f86c 	bl	8000db0 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e37c      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ce6:	4b37      	ldr	r3, [pc, #220]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0304 	and.w	r3, r3, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf2:	f7fe f869 	bl	8000dc8 <HAL_GetREVID>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d817      	bhi.n	8002d30 <HAL_RCC_OscConfig+0x1f4>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	2b40      	cmp	r3, #64	@ 0x40
 8002d06:	d108      	bne.n	8002d1a <HAL_RCC_OscConfig+0x1de>
 8002d08:	4b2e      	ldr	r3, [pc, #184]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002d10:	4a2c      	ldr	r2, [pc, #176]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d16:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d18:	e07a      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	031b      	lsls	r3, r3, #12
 8002d28:	4926      	ldr	r1, [pc, #152]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d2e:	e06f      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d30:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	061b      	lsls	r3, r3, #24
 8002d3e:	4921      	ldr	r1, [pc, #132]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d44:	e064      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d047      	beq.n	8002dde <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f023 0219 	bic.w	r2, r3, #25
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	491a      	ldr	r1, [pc, #104]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7fe f826 	bl	8000db0 <HAL_GetTick>
 8002d64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d68:	f7fe f822 	bl	8000db0 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e332      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d7a:	4b12      	ldr	r3, [pc, #72]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d86:	f7fe f81f 	bl	8000dc8 <HAL_GetREVID>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d819      	bhi.n	8002dc8 <HAL_RCC_OscConfig+0x28c>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	2b40      	cmp	r3, #64	@ 0x40
 8002d9a:	d108      	bne.n	8002dae <HAL_RCC_OscConfig+0x272>
 8002d9c:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002da4:	4a07      	ldr	r2, [pc, #28]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002daa:	6053      	str	r3, [r2, #4]
 8002dac:	e030      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
 8002dae:	4b05      	ldr	r3, [pc, #20]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	031b      	lsls	r3, r3, #12
 8002dbc:	4901      	ldr	r1, [pc, #4]	@ (8002dc4 <HAL_RCC_OscConfig+0x288>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	604b      	str	r3, [r1, #4]
 8002dc2:	e025      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
 8002dc4:	58024400 	.word	0x58024400
 8002dc8:	4b9a      	ldr	r3, [pc, #616]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	061b      	lsls	r3, r3, #24
 8002dd6:	4997      	ldr	r1, [pc, #604]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	604b      	str	r3, [r1, #4]
 8002ddc:	e018      	b.n	8002e10 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dde:	4b95      	ldr	r3, [pc, #596]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a94      	ldr	r2, [pc, #592]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dea:	f7fd ffe1 	bl	8000db0 <HAL_GetTick>
 8002dee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df2:	f7fd ffdd 	bl	8000db0 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e2ed      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e04:	4b8b      	ldr	r3, [pc, #556]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f0      	bne.n	8002df2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0310 	and.w	r3, r3, #16
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 80a9 	beq.w	8002f70 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e1e:	4b85      	ldr	r3, [pc, #532]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e26:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e28:	4b82      	ldr	r3, [pc, #520]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	2b08      	cmp	r3, #8
 8002e32:	d007      	beq.n	8002e44 <HAL_RCC_OscConfig+0x308>
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	2b18      	cmp	r3, #24
 8002e38:	d13a      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x374>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f003 0303 	and.w	r3, r3, #3
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d135      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e44:	4b7b      	ldr	r3, [pc, #492]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d005      	beq.n	8002e5c <HAL_RCC_OscConfig+0x320>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	2b80      	cmp	r3, #128	@ 0x80
 8002e56:	d001      	beq.n	8002e5c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e2c1      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e5c:	f7fd ffb4 	bl	8000dc8 <HAL_GetREVID>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d817      	bhi.n	8002e9a <HAL_RCC_OscConfig+0x35e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d108      	bne.n	8002e84 <HAL_RCC_OscConfig+0x348>
 8002e72:	4b70      	ldr	r3, [pc, #448]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002e7a:	4a6e      	ldr	r2, [pc, #440]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002e80:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e82:	e075      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e84:	4b6b      	ldr	r3, [pc, #428]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	069b      	lsls	r3, r3, #26
 8002e92:	4968      	ldr	r1, [pc, #416]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e98:	e06a      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e9a:	4b66      	ldr	r3, [pc, #408]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	061b      	lsls	r3, r3, #24
 8002ea8:	4962      	ldr	r1, [pc, #392]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002eae:	e05f      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d042      	beq.n	8002f3e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002eb8:	4b5e      	ldr	r3, [pc, #376]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a5d      	ldr	r2, [pc, #372]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec4:	f7fd ff74 	bl	8000db0 <HAL_GetTick>
 8002ec8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ecc:	f7fd ff70 	bl	8000db0 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e280      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ede:	4b55      	ldr	r3, [pc, #340]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002eea:	f7fd ff6d 	bl	8000dc8 <HAL_GetREVID>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d817      	bhi.n	8002f28 <HAL_RCC_OscConfig+0x3ec>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d108      	bne.n	8002f12 <HAL_RCC_OscConfig+0x3d6>
 8002f00:	4b4c      	ldr	r3, [pc, #304]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002f08:	4a4a      	ldr	r2, [pc, #296]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f0e:	6053      	str	r3, [r2, #4]
 8002f10:	e02e      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
 8002f12:	4b48      	ldr	r3, [pc, #288]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	069b      	lsls	r3, r3, #26
 8002f20:	4944      	ldr	r1, [pc, #272]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
 8002f26:	e023      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
 8002f28:	4b42      	ldr	r3, [pc, #264]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	061b      	lsls	r3, r3, #24
 8002f36:	493f      	ldr	r1, [pc, #252]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	60cb      	str	r3, [r1, #12]
 8002f3c:	e018      	b.n	8002f70 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f3e:	4b3d      	ldr	r3, [pc, #244]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a3c      	ldr	r2, [pc, #240]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4a:	f7fd ff31 	bl	8000db0 <HAL_GetTick>
 8002f4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f52:	f7fd ff2d 	bl	8000db0 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e23d      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f64:	4b33      	ldr	r3, [pc, #204]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1f0      	bne.n	8002f52 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d036      	beq.n	8002fea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d019      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f84:	4b2b      	ldr	r3, [pc, #172]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f88:	4a2a      	ldr	r2, [pc, #168]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002f8a:	f043 0301 	orr.w	r3, r3, #1
 8002f8e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f90:	f7fd ff0e 	bl	8000db0 <HAL_GetTick>
 8002f94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f98:	f7fd ff0a 	bl	8000db0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e21a      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002faa:	4b22      	ldr	r3, [pc, #136]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002fac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d0f0      	beq.n	8002f98 <HAL_RCC_OscConfig+0x45c>
 8002fb6:	e018      	b.n	8002fea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fbc:	4a1d      	ldr	r2, [pc, #116]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002fbe:	f023 0301 	bic.w	r3, r3, #1
 8002fc2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc4:	f7fd fef4 	bl	8000db0 <HAL_GetTick>
 8002fc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fcc:	f7fd fef0 	bl	8000db0 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e200      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002fde:	4b15      	ldr	r3, [pc, #84]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8002fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d039      	beq.n	800306a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01c      	beq.n	8003038 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a0c      	ldr	r2, [pc, #48]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8003004:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003008:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800300a:	f7fd fed1 	bl	8000db0 <HAL_GetTick>
 800300e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003010:	e008      	b.n	8003024 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003012:	f7fd fecd 	bl	8000db0 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e1dd      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003024:	4b03      	ldr	r3, [pc, #12]	@ (8003034 <HAL_RCC_OscConfig+0x4f8>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d0f0      	beq.n	8003012 <HAL_RCC_OscConfig+0x4d6>
 8003030:	e01b      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
 8003032:	bf00      	nop
 8003034:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003038:	4b9b      	ldr	r3, [pc, #620]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a9a      	ldr	r2, [pc, #616]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800303e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003042:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003044:	f7fd feb4 	bl	8000db0 <HAL_GetTick>
 8003048:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800304c:	f7fd feb0 	bl	8000db0 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e1c0      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800305e:	4b92      	ldr	r3, [pc, #584]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8081 	beq.w	800317a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003078:	4b8c      	ldr	r3, [pc, #560]	@ (80032ac <HAL_RCC_OscConfig+0x770>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a8b      	ldr	r2, [pc, #556]	@ (80032ac <HAL_RCC_OscConfig+0x770>)
 800307e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003082:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003084:	f7fd fe94 	bl	8000db0 <HAL_GetTick>
 8003088:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800308c:	f7fd fe90 	bl	8000db0 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e1a0      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800309e:	4b83      	ldr	r3, [pc, #524]	@ (80032ac <HAL_RCC_OscConfig+0x770>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d106      	bne.n	80030c0 <HAL_RCC_OscConfig+0x584>
 80030b2:	4b7d      	ldr	r3, [pc, #500]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b6:	4a7c      	ldr	r2, [pc, #496]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80030be:	e02d      	b.n	800311c <HAL_RCC_OscConfig+0x5e0>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10c      	bne.n	80030e2 <HAL_RCC_OscConfig+0x5a6>
 80030c8:	4b77      	ldr	r3, [pc, #476]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030cc:	4a76      	ldr	r2, [pc, #472]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030ce:	f023 0301 	bic.w	r3, r3, #1
 80030d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80030d4:	4b74      	ldr	r3, [pc, #464]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d8:	4a73      	ldr	r2, [pc, #460]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030da:	f023 0304 	bic.w	r3, r3, #4
 80030de:	6713      	str	r3, [r2, #112]	@ 0x70
 80030e0:	e01c      	b.n	800311c <HAL_RCC_OscConfig+0x5e0>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2b05      	cmp	r3, #5
 80030e8:	d10c      	bne.n	8003104 <HAL_RCC_OscConfig+0x5c8>
 80030ea:	4b6f      	ldr	r3, [pc, #444]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ee:	4a6e      	ldr	r2, [pc, #440]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030f0:	f043 0304 	orr.w	r3, r3, #4
 80030f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f6:	4b6c      	ldr	r3, [pc, #432]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fa:	4a6b      	ldr	r2, [pc, #428]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6713      	str	r3, [r2, #112]	@ 0x70
 8003102:	e00b      	b.n	800311c <HAL_RCC_OscConfig+0x5e0>
 8003104:	4b68      	ldr	r3, [pc, #416]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003108:	4a67      	ldr	r2, [pc, #412]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800310a:	f023 0301 	bic.w	r3, r3, #1
 800310e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003110:	4b65      	ldr	r3, [pc, #404]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	4a64      	ldr	r2, [pc, #400]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003116:	f023 0304 	bic.w	r3, r3, #4
 800311a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d015      	beq.n	8003150 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003124:	f7fd fe44 	bl	8000db0 <HAL_GetTick>
 8003128:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800312a:	e00a      	b.n	8003142 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312c:	f7fd fe40 	bl	8000db0 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800313a:	4293      	cmp	r3, r2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e14e      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003142:	4b59      	ldr	r3, [pc, #356]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0ee      	beq.n	800312c <HAL_RCC_OscConfig+0x5f0>
 800314e:	e014      	b.n	800317a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003150:	f7fd fe2e 	bl	8000db0 <HAL_GetTick>
 8003154:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003156:	e00a      	b.n	800316e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003158:	f7fd fe2a 	bl	8000db0 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003166:	4293      	cmp	r3, r2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e138      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800316e:	4b4e      	ldr	r3, [pc, #312]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1ee      	bne.n	8003158 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 812d 	beq.w	80033de <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003184:	4b48      	ldr	r3, [pc, #288]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800318c:	2b18      	cmp	r3, #24
 800318e:	f000 80bd 	beq.w	800330c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003196:	2b02      	cmp	r3, #2
 8003198:	f040 809e 	bne.w	80032d8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319c:	4b42      	ldr	r3, [pc, #264]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a41      	ldr	r2, [pc, #260]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80031a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7fd fe02 	bl	8000db0 <HAL_GetTick>
 80031ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b0:	f7fd fdfe 	bl	8000db0 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e10e      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031c2:	4b39      	ldr	r3, [pc, #228]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1f0      	bne.n	80031b0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ce:	4b36      	ldr	r3, [pc, #216]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80031d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031d2:	4b37      	ldr	r3, [pc, #220]	@ (80032b0 <HAL_RCC_OscConfig+0x774>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80031de:	0112      	lsls	r2, r2, #4
 80031e0:	430a      	orrs	r2, r1
 80031e2:	4931      	ldr	r1, [pc, #196]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ec:	3b01      	subs	r3, #1
 80031ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f6:	3b01      	subs	r3, #1
 80031f8:	025b      	lsls	r3, r3, #9
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	431a      	orrs	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003202:	3b01      	subs	r3, #1
 8003204:	041b      	lsls	r3, r3, #16
 8003206:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003210:	3b01      	subs	r3, #1
 8003212:	061b      	lsls	r3, r3, #24
 8003214:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003218:	4923      	ldr	r1, [pc, #140]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800321a:	4313      	orrs	r3, r2
 800321c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800321e:	4b22      	ldr	r3, [pc, #136]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003222:	4a21      	ldr	r2, [pc, #132]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003224:	f023 0301 	bic.w	r3, r3, #1
 8003228:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800322a:	4b1f      	ldr	r3, [pc, #124]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800322c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800322e:	4b21      	ldr	r3, [pc, #132]	@ (80032b4 <HAL_RCC_OscConfig+0x778>)
 8003230:	4013      	ands	r3, r2
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003236:	00d2      	lsls	r2, r2, #3
 8003238:	491b      	ldr	r1, [pc, #108]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800323a:	4313      	orrs	r3, r2
 800323c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800323e:	4b1a      	ldr	r3, [pc, #104]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003242:	f023 020c 	bic.w	r2, r3, #12
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	4917      	ldr	r1, [pc, #92]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800324c:	4313      	orrs	r3, r2
 800324e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003250:	4b15      	ldr	r3, [pc, #84]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003254:	f023 0202 	bic.w	r2, r3, #2
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325c:	4912      	ldr	r1, [pc, #72]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800325e:	4313      	orrs	r3, r2
 8003260:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003262:	4b11      	ldr	r3, [pc, #68]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003266:	4a10      	ldr	r2, [pc, #64]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800326e:	4b0e      	ldr	r3, [pc, #56]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003272:	4a0d      	ldr	r2, [pc, #52]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003278:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800327a:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800327c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800327e:	4a0a      	ldr	r2, [pc, #40]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003284:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328a:	4a07      	ldr	r2, [pc, #28]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003292:	4b05      	ldr	r3, [pc, #20]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a04      	ldr	r2, [pc, #16]	@ (80032a8 <HAL_RCC_OscConfig+0x76c>)
 8003298:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800329c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329e:	f7fd fd87 	bl	8000db0 <HAL_GetTick>
 80032a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032a4:	e011      	b.n	80032ca <HAL_RCC_OscConfig+0x78e>
 80032a6:	bf00      	nop
 80032a8:	58024400 	.word	0x58024400
 80032ac:	58024800 	.word	0x58024800
 80032b0:	fffffc0c 	.word	0xfffffc0c
 80032b4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b8:	f7fd fd7a 	bl	8000db0 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e08a      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032ca:	4b47      	ldr	r3, [pc, #284]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f0      	beq.n	80032b8 <HAL_RCC_OscConfig+0x77c>
 80032d6:	e082      	b.n	80033de <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d8:	4b43      	ldr	r3, [pc, #268]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a42      	ldr	r2, [pc, #264]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80032de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fd fd64 	bl	8000db0 <HAL_GetTick>
 80032e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ec:	f7fd fd60 	bl	8000db0 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e070      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032fe:	4b3a      	ldr	r3, [pc, #232]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x7b0>
 800330a:	e068      	b.n	80033de <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800330c:	4b36      	ldr	r3, [pc, #216]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 800330e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003310:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003312:	4b35      	ldr	r3, [pc, #212]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	2b01      	cmp	r3, #1
 800331e:	d031      	beq.n	8003384 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	f003 0203 	and.w	r2, r3, #3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800332a:	429a      	cmp	r2, r3
 800332c:	d12a      	bne.n	8003384 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	091b      	lsrs	r3, r3, #4
 8003332:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	429a      	cmp	r2, r3
 800333c:	d122      	bne.n	8003384 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003348:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800334a:	429a      	cmp	r2, r3
 800334c:	d11a      	bne.n	8003384 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	0a5b      	lsrs	r3, r3, #9
 8003352:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800335a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800335c:	429a      	cmp	r2, r3
 800335e:	d111      	bne.n	8003384 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	0c1b      	lsrs	r3, r3, #16
 8003364:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800336e:	429a      	cmp	r2, r3
 8003370:	d108      	bne.n	8003384 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	0e1b      	lsrs	r3, r3, #24
 8003376:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800337e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003380:	429a      	cmp	r2, r3
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e02b      	b.n	80033e0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003388:	4b17      	ldr	r3, [pc, #92]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 800338a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338c:	08db      	lsrs	r3, r3, #3
 800338e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003392:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	429a      	cmp	r2, r3
 800339c:	d01f      	beq.n	80033de <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800339e:	4b12      	ldr	r3, [pc, #72]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a2:	4a11      	ldr	r2, [pc, #68]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033aa:	f7fd fd01 	bl	8000db0 <HAL_GetTick>
 80033ae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80033b0:	bf00      	nop
 80033b2:	f7fd fcfd 	bl	8000db0 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d0f9      	beq.n	80033b2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80033be:	4b0a      	ldr	r3, [pc, #40]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033c2:	4b0a      	ldr	r3, [pc, #40]	@ (80033ec <HAL_RCC_OscConfig+0x8b0>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80033ca:	00d2      	lsls	r2, r2, #3
 80033cc:	4906      	ldr	r1, [pc, #24]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80033d2:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	4a04      	ldr	r2, [pc, #16]	@ (80033e8 <HAL_RCC_OscConfig+0x8ac>)
 80033d8:	f043 0301 	orr.w	r3, r3, #1
 80033dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3730      	adds	r7, #48	@ 0x30
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	58024400 	.word	0x58024400
 80033ec:	ffff0007 	.word	0xffff0007

080033f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e19c      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003404:	4b8a      	ldr	r3, [pc, #552]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d910      	bls.n	8003434 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003412:	4b87      	ldr	r3, [pc, #540]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f023 020f 	bic.w	r2, r3, #15
 800341a:	4985      	ldr	r1, [pc, #532]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	4313      	orrs	r3, r2
 8003420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003422:	4b83      	ldr	r3, [pc, #524]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 030f 	and.w	r3, r3, #15
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d001      	beq.n	8003434 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e184      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	d010      	beq.n	8003462 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	4b7b      	ldr	r3, [pc, #492]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800344c:	429a      	cmp	r2, r3
 800344e:	d908      	bls.n	8003462 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003450:	4b78      	ldr	r3, [pc, #480]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	4975      	ldr	r1, [pc, #468]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 800345e:	4313      	orrs	r3, r2
 8003460:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d010      	beq.n	8003490 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695a      	ldr	r2, [r3, #20]
 8003472:	4b70      	ldr	r3, [pc, #448]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800347a:	429a      	cmp	r2, r3
 800347c:	d908      	bls.n	8003490 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800347e:	4b6d      	ldr	r3, [pc, #436]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003480:	69db      	ldr	r3, [r3, #28]
 8003482:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	496a      	ldr	r1, [pc, #424]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 800348c:	4313      	orrs	r3, r2
 800348e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0310 	and.w	r3, r3, #16
 8003498:	2b00      	cmp	r3, #0
 800349a:	d010      	beq.n	80034be <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699a      	ldr	r2, [r3, #24]
 80034a0:	4b64      	ldr	r3, [pc, #400]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d908      	bls.n	80034be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034ac:	4b61      	ldr	r3, [pc, #388]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	495e      	ldr	r1, [pc, #376]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0320 	and.w	r3, r3, #32
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d010      	beq.n	80034ec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	4b59      	ldr	r3, [pc, #356]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d908      	bls.n	80034ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80034da:	4b56      	ldr	r3, [pc, #344]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	4953      	ldr	r1, [pc, #332]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d010      	beq.n	800351a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68da      	ldr	r2, [r3, #12]
 80034fc:	4b4d      	ldr	r3, [pc, #308]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	f003 030f 	and.w	r3, r3, #15
 8003504:	429a      	cmp	r2, r3
 8003506:	d908      	bls.n	800351a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003508:	4b4a      	ldr	r3, [pc, #296]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	f023 020f 	bic.w	r2, r3, #15
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	4947      	ldr	r1, [pc, #284]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003516:	4313      	orrs	r3, r2
 8003518:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d055      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003526:	4b43      	ldr	r3, [pc, #268]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	4940      	ldr	r1, [pc, #256]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003534:	4313      	orrs	r3, r2
 8003536:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b02      	cmp	r3, #2
 800353e:	d107      	bne.n	8003550 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003540:	4b3c      	ldr	r3, [pc, #240]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d121      	bne.n	8003590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0f6      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b03      	cmp	r3, #3
 8003556:	d107      	bne.n	8003568 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003558:	4b36      	ldr	r3, [pc, #216]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d115      	bne.n	8003590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0ea      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d107      	bne.n	8003580 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003570:	4b30      	ldr	r3, [pc, #192]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d109      	bne.n	8003590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0de      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003580:	4b2c      	ldr	r3, [pc, #176]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0d6      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003590:	4b28      	ldr	r3, [pc, #160]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	f023 0207 	bic.w	r2, r3, #7
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	4925      	ldr	r1, [pc, #148]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035a2:	f7fd fc05 	bl	8000db0 <HAL_GetTick>
 80035a6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a8:	e00a      	b.n	80035c0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035aa:	f7fd fc01 	bl	8000db0 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e0be      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d1eb      	bne.n	80035aa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d010      	beq.n	8003600 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	4b14      	ldr	r3, [pc, #80]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d208      	bcs.n	8003600 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ee:	4b11      	ldr	r3, [pc, #68]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	f023 020f 	bic.w	r2, r3, #15
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	490e      	ldr	r1, [pc, #56]	@ (8003634 <HAL_RCC_ClockConfig+0x244>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003600:	4b0b      	ldr	r3, [pc, #44]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 030f 	and.w	r3, r3, #15
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d214      	bcs.n	8003638 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800360e:	4b08      	ldr	r3, [pc, #32]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 020f 	bic.w	r2, r3, #15
 8003616:	4906      	ldr	r1, [pc, #24]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	4313      	orrs	r3, r2
 800361c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361e:	4b04      	ldr	r3, [pc, #16]	@ (8003630 <HAL_RCC_ClockConfig+0x240>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	429a      	cmp	r2, r3
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e086      	b.n	800373e <HAL_RCC_ClockConfig+0x34e>
 8003630:	52002000 	.word	0x52002000
 8003634:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b00      	cmp	r3, #0
 8003642:	d010      	beq.n	8003666 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	4b3f      	ldr	r3, [pc, #252]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003650:	429a      	cmp	r2, r3
 8003652:	d208      	bcs.n	8003666 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003654:	4b3c      	ldr	r3, [pc, #240]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	4939      	ldr	r1, [pc, #228]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003662:	4313      	orrs	r3, r2
 8003664:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	d010      	beq.n	8003694 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	4b34      	ldr	r3, [pc, #208]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800367e:	429a      	cmp	r2, r3
 8003680:	d208      	bcs.n	8003694 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003682:	4b31      	ldr	r3, [pc, #196]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	492e      	ldr	r1, [pc, #184]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003690:	4313      	orrs	r3, r2
 8003692:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0310 	and.w	r3, r3, #16
 800369c:	2b00      	cmp	r3, #0
 800369e:	d010      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699a      	ldr	r2, [r3, #24]
 80036a4:	4b28      	ldr	r3, [pc, #160]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d208      	bcs.n	80036c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80036b0:	4b25      	ldr	r3, [pc, #148]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	4922      	ldr	r1, [pc, #136]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0320 	and.w	r3, r3, #32
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d010      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	69da      	ldr	r2, [r3, #28]
 80036d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036da:	429a      	cmp	r2, r3
 80036dc:	d208      	bcs.n	80036f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80036de:	4b1a      	ldr	r3, [pc, #104]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	4917      	ldr	r1, [pc, #92]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80036f0:	f000 f834 	bl	800375c <HAL_RCC_GetSysClockFreq>
 80036f4:	4602      	mov	r2, r0
 80036f6:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	0a1b      	lsrs	r3, r3, #8
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	4912      	ldr	r1, [pc, #72]	@ (800374c <HAL_RCC_ClockConfig+0x35c>)
 8003702:	5ccb      	ldrb	r3, [r1, r3]
 8003704:	f003 031f 	and.w	r3, r3, #31
 8003708:	fa22 f303 	lsr.w	r3, r2, r3
 800370c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800370e:	4b0e      	ldr	r3, [pc, #56]	@ (8003748 <HAL_RCC_ClockConfig+0x358>)
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	4a0d      	ldr	r2, [pc, #52]	@ (800374c <HAL_RCC_ClockConfig+0x35c>)
 8003718:	5cd3      	ldrb	r3, [r2, r3]
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	fa22 f303 	lsr.w	r3, r2, r3
 8003724:	4a0a      	ldr	r2, [pc, #40]	@ (8003750 <HAL_RCC_ClockConfig+0x360>)
 8003726:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003728:	4a0a      	ldr	r2, [pc, #40]	@ (8003754 <HAL_RCC_ClockConfig+0x364>)
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800372e:	4b0a      	ldr	r3, [pc, #40]	@ (8003758 <HAL_RCC_ClockConfig+0x368>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fa2e 	bl	8000b94 <HAL_InitTick>
 8003738:	4603      	mov	r3, r0
 800373a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800373c:	7bfb      	ldrb	r3, [r7, #15]
}
 800373e:	4618      	mov	r0, r3
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	58024400 	.word	0x58024400
 800374c:	0800994c 	.word	0x0800994c
 8003750:	24000004 	.word	0x24000004
 8003754:	24000000 	.word	0x24000000
 8003758:	24000008 	.word	0x24000008

0800375c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800375c:	b480      	push	{r7}
 800375e:	b089      	sub	sp, #36	@ 0x24
 8003760:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003762:	4bb3      	ldr	r3, [pc, #716]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800376a:	2b18      	cmp	r3, #24
 800376c:	f200 8155 	bhi.w	8003a1a <HAL_RCC_GetSysClockFreq+0x2be>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	080037dd 	.word	0x080037dd
 800377c:	08003a1b 	.word	0x08003a1b
 8003780:	08003a1b 	.word	0x08003a1b
 8003784:	08003a1b 	.word	0x08003a1b
 8003788:	08003a1b 	.word	0x08003a1b
 800378c:	08003a1b 	.word	0x08003a1b
 8003790:	08003a1b 	.word	0x08003a1b
 8003794:	08003a1b 	.word	0x08003a1b
 8003798:	08003803 	.word	0x08003803
 800379c:	08003a1b 	.word	0x08003a1b
 80037a0:	08003a1b 	.word	0x08003a1b
 80037a4:	08003a1b 	.word	0x08003a1b
 80037a8:	08003a1b 	.word	0x08003a1b
 80037ac:	08003a1b 	.word	0x08003a1b
 80037b0:	08003a1b 	.word	0x08003a1b
 80037b4:	08003a1b 	.word	0x08003a1b
 80037b8:	08003809 	.word	0x08003809
 80037bc:	08003a1b 	.word	0x08003a1b
 80037c0:	08003a1b 	.word	0x08003a1b
 80037c4:	08003a1b 	.word	0x08003a1b
 80037c8:	08003a1b 	.word	0x08003a1b
 80037cc:	08003a1b 	.word	0x08003a1b
 80037d0:	08003a1b 	.word	0x08003a1b
 80037d4:	08003a1b 	.word	0x08003a1b
 80037d8:	0800380f 	.word	0x0800380f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037dc:	4b94      	ldr	r3, [pc, #592]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d009      	beq.n	80037fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80037e8:	4b91      	ldr	r3, [pc, #580]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	08db      	lsrs	r3, r3, #3
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	4a90      	ldr	r2, [pc, #576]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
 80037f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80037fa:	e111      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80037fc:	4b8d      	ldr	r3, [pc, #564]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80037fe:	61bb      	str	r3, [r7, #24]
      break;
 8003800:	e10e      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003802:	4b8d      	ldr	r3, [pc, #564]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003804:	61bb      	str	r3, [r7, #24]
      break;
 8003806:	e10b      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003808:	4b8c      	ldr	r3, [pc, #560]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800380a:	61bb      	str	r3, [r7, #24]
      break;
 800380c:	e108      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800380e:	4b88      	ldr	r3, [pc, #544]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003812:	f003 0303 	and.w	r3, r3, #3
 8003816:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003818:	4b85      	ldr	r3, [pc, #532]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800381a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003822:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003824:	4b82      	ldr	r3, [pc, #520]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800382e:	4b80      	ldr	r3, [pc, #512]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003832:	08db      	lsrs	r3, r3, #3
 8003834:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	ee07 3a90 	vmov	s15, r3
 8003842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003846:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 80e1 	beq.w	8003a14 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2b02      	cmp	r3, #2
 8003856:	f000 8083 	beq.w	8003960 <HAL_RCC_GetSysClockFreq+0x204>
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b02      	cmp	r3, #2
 800385e:	f200 80a1 	bhi.w	80039a4 <HAL_RCC_GetSysClockFreq+0x248>
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_RCC_GetSysClockFreq+0x114>
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d056      	beq.n	800391c <HAL_RCC_GetSysClockFreq+0x1c0>
 800386e:	e099      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003870:	4b6f      	ldr	r3, [pc, #444]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d02d      	beq.n	80038d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800387c:	4b6c      	ldr	r3, [pc, #432]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	08db      	lsrs	r3, r3, #3
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	4a6b      	ldr	r2, [pc, #428]	@ (8003a34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003888:	fa22 f303 	lsr.w	r3, r2, r3
 800388c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	ee07 3a90 	vmov	s15, r3
 8003894:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	ee07 3a90 	vmov	s15, r3
 800389e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038a6:	4b62      	ldr	r3, [pc, #392]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ae:	ee07 3a90 	vmov	s15, r3
 80038b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80038ba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80038d6:	e087      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	ee07 3a90 	vmov	s15, r3
 80038de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003a44 <HAL_RCC_GetSysClockFreq+0x2e8>
 80038e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ea:	4b51      	ldr	r3, [pc, #324]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f2:	ee07 3a90 	vmov	s15, r3
 80038f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80038fe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800390a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800390e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003916:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800391a:	e065      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	ee07 3a90 	vmov	s15, r3
 8003922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003926:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003a48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800392a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800392e:	4b40      	ldr	r3, [pc, #256]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003936:	ee07 3a90 	vmov	s15, r3
 800393a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003942:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800394a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800394e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800395e:	e043      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003a4c <HAL_RCC_GetSysClockFreq+0x2f0>
 800396e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003972:	4b2f      	ldr	r3, [pc, #188]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800397a:	ee07 3a90 	vmov	s15, r3
 800397e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003982:	ed97 6a02 	vldr	s12, [r7, #8]
 8003986:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800398a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800398e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003992:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800399a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039a2:	e021      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003a48 <HAL_RCC_GetSysClockFreq+0x2ec>
 80039b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003a40 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039e6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ec:	0a5b      	lsrs	r3, r3, #9
 80039ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039f2:	3301      	adds	r3, #1
 80039f4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	ee07 3a90 	vmov	s15, r3
 80039fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a00:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a0c:	ee17 3a90 	vmov	r3, s15
 8003a10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003a12:	e005      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	61bb      	str	r3, [r7, #24]
      break;
 8003a18:	e002      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003a1a:	4b07      	ldr	r3, [pc, #28]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a1c:	61bb      	str	r3, [r7, #24]
      break;
 8003a1e:	bf00      	nop
  }

  return sysclockfreq;
 8003a20:	69bb      	ldr	r3, [r7, #24]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3724      	adds	r7, #36	@ 0x24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	58024400 	.word	0x58024400
 8003a34:	03d09000 	.word	0x03d09000
 8003a38:	003d0900 	.word	0x003d0900
 8003a3c:	017d7840 	.word	0x017d7840
 8003a40:	46000000 	.word	0x46000000
 8003a44:	4c742400 	.word	0x4c742400
 8003a48:	4a742400 	.word	0x4a742400
 8003a4c:	4bbebc20 	.word	0x4bbebc20

08003a50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a56:	f7ff fe81 	bl	800375c <HAL_RCC_GetSysClockFreq>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	4b10      	ldr	r3, [pc, #64]	@ (8003aa0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	0a1b      	lsrs	r3, r3, #8
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	490f      	ldr	r1, [pc, #60]	@ (8003aa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003a68:	5ccb      	ldrb	r3, [r1, r3]
 8003a6a:	f003 031f 	and.w	r3, r3, #31
 8003a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a74:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	f003 030f 	and.w	r3, r3, #15
 8003a7c:	4a09      	ldr	r2, [pc, #36]	@ (8003aa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003a7e:	5cd3      	ldrb	r3, [r2, r3]
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8a:	4a07      	ldr	r2, [pc, #28]	@ (8003aa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003a8c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a8e:	4a07      	ldr	r2, [pc, #28]	@ (8003aac <HAL_RCC_GetHCLKFreq+0x5c>)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003a94:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003a96:	681b      	ldr	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	58024400 	.word	0x58024400
 8003aa4:	0800994c 	.word	0x0800994c
 8003aa8:	24000004 	.word	0x24000004
 8003aac:	24000000 	.word	0x24000000

08003ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003ab4:	f7ff ffcc 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	091b      	lsrs	r3, r3, #4
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4904      	ldr	r1, [pc, #16]	@ (8003ad8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	f003 031f 	and.w	r3, r3, #31
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	58024400 	.word	0x58024400
 8003ad8:	0800994c 	.word	0x0800994c

08003adc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	223f      	movs	r2, #63	@ 0x3f
 8003aea:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003aec:	4b1a      	ldr	r3, [pc, #104]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	f003 0207 	and.w	r2, r3, #7
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003af8:	4b17      	ldr	r3, [pc, #92]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003b04:	4b14      	ldr	r3, [pc, #80]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f003 020f 	and.w	r2, r3, #15
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003b10:	4b11      	ldr	r3, [pc, #68]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003b28:	4b0b      	ldr	r3, [pc, #44]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003b34:	4b08      	ldr	r3, [pc, #32]	@ (8003b58 <HAL_RCC_GetClockConfig+0x7c>)
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCC_GetClockConfig+0x80>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 020f 	and.w	r2, r3, #15
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	601a      	str	r2, [r3, #0]
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	58024400 	.word	0x58024400
 8003b5c:	52002000 	.word	0x52002000

08003b60 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b64:	b0ca      	sub	sp, #296	@ 0x128
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b80:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003b84:	2500      	movs	r5, #0
 8003b86:	ea54 0305 	orrs.w	r3, r4, r5
 8003b8a:	d049      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b92:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b96:	d02f      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003b98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b9c:	d828      	bhi.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003b9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ba2:	d01a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003ba4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ba8:	d822      	bhi.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bb2:	d007      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003bb4:	e01c      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bb6:	4bb8      	ldr	r3, [pc, #736]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bba:	4ab7      	ldr	r2, [pc, #732]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003bc2:	e01a      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc8:	3308      	adds	r3, #8
 8003bca:	2102      	movs	r1, #2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f002 fb61 	bl	8006294 <RCCEx_PLL2_Config>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003bd8:	e00f      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bde:	3328      	adds	r3, #40	@ 0x28
 8003be0:	2102      	movs	r1, #2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f002 fc08 	bl	80063f8 <RCCEx_PLL3_Config>
 8003be8:	4603      	mov	r3, r0
 8003bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003bee:	e004      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf6:	e000      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003bf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10a      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c02:	4ba5      	ldr	r3, [pc, #660]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c10:	4aa1      	ldr	r2, [pc, #644]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c12:	430b      	orrs	r3, r1
 8003c14:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c16:	e003      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c28:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003c2c:	f04f 0900 	mov.w	r9, #0
 8003c30:	ea58 0309 	orrs.w	r3, r8, r9
 8003c34:	d047      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d82a      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003c40:	a201      	add	r2, pc, #4	@ (adr r2, 8003c48 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c46:	bf00      	nop
 8003c48:	08003c5d 	.word	0x08003c5d
 8003c4c:	08003c6b 	.word	0x08003c6b
 8003c50:	08003c81 	.word	0x08003c81
 8003c54:	08003c9f 	.word	0x08003c9f
 8003c58:	08003c9f 	.word	0x08003c9f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c60:	4a8d      	ldr	r2, [pc, #564]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c68:	e01a      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6e:	3308      	adds	r3, #8
 8003c70:	2100      	movs	r1, #0
 8003c72:	4618      	mov	r0, r3
 8003c74:	f002 fb0e 	bl	8006294 <RCCEx_PLL2_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c7e:	e00f      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c84:	3328      	adds	r3, #40	@ 0x28
 8003c86:	2100      	movs	r1, #0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f002 fbb5 	bl	80063f8 <RCCEx_PLL3_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c94:	e004      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10a      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ca8:	4b7b      	ldr	r3, [pc, #492]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cac:	f023 0107 	bic.w	r1, r3, #7
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb6:	4a78      	ldr	r2, [pc, #480]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cb8:	430b      	orrs	r3, r1
 8003cba:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cbc:	e003      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003cd2:	f04f 0b00 	mov.w	fp, #0
 8003cd6:	ea5a 030b 	orrs.w	r3, sl, fp
 8003cda:	d04c      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ce6:	d030      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cec:	d829      	bhi.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003cee:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cf0:	d02d      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003cf2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cf4:	d825      	bhi.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003cf6:	2b80      	cmp	r3, #128	@ 0x80
 8003cf8:	d018      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003cfa:	2b80      	cmp	r3, #128	@ 0x80
 8003cfc:	d821      	bhi.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003d02:	2b40      	cmp	r3, #64	@ 0x40
 8003d04:	d007      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003d06:	e01c      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d08:	4b63      	ldr	r3, [pc, #396]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0c:	4a62      	ldr	r2, [pc, #392]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d14:	e01c      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f002 fab8 	bl	8006294 <RCCEx_PLL2_Config>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d2a:	e011      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	3328      	adds	r3, #40	@ 0x28
 8003d32:	2100      	movs	r1, #0
 8003d34:	4618      	mov	r0, r3
 8003d36:	f002 fb5f 	bl	80063f8 <RCCEx_PLL3_Config>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d40:	e006      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d48:	e002      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003d4a:	bf00      	nop
 8003d4c:	e000      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003d58:	4b4f      	ldr	r3, [pc, #316]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d5c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d66:	4a4c      	ldr	r2, [pc, #304]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d68:	430b      	orrs	r3, r1
 8003d6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d6c:	e003      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003d82:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003d86:	2300      	movs	r3, #0
 8003d88:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003d8c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003d90:	460b      	mov	r3, r1
 8003d92:	4313      	orrs	r3, r2
 8003d94:	d053      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003da2:	d035      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003da4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003da8:	d82e      	bhi.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003daa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003dae:	d031      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003db0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003db4:	d828      	bhi.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003db6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dba:	d01a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003dbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dc0:	d822      	bhi.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003dc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dca:	d007      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003dcc:	e01c      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dce:	4b32      	ldr	r3, [pc, #200]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd2:	4a31      	ldr	r2, [pc, #196]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dda:	e01c      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de0:	3308      	adds	r3, #8
 8003de2:	2100      	movs	r1, #0
 8003de4:	4618      	mov	r0, r3
 8003de6:	f002 fa55 	bl	8006294 <RCCEx_PLL2_Config>
 8003dea:	4603      	mov	r3, r0
 8003dec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003df0:	e011      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df6:	3328      	adds	r3, #40	@ 0x28
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f002 fafc 	bl	80063f8 <RCCEx_PLL3_Config>
 8003e00:	4603      	mov	r3, r0
 8003e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e06:	e006      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e0e:	e002      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e10:	bf00      	nop
 8003e12:	e000      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10b      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e22:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e30:	430b      	orrs	r3, r1
 8003e32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e34:	e003      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e46:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003e4a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003e54:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	d056      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003e66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e6a:	d038      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003e6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e70:	d831      	bhi.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e76:	d034      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003e78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e7c:	d82b      	bhi.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e82:	d01d      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003e84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e88:	d825      	bhi.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d006      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003e8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e92:	d00a      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003e94:	e01f      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e96:	bf00      	nop
 8003e98:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e9c:	4ba2      	ldr	r3, [pc, #648]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea0:	4aa1      	ldr	r2, [pc, #644]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ea8:	e01c      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eae:	3308      	adds	r3, #8
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f002 f9ee 	bl	8006294 <RCCEx_PLL2_Config>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003ebe:	e011      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec4:	3328      	adds	r3, #40	@ 0x28
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f002 fa95 	bl	80063f8 <RCCEx_PLL3_Config>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ed4:	e006      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003edc:	e002      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ede:	bf00      	nop
 8003ee0:	e000      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003eec:	4b8e      	ldr	r3, [pc, #568]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003efc:	4a8a      	ldr	r2, [pc, #552]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003efe:	430b      	orrs	r3, r1
 8003f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f02:	e003      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003f18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003f22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003f26:	460b      	mov	r3, r1
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	d03a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f32:	2b30      	cmp	r3, #48	@ 0x30
 8003f34:	d01f      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003f36:	2b30      	cmp	r3, #48	@ 0x30
 8003f38:	d819      	bhi.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f3a:	2b20      	cmp	r3, #32
 8003f3c:	d00c      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	d815      	bhi.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d019      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003f46:	2b10      	cmp	r3, #16
 8003f48:	d111      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f4a:	4b77      	ldr	r3, [pc, #476]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4e:	4a76      	ldr	r2, [pc, #472]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003f56:	e011      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5c:	3308      	adds	r3, #8
 8003f5e:	2102      	movs	r1, #2
 8003f60:	4618      	mov	r0, r3
 8003f62:	f002 f997 	bl	8006294 <RCCEx_PLL2_Config>
 8003f66:	4603      	mov	r3, r0
 8003f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003f6c:	e006      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f74:	e002      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003f76:	bf00      	nop
 8003f78:	e000      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003f7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10a      	bne.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003f84:	4b68      	ldr	r3, [pc, #416]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	4a65      	ldr	r2, [pc, #404]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f94:	430b      	orrs	r3, r1
 8003f96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f98:	e003      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003faa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003fae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003fb8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	d051      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fcc:	d035      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fd2:	d82e      	bhi.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003fd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fd8:	d031      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003fda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fde:	d828      	bhi.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe4:	d01a      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fea:	d822      	bhi.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff4:	d007      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003ff6:	e01c      	b.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ff8:	4b4b      	ldr	r3, [pc, #300]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004002:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004004:	e01c      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	3308      	adds	r3, #8
 800400c:	2100      	movs	r1, #0
 800400e:	4618      	mov	r0, r3
 8004010:	f002 f940 	bl	8006294 <RCCEx_PLL2_Config>
 8004014:	4603      	mov	r3, r0
 8004016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800401a:	e011      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800401c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004020:	3328      	adds	r3, #40	@ 0x28
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f002 f9e7 	bl	80063f8 <RCCEx_PLL3_Config>
 800402a:	4603      	mov	r3, r0
 800402c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004030:	e006      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004038:	e002      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800403a:	bf00      	nop
 800403c:	e000      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800403e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10a      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004048:	4b37      	ldr	r3, [pc, #220]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800404a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004056:	4a34      	ldr	r2, [pc, #208]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004058:	430b      	orrs	r3, r1
 800405a:	6513      	str	r3, [r2, #80]	@ 0x50
 800405c:	e003      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800405e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004072:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004076:	2300      	movs	r3, #0
 8004078:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800407c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004080:	460b      	mov	r3, r1
 8004082:	4313      	orrs	r3, r2
 8004084:	d056      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800408c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004090:	d033      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004092:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004096:	d82c      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004098:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800409c:	d02f      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800409e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040a2:	d826      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040a8:	d02b      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80040aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040ae:	d820      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040b4:	d012      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80040b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040ba:	d81a      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80040c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c4:	d115      	bne.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ca:	3308      	adds	r3, #8
 80040cc:	2101      	movs	r1, #1
 80040ce:	4618      	mov	r0, r3
 80040d0:	f002 f8e0 	bl	8006294 <RCCEx_PLL2_Config>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040da:	e015      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	3328      	adds	r3, #40	@ 0x28
 80040e2:	2101      	movs	r1, #1
 80040e4:	4618      	mov	r0, r3
 80040e6:	f002 f987 	bl	80063f8 <RCCEx_PLL3_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040f0:	e00a      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040f8:	e006      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80040fa:	bf00      	nop
 80040fc:	e004      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80040fe:	bf00      	nop
 8004100:	e002      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004102:	bf00      	nop
 8004104:	e000      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004106:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004108:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10d      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004110:	4b05      	ldr	r3, [pc, #20]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004114:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800411e:	4a02      	ldr	r2, [pc, #8]	@ (8004128 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004120:	430b      	orrs	r3, r1
 8004122:	6513      	str	r3, [r2, #80]	@ 0x50
 8004124:	e006      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004126:	bf00      	nop
 8004128:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004144:	2300      	movs	r3, #0
 8004146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800414a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800414e:	460b      	mov	r3, r1
 8004150:	4313      	orrs	r3, r2
 8004152:	d055      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004158:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800415c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004160:	d033      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004162:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004166:	d82c      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800416c:	d02f      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800416e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004172:	d826      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004174:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004178:	d02b      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800417a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800417e:	d820      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004180:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004184:	d012      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004186:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800418a:	d81a      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800418c:	2b00      	cmp	r3, #0
 800418e:	d022      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004190:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004194:	d115      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419a:	3308      	adds	r3, #8
 800419c:	2101      	movs	r1, #1
 800419e:	4618      	mov	r0, r3
 80041a0:	f002 f878 	bl	8006294 <RCCEx_PLL2_Config>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041aa:	e015      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	3328      	adds	r3, #40	@ 0x28
 80041b2:	2101      	movs	r1, #1
 80041b4:	4618      	mov	r0, r3
 80041b6:	f002 f91f 	bl	80063f8 <RCCEx_PLL3_Config>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041c0:	e00a      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041c8:	e006      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80041ca:	bf00      	nop
 80041cc:	e004      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80041ce:	bf00      	nop
 80041d0:	e002      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80041d2:	bf00      	nop
 80041d4:	e000      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80041d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10b      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80041e0:	4ba3      	ldr	r3, [pc, #652]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041f0:	4a9f      	ldr	r2, [pc, #636]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041f2:	430b      	orrs	r3, r1
 80041f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041f6:	e003      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004208:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800420c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004210:	2300      	movs	r3, #0
 8004212:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800421a:	460b      	mov	r3, r1
 800421c:	4313      	orrs	r3, r2
 800421e:	d037      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004226:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800422a:	d00e      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800422c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004230:	d816      	bhi.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d018      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004236:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423a:	d111      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800423c:	4b8c      	ldr	r3, [pc, #560]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004240:	4a8b      	ldr	r2, [pc, #556]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004246:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004248:	e00f      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424e:	3308      	adds	r3, #8
 8004250:	2101      	movs	r1, #1
 8004252:	4618      	mov	r0, r3
 8004254:	f002 f81e 	bl	8006294 <RCCEx_PLL2_Config>
 8004258:	4603      	mov	r3, r0
 800425a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800425e:	e004      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004266:	e000      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10a      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004272:	4b7f      	ldr	r3, [pc, #508]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004276:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800427a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004280:	4a7b      	ldr	r2, [pc, #492]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004282:	430b      	orrs	r3, r1
 8004284:	6513      	str	r3, [r2, #80]	@ 0x50
 8004286:	e003      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800428c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004298:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800429c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042a0:	2300      	movs	r3, #0
 80042a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80042a6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80042aa:	460b      	mov	r3, r1
 80042ac:	4313      	orrs	r3, r2
 80042ae:	d039      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80042b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b6:	2b03      	cmp	r3, #3
 80042b8:	d81c      	bhi.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80042ba:	a201      	add	r2, pc, #4	@ (adr r2, 80042c0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80042bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c0:	080042fd 	.word	0x080042fd
 80042c4:	080042d1 	.word	0x080042d1
 80042c8:	080042df 	.word	0x080042df
 80042cc:	080042fd 	.word	0x080042fd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d0:	4b67      	ldr	r3, [pc, #412]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	4a66      	ldr	r2, [pc, #408]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042dc:	e00f      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	3308      	adds	r3, #8
 80042e4:	2102      	movs	r1, #2
 80042e6:	4618      	mov	r0, r3
 80042e8:	f001 ffd4 	bl	8006294 <RCCEx_PLL2_Config>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042f2:	e004      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042fa:	e000      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80042fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10a      	bne.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004306:	4b5a      	ldr	r3, [pc, #360]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430a:	f023 0103 	bic.w	r1, r3, #3
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004314:	4a56      	ldr	r2, [pc, #344]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004316:	430b      	orrs	r3, r1
 8004318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800431a:	e003      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004320:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004330:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004334:	2300      	movs	r3, #0
 8004336:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800433a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800433e:	460b      	mov	r3, r1
 8004340:	4313      	orrs	r3, r2
 8004342:	f000 809f 	beq.w	8004484 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004346:	4b4b      	ldr	r3, [pc, #300]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a4a      	ldr	r2, [pc, #296]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800434c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004350:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004352:	f7fc fd2d 	bl	8000db0 <HAL_GetTick>
 8004356:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800435a:	e00b      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800435c:	f7fc fd28 	bl	8000db0 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b64      	cmp	r3, #100	@ 0x64
 800436a:	d903      	bls.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004372:	e005      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004374:	4b3f      	ldr	r3, [pc, #252]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ed      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004384:	2b00      	cmp	r3, #0
 8004386:	d179      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004388:	4b39      	ldr	r3, [pc, #228]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800438a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800438c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004390:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004394:	4053      	eors	r3, r2
 8004396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800439a:	2b00      	cmp	r3, #0
 800439c:	d015      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800439e:	4b34      	ldr	r3, [pc, #208]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043aa:	4b31      	ldr	r3, [pc, #196]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ae:	4a30      	ldr	r2, [pc, #192]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80043c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80043c8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d6:	d118      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d8:	f7fc fcea 	bl	8000db0 <HAL_GetTick>
 80043dc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043e0:	e00d      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e2:	f7fc fce5 	bl	8000db0 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80043ec:	1ad2      	subs	r2, r2, r3
 80043ee:	f241 3388 	movw	r3, #5000	@ 0x1388
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d903      	bls.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80043fc:	e005      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d0eb      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	2b00      	cmp	r3, #0
 8004410:	d129      	bne.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800441a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004422:	d10e      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004424:	4b12      	ldr	r3, [pc, #72]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004434:	091a      	lsrs	r2, r3, #4
 8004436:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004438:	4013      	ands	r3, r2
 800443a:	4a0d      	ldr	r2, [pc, #52]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800443c:	430b      	orrs	r3, r1
 800443e:	6113      	str	r3, [r2, #16]
 8004440:	e005      	b.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004442:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	4a0a      	ldr	r2, [pc, #40]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004448:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800444c:	6113      	str	r3, [r2, #16]
 800444e:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004450:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004456:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800445a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800445e:	4a04      	ldr	r2, [pc, #16]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004460:	430b      	orrs	r3, r1
 8004462:	6713      	str	r3, [r2, #112]	@ 0x70
 8004464:	e00e      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800446e:	e009      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004470:	58024400 	.word	0x58024400
 8004474:	58024800 	.word	0x58024800
 8004478:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004480:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f002 0301 	and.w	r3, r2, #1
 8004490:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800449a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	f000 8089 	beq.w	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044ac:	2b28      	cmp	r3, #40	@ 0x28
 80044ae:	d86b      	bhi.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80044b0:	a201      	add	r2, pc, #4	@ (adr r2, 80044b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80044b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b6:	bf00      	nop
 80044b8:	08004591 	.word	0x08004591
 80044bc:	08004589 	.word	0x08004589
 80044c0:	08004589 	.word	0x08004589
 80044c4:	08004589 	.word	0x08004589
 80044c8:	08004589 	.word	0x08004589
 80044cc:	08004589 	.word	0x08004589
 80044d0:	08004589 	.word	0x08004589
 80044d4:	08004589 	.word	0x08004589
 80044d8:	0800455d 	.word	0x0800455d
 80044dc:	08004589 	.word	0x08004589
 80044e0:	08004589 	.word	0x08004589
 80044e4:	08004589 	.word	0x08004589
 80044e8:	08004589 	.word	0x08004589
 80044ec:	08004589 	.word	0x08004589
 80044f0:	08004589 	.word	0x08004589
 80044f4:	08004589 	.word	0x08004589
 80044f8:	08004573 	.word	0x08004573
 80044fc:	08004589 	.word	0x08004589
 8004500:	08004589 	.word	0x08004589
 8004504:	08004589 	.word	0x08004589
 8004508:	08004589 	.word	0x08004589
 800450c:	08004589 	.word	0x08004589
 8004510:	08004589 	.word	0x08004589
 8004514:	08004589 	.word	0x08004589
 8004518:	08004591 	.word	0x08004591
 800451c:	08004589 	.word	0x08004589
 8004520:	08004589 	.word	0x08004589
 8004524:	08004589 	.word	0x08004589
 8004528:	08004589 	.word	0x08004589
 800452c:	08004589 	.word	0x08004589
 8004530:	08004589 	.word	0x08004589
 8004534:	08004589 	.word	0x08004589
 8004538:	08004591 	.word	0x08004591
 800453c:	08004589 	.word	0x08004589
 8004540:	08004589 	.word	0x08004589
 8004544:	08004589 	.word	0x08004589
 8004548:	08004589 	.word	0x08004589
 800454c:	08004589 	.word	0x08004589
 8004550:	08004589 	.word	0x08004589
 8004554:	08004589 	.word	0x08004589
 8004558:	08004591 	.word	0x08004591
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	3308      	adds	r3, #8
 8004562:	2101      	movs	r1, #1
 8004564:	4618      	mov	r0, r3
 8004566:	f001 fe95 	bl	8006294 <RCCEx_PLL2_Config>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004570:	e00f      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	3328      	adds	r3, #40	@ 0x28
 8004578:	2101      	movs	r1, #1
 800457a:	4618      	mov	r0, r3
 800457c:	f001 ff3c 	bl	80063f8 <RCCEx_PLL3_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004586:	e004      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800458e:	e000      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10a      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800459a:	4bbf      	ldr	r3, [pc, #764]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800459c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80045a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a8:	4abb      	ldr	r2, [pc, #748]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045aa:	430b      	orrs	r3, r1
 80045ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80045ae:	e003      	b.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80045b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c0:	f002 0302 	and.w	r3, r2, #2
 80045c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045c8:	2300      	movs	r3, #0
 80045ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80045ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80045d2:	460b      	mov	r3, r1
 80045d4:	4313      	orrs	r3, r2
 80045d6:	d041      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045de:	2b05      	cmp	r3, #5
 80045e0:	d824      	bhi.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80045e2:	a201      	add	r2, pc, #4	@ (adr r2, 80045e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80045e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e8:	08004635 	.word	0x08004635
 80045ec:	08004601 	.word	0x08004601
 80045f0:	08004617 	.word	0x08004617
 80045f4:	08004635 	.word	0x08004635
 80045f8:	08004635 	.word	0x08004635
 80045fc:	08004635 	.word	0x08004635
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004604:	3308      	adds	r3, #8
 8004606:	2101      	movs	r1, #1
 8004608:	4618      	mov	r0, r3
 800460a:	f001 fe43 	bl	8006294 <RCCEx_PLL2_Config>
 800460e:	4603      	mov	r3, r0
 8004610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004614:	e00f      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461a:	3328      	adds	r3, #40	@ 0x28
 800461c:	2101      	movs	r1, #1
 800461e:	4618      	mov	r0, r3
 8004620:	f001 feea 	bl	80063f8 <RCCEx_PLL3_Config>
 8004624:	4603      	mov	r3, r0
 8004626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800462a:	e004      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004632:	e000      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10a      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800463e:	4b96      	ldr	r3, [pc, #600]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004642:	f023 0107 	bic.w	r1, r3, #7
 8004646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800464c:	4a92      	ldr	r2, [pc, #584]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800464e:	430b      	orrs	r3, r1
 8004650:	6553      	str	r3, [r2, #84]	@ 0x54
 8004652:	e003      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004658:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800465c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	f002 0304 	and.w	r3, r2, #4
 8004668:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800466c:	2300      	movs	r3, #0
 800466e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004672:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004676:	460b      	mov	r3, r1
 8004678:	4313      	orrs	r3, r2
 800467a:	d044      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004684:	2b05      	cmp	r3, #5
 8004686:	d825      	bhi.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004688:	a201      	add	r2, pc, #4	@ (adr r2, 8004690 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800468a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468e:	bf00      	nop
 8004690:	080046dd 	.word	0x080046dd
 8004694:	080046a9 	.word	0x080046a9
 8004698:	080046bf 	.word	0x080046bf
 800469c:	080046dd 	.word	0x080046dd
 80046a0:	080046dd 	.word	0x080046dd
 80046a4:	080046dd 	.word	0x080046dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ac:	3308      	adds	r3, #8
 80046ae:	2101      	movs	r1, #1
 80046b0:	4618      	mov	r0, r3
 80046b2:	f001 fdef 	bl	8006294 <RCCEx_PLL2_Config>
 80046b6:	4603      	mov	r3, r0
 80046b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046bc:	e00f      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c2:	3328      	adds	r3, #40	@ 0x28
 80046c4:	2101      	movs	r1, #1
 80046c6:	4618      	mov	r0, r3
 80046c8:	f001 fe96 	bl	80063f8 <RCCEx_PLL3_Config>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046d2:	e004      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046da:	e000      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80046dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10b      	bne.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046e6:	4b6c      	ldr	r3, [pc, #432]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ea:	f023 0107 	bic.w	r1, r3, #7
 80046ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046f6:	4a68      	ldr	r2, [pc, #416]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046f8:	430b      	orrs	r3, r1
 80046fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80046fc:	e003      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004702:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470e:	f002 0320 	and.w	r3, r2, #32
 8004712:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004716:	2300      	movs	r3, #0
 8004718:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800471c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004720:	460b      	mov	r3, r1
 8004722:	4313      	orrs	r3, r2
 8004724:	d055      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004732:	d033      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004734:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004738:	d82c      	bhi.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800473a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800473e:	d02f      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004744:	d826      	bhi.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004746:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800474a:	d02b      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800474c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004750:	d820      	bhi.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004752:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004756:	d012      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004758:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800475c:	d81a      	bhi.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800475e:	2b00      	cmp	r3, #0
 8004760:	d022      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004762:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004766:	d115      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476c:	3308      	adds	r3, #8
 800476e:	2100      	movs	r1, #0
 8004770:	4618      	mov	r0, r3
 8004772:	f001 fd8f 	bl	8006294 <RCCEx_PLL2_Config>
 8004776:	4603      	mov	r3, r0
 8004778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800477c:	e015      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	3328      	adds	r3, #40	@ 0x28
 8004784:	2102      	movs	r1, #2
 8004786:	4618      	mov	r0, r3
 8004788:	f001 fe36 	bl	80063f8 <RCCEx_PLL3_Config>
 800478c:	4603      	mov	r3, r0
 800478e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004792:	e00a      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800479a:	e006      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800479c:	bf00      	nop
 800479e:	e004      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047a0:	bf00      	nop
 80047a2:	e002      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047a4:	bf00      	nop
 80047a6:	e000      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80047a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10b      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047b2:	4b39      	ldr	r3, [pc, #228]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c2:	4a35      	ldr	r2, [pc, #212]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047c4:	430b      	orrs	r3, r1
 80047c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80047c8:	e003      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80047d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80047de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80047e2:	2300      	movs	r3, #0
 80047e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80047e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4313      	orrs	r3, r2
 80047f0:	d058      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80047fe:	d033      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004800:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004804:	d82c      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800480a:	d02f      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800480c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004810:	d826      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004812:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004816:	d02b      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004818:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800481c:	d820      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800481e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004822:	d012      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004828:	d81a      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800482a:	2b00      	cmp	r3, #0
 800482c:	d022      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800482e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004832:	d115      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004838:	3308      	adds	r3, #8
 800483a:	2100      	movs	r1, #0
 800483c:	4618      	mov	r0, r3
 800483e:	f001 fd29 	bl	8006294 <RCCEx_PLL2_Config>
 8004842:	4603      	mov	r3, r0
 8004844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004848:	e015      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800484a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484e:	3328      	adds	r3, #40	@ 0x28
 8004850:	2102      	movs	r1, #2
 8004852:	4618      	mov	r0, r3
 8004854:	f001 fdd0 	bl	80063f8 <RCCEx_PLL3_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800485e:	e00a      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004866:	e006      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004868:	bf00      	nop
 800486a:	e004      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800486c:	bf00      	nop
 800486e:	e002      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004870:	bf00      	nop
 8004872:	e000      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10e      	bne.n	800489c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800487e:	4b06      	ldr	r3, [pc, #24]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004882:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800488e:	4a02      	ldr	r2, [pc, #8]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004890:	430b      	orrs	r3, r1
 8004892:	6593      	str	r3, [r2, #88]	@ 0x58
 8004894:	e006      	b.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004896:	bf00      	nop
 8004898:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80048b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048b4:	2300      	movs	r3, #0
 80048b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80048ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80048be:	460b      	mov	r3, r1
 80048c0:	4313      	orrs	r3, r2
 80048c2:	d055      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80048c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048d0:	d033      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80048d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048d6:	d82c      	bhi.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80048d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048dc:	d02f      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80048de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e2:	d826      	bhi.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80048e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048e8:	d02b      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80048ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048ee:	d820      	bhi.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80048f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048f4:	d012      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80048f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048fa:	d81a      	bhi.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d022      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004904:	d115      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490a:	3308      	adds	r3, #8
 800490c:	2100      	movs	r1, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f001 fcc0 	bl	8006294 <RCCEx_PLL2_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800491a:	e015      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800491c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004920:	3328      	adds	r3, #40	@ 0x28
 8004922:	2102      	movs	r1, #2
 8004924:	4618      	mov	r0, r3
 8004926:	f001 fd67 	bl	80063f8 <RCCEx_PLL3_Config>
 800492a:	4603      	mov	r3, r0
 800492c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004930:	e00a      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004938:	e006      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800493a:	bf00      	nop
 800493c:	e004      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800493e:	bf00      	nop
 8004940:	e002      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004942:	bf00      	nop
 8004944:	e000      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10b      	bne.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004950:	4ba1      	ldr	r3, [pc, #644]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004960:	4a9d      	ldr	r2, [pc, #628]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004962:	430b      	orrs	r3, r1
 8004964:	6593      	str	r3, [r2, #88]	@ 0x58
 8004966:	e003      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004978:	f002 0308 	and.w	r3, r2, #8
 800497c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004980:	2300      	movs	r3, #0
 8004982:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004986:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800498a:	460b      	mov	r3, r1
 800498c:	4313      	orrs	r3, r2
 800498e:	d01e      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004994:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800499c:	d10c      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800499e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a2:	3328      	adds	r3, #40	@ 0x28
 80049a4:	2102      	movs	r1, #2
 80049a6:	4618      	mov	r0, r3
 80049a8:	f001 fd26 	bl	80063f8 <RCCEx_PLL3_Config>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80049b8:	4b87      	ldr	r3, [pc, #540]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c8:	4a83      	ldr	r2, [pc, #524]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	f002 0310 	and.w	r3, r2, #16
 80049da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049de:	2300      	movs	r3, #0
 80049e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80049e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80049e8:	460b      	mov	r3, r1
 80049ea:	4313      	orrs	r3, r2
 80049ec:	d01e      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049fa:	d10c      	bne.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	3328      	adds	r3, #40	@ 0x28
 8004a02:	2102      	movs	r1, #2
 8004a04:	4618      	mov	r0, r3
 8004a06:	f001 fcf7 	bl	80063f8 <RCCEx_PLL3_Config>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d002      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a16:	4b70      	ldr	r3, [pc, #448]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a26:	4a6c      	ldr	r2, [pc, #432]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a42:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004a46:	460b      	mov	r3, r1
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	d03e      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a50:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a58:	d022      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004a5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a5e:	d81b      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d003      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a68:	d00b      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004a6a:	e015      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a70:	3308      	adds	r3, #8
 8004a72:	2100      	movs	r1, #0
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 fc0d 	bl	8006294 <RCCEx_PLL2_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a80:	e00f      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a86:	3328      	adds	r3, #40	@ 0x28
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 fcb4 	bl	80063f8 <RCCEx_PLL3_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a96:	e004      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10b      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004aba:	4a47      	ldr	r2, [pc, #284]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ac0:	e003      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004ad6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ad8:	2300      	movs	r3, #0
 8004ada:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004adc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	d03b      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004af2:	d01f      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004af4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004af8:	d818      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004afa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004afe:	d003      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004b00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b04:	d007      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004b06:	e011      	b.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b08:	4b33      	ldr	r3, [pc, #204]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0c:	4a32      	ldr	r2, [pc, #200]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b14:	e00f      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1a:	3328      	adds	r3, #40	@ 0x28
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f001 fc6a 	bl	80063f8 <RCCEx_PLL3_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b2a:	e004      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b32:	e000      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004b34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10b      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b3e:	4b26      	ldr	r3, [pc, #152]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b42:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4e:	4a22      	ldr	r2, [pc, #136]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b54:	e003      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004b6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b70:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004b74:	460b      	mov	r3, r1
 8004b76:	4313      	orrs	r3, r2
 8004b78:	d034      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b88:	d007      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004b8a:	e011      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b8c:	4b12      	ldr	r3, [pc, #72]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	4a11      	ldr	r2, [pc, #68]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b98:	e00e      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9e:	3308      	adds	r3, #8
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f001 fb76 	bl	8006294 <RCCEx_PLL2_Config>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004bae:	e003      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10d      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bce:	4a02      	ldr	r2, [pc, #8]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bd4:	e006      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004bd6:	bf00      	nop
 8004bd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004be0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004bf0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bf6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	d00c      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c04:	3328      	adds	r3, #40	@ 0x28
 8004c06:	2102      	movs	r1, #2
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f001 fbf5 	bl	80063f8 <RCCEx_PLL3_Config>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c22:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004c26:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c28:	2300      	movs	r3, #0
 8004c2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c2c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004c30:	460b      	mov	r3, r1
 8004c32:	4313      	orrs	r3, r2
 8004c34:	d038      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c42:	d018      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004c44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c48:	d811      	bhi.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004c4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c4e:	d014      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004c50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c54:	d80b      	bhi.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d011      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c5e:	d106      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c60:	4bc3      	ldr	r3, [pc, #780]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c64:	4ac2      	ldr	r2, [pc, #776]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004c6c:	e008      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c74:	e004      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004c76:	bf00      	nop
 8004c78:	e002      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004c7a:	bf00      	nop
 8004c7c:	e000      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10b      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c88:	4bb9      	ldr	r3, [pc, #740]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c98:	4ab5      	ldr	r2, [pc, #724]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c9a:	430b      	orrs	r3, r1
 8004c9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c9e:	e003      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004cb4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	d009      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cc4:	4baa      	ldr	r3, [pc, #680]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd2:	4aa7      	ldr	r2, [pc, #668]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004ce4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	d00a      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004cf4:	4b9e      	ldr	r3, [pc, #632]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d00:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004d04:	4a9a      	ldr	r2, [pc, #616]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d06:	430b      	orrs	r3, r1
 8004d08:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d12:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d18:	2300      	movs	r3, #0
 8004d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d1c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004d20:	460b      	mov	r3, r1
 8004d22:	4313      	orrs	r3, r2
 8004d24:	d009      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d26:	4b92      	ldr	r3, [pc, #584]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d2a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d34:	4a8e      	ldr	r2, [pc, #568]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d36:	430b      	orrs	r3, r1
 8004d38:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d42:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004d46:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d48:	2300      	movs	r3, #0
 8004d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d4c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004d50:	460b      	mov	r3, r1
 8004d52:	4313      	orrs	r3, r2
 8004d54:	d00e      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d56:	4b86      	ldr	r3, [pc, #536]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	4a85      	ldr	r2, [pc, #532]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004d60:	6113      	str	r3, [r2, #16]
 8004d62:	4b83      	ldr	r3, [pc, #524]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d64:	6919      	ldr	r1, [r3, #16]
 8004d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d6e:	4a80      	ldr	r2, [pc, #512]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d70:	430b      	orrs	r3, r1
 8004d72:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d82:	2300      	movs	r3, #0
 8004d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d86:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	d009      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d90:	4b77      	ldr	r3, [pc, #476]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d94:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d9e:	4a74      	ldr	r2, [pc, #464]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004da0:	430b      	orrs	r3, r1
 8004da2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004db2:	2300      	movs	r3, #0
 8004db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004db6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004dc0:	4b6b      	ldr	r3, [pc, #428]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dd0:	4a67      	ldr	r2, [pc, #412]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dd2:	430b      	orrs	r3, r1
 8004dd4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	2100      	movs	r1, #0
 8004de0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004de8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004dec:	460b      	mov	r3, r1
 8004dee:	4313      	orrs	r3, r2
 8004df0:	d011      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	3308      	adds	r3, #8
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f001 fa4a 	bl	8006294 <RCCEx_PLL2_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1e:	2100      	movs	r1, #0
 8004e20:	6239      	str	r1, [r7, #32]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e28:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	d011      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	3308      	adds	r3, #8
 8004e38:	2101      	movs	r1, #1
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f001 fa2a 	bl	8006294 <RCCEx_PLL2_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5e:	2100      	movs	r1, #0
 8004e60:	61b9      	str	r1, [r7, #24]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	d011      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e76:	3308      	adds	r3, #8
 8004e78:	2102      	movs	r1, #2
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f001 fa0a 	bl	8006294 <RCCEx_PLL2_Config>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	6139      	str	r1, [r7, #16]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	617b      	str	r3, [r7, #20]
 8004ea8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004eac:	460b      	mov	r3, r1
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	d011      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	3328      	adds	r3, #40	@ 0x28
 8004eb8:	2100      	movs	r1, #0
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f001 fa9c 	bl	80063f8 <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d003      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ede:	2100      	movs	r1, #0
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004eec:	460b      	mov	r3, r1
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	d011      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	3328      	adds	r3, #40	@ 0x28
 8004ef8:	2101      	movs	r1, #1
 8004efa:	4618      	mov	r0, r3
 8004efc:	f001 fa7c 	bl	80063f8 <RCCEx_PLL3_Config>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1e:	2100      	movs	r1, #0
 8004f20:	6039      	str	r1, [r7, #0]
 8004f22:	f003 0320 	and.w	r3, r3, #32
 8004f26:	607b      	str	r3, [r7, #4]
 8004f28:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	d011      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f36:	3328      	adds	r3, #40	@ 0x28
 8004f38:	2102      	movs	r1, #2
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f001 fa5c 	bl	80063f8 <RCCEx_PLL3_Config>
 8004f40:	4603      	mov	r3, r0
 8004f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004f56:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e000      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f70:	58024400 	.word	0x58024400

08004f74 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b090      	sub	sp, #64	@ 0x40
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004f7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f82:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8004f86:	430b      	orrs	r3, r1
 8004f88:	f040 8094 	bne.w	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004f8c:	4b9e      	ldr	r3, [pc, #632]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	f200 8087 	bhi.w	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8004f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa4:	08004fb9 	.word	0x08004fb9
 8004fa8:	08004fe1 	.word	0x08004fe1
 8004fac:	08005009 	.word	0x08005009
 8004fb0:	080050a5 	.word	0x080050a5
 8004fb4:	08005031 	.word	0x08005031
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004fb8:	4b93      	ldr	r3, [pc, #588]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fc4:	d108      	bne.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f001 f810 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fd4:	f000 bd45 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fdc:	f000 bd41 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004fe0:	4b89      	ldr	r3, [pc, #548]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fe8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fec:	d108      	bne.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fee:	f107 0318 	add.w	r3, r7, #24
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fd54 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ffc:	f000 bd31 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005000:	2300      	movs	r3, #0
 8005002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005004:	f000 bd2d 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005008:	4b7f      	ldr	r3, [pc, #508]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005014:	d108      	bne.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005016:	f107 030c 	add.w	r3, r7, #12
 800501a:	4618      	mov	r0, r3
 800501c:	f000 fe94 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005024:	f000 bd1d 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005028:	2300      	movs	r3, #0
 800502a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800502c:	f000 bd19 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005030:	4b75      	ldr	r3, [pc, #468]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005034:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005038:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800503a:	4b73      	ldr	r3, [pc, #460]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b04      	cmp	r3, #4
 8005044:	d10c      	bne.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005048:	2b00      	cmp	r3, #0
 800504a:	d109      	bne.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800504c:	4b6e      	ldr	r3, [pc, #440]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	4a6d      	ldr	r2, [pc, #436]	@ (800520c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005058:	fa22 f303 	lsr.w	r3, r2, r3
 800505c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800505e:	e01f      	b.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005060:	4b69      	ldr	r3, [pc, #420]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005068:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800506c:	d106      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800506e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005070:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005074:	d102      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005076:	4b66      	ldr	r3, [pc, #408]	@ (8005210 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005078:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800507a:	e011      	b.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800507c:	4b62      	ldr	r3, [pc, #392]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005084:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005088:	d106      	bne.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800508a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800508c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005090:	d102      	bne.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005092:	4b60      	ldr	r3, [pc, #384]	@ (8005214 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005094:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005096:	e003      	b.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005098:	2300      	movs	r3, #0
 800509a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800509c:	f000 bce1 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80050a0:	f000 bcdf 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80050a4:	4b5c      	ldr	r3, [pc, #368]	@ (8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80050a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050a8:	f000 bcdb 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80050ac:	2300      	movs	r3, #0
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050b0:	f000 bcd7 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80050b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050b8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80050bc:	430b      	orrs	r3, r1
 80050be:	f040 80ad 	bne.w	800521c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80050c2:	4b51      	ldr	r3, [pc, #324]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80050c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80050ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80050cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d2:	d056      	beq.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80050d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050da:	f200 8090 	bhi.w	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80050de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e0:	2bc0      	cmp	r3, #192	@ 0xc0
 80050e2:	f000 8088 	beq.w	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	2bc0      	cmp	r3, #192	@ 0xc0
 80050ea:	f200 8088 	bhi.w	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80050ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f0:	2b80      	cmp	r3, #128	@ 0x80
 80050f2:	d032      	beq.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80050f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f6:	2b80      	cmp	r3, #128	@ 0x80
 80050f8:	f200 8081 	bhi.w	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80050fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	2b40      	cmp	r3, #64	@ 0x40
 8005106:	d014      	beq.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005108:	e079      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800510a:	4b3f      	ldr	r3, [pc, #252]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005112:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005116:	d108      	bne.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800511c:	4618      	mov	r0, r3
 800511e:	f000 ff67 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005126:	f000 bc9c 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800512e:	f000 bc98 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005132:	4b35      	ldr	r3, [pc, #212]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800513a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800513e:	d108      	bne.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005140:	f107 0318 	add.w	r3, r7, #24
 8005144:	4618      	mov	r0, r3
 8005146:	f000 fcab 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800514e:	f000 bc88 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005152:	2300      	movs	r3, #0
 8005154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005156:	f000 bc84 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800515a:	4b2b      	ldr	r3, [pc, #172]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005162:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005166:	d108      	bne.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005168:	f107 030c 	add.w	r3, r7, #12
 800516c:	4618      	mov	r0, r3
 800516e:	f000 fdeb 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005176:	f000 bc74 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800517a:	2300      	movs	r3, #0
 800517c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800517e:	f000 bc70 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005182:	4b21      	ldr	r3, [pc, #132]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005186:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800518a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800518c:	4b1e      	ldr	r3, [pc, #120]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b04      	cmp	r3, #4
 8005196:	d10c      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8005198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800519a:	2b00      	cmp	r3, #0
 800519c:	d109      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800519e:	4b1a      	ldr	r3, [pc, #104]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	08db      	lsrs	r3, r3, #3
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	4a18      	ldr	r2, [pc, #96]	@ (800520c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80051aa:	fa22 f303 	lsr.w	r3, r2, r3
 80051ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051b0:	e01f      	b.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80051b2:	4b15      	ldr	r3, [pc, #84]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051be:	d106      	bne.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80051c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051c6:	d102      	bne.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80051ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051cc:	e011      	b.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80051ce:	4b0e      	ldr	r3, [pc, #56]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051da:	d106      	bne.n	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80051dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051e2:	d102      	bne.n	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80051e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005214 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80051e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051e8:	e003      	b.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80051ee:	f000 bc38 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80051f2:	f000 bc36 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80051f6:	4b08      	ldr	r3, [pc, #32]	@ (8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80051f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051fa:	f000 bc32 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80051fe:	2300      	movs	r3, #0
 8005200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005202:	f000 bc2e 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005206:	bf00      	nop
 8005208:	58024400 	.word	0x58024400
 800520c:	03d09000 	.word	0x03d09000
 8005210:	003d0900 	.word	0x003d0900
 8005214:	017d7840 	.word	0x017d7840
 8005218:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800521c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005220:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005224:	430b      	orrs	r3, r1
 8005226:	f040 809c 	bne.w	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800522a:	4b9e      	ldr	r3, [pc, #632]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800522c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005232:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005236:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800523a:	d054      	beq.n	80052e6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800523c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005242:	f200 808b 	bhi.w	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005248:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800524c:	f000 8083 	beq.w	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005252:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005256:	f200 8081 	bhi.w	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005260:	d02f      	beq.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005268:	d878      	bhi.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	2b00      	cmp	r3, #0
 800526e:	d004      	beq.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005276:	d012      	beq.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8005278:	e070      	b.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800527a:	4b8a      	ldr	r3, [pc, #552]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005282:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005286:	d107      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005288:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800528c:	4618      	mov	r0, r3
 800528e:	f000 feaf 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005296:	e3e4      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800529c:	e3e1      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800529e:	4b81      	ldr	r3, [pc, #516]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052aa:	d107      	bne.n	80052bc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052ac:	f107 0318 	add.w	r3, r7, #24
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 fbf5 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80052ba:	e3d2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80052bc:	2300      	movs	r3, #0
 80052be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052c0:	e3cf      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80052c2:	4b78      	ldr	r3, [pc, #480]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052ce:	d107      	bne.n	80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052d0:	f107 030c 	add.w	r3, r7, #12
 80052d4:	4618      	mov	r0, r3
 80052d6:	f000 fd37 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80052de:	e3c0      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052e4:	e3bd      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052e6:	4b6f      	ldr	r3, [pc, #444]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80052e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80052ee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052f0:	4b6c      	ldr	r3, [pc, #432]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0304 	and.w	r3, r3, #4
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d10c      	bne.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80052fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005302:	4b68      	ldr	r3, [pc, #416]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	08db      	lsrs	r3, r3, #3
 8005308:	f003 0303 	and.w	r3, r3, #3
 800530c:	4a66      	ldr	r2, [pc, #408]	@ (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800530e:	fa22 f303 	lsr.w	r3, r2, r3
 8005312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005314:	e01e      	b.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005316:	4b63      	ldr	r3, [pc, #396]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800531e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005322:	d106      	bne.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800532a:	d102      	bne.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800532c:	4b5f      	ldr	r3, [pc, #380]	@ (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800532e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005330:	e010      	b.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005332:	4b5c      	ldr	r3, [pc, #368]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800533a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800533e:	d106      	bne.n	800534e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005346:	d102      	bne.n	800534e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005348:	4b59      	ldr	r3, [pc, #356]	@ (80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800534a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800534c:	e002      	b.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800534e:	2300      	movs	r3, #0
 8005350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005352:	e386      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005354:	e385      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005356:	4b57      	ldr	r3, [pc, #348]	@ (80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800535a:	e382      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005360:	e37f      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005362:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005366:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800536a:	430b      	orrs	r3, r1
 800536c:	f040 80a7 	bne.w	80054be <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005370:	4b4c      	ldr	r3, [pc, #304]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005374:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005378:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800537a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005380:	d055      	beq.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005388:	f200 8096 	bhi.w	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800538c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005392:	f000 8084 	beq.w	800549e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005398:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800539c:	f200 808c 	bhi.w	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053a6:	d030      	beq.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053ae:	f200 8083 	bhi.w	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d004      	beq.n	80053c2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80053b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053be:	d012      	beq.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80053c0:	e07a      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80053c2:	4b38      	ldr	r3, [pc, #224]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053ce:	d107      	bne.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80053d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 fe0b 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80053da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80053de:	e340      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80053e0:	2300      	movs	r3, #0
 80053e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053e4:	e33d      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80053e6:	4b2f      	ldr	r3, [pc, #188]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053f2:	d107      	bne.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053f4:	f107 0318 	add.w	r3, r7, #24
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fb51 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005402:	e32e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005408:	e32b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800540a:	4b26      	ldr	r3, [pc, #152]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005416:	d107      	bne.n	8005428 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005418:	f107 030c 	add.w	r3, r7, #12
 800541c:	4618      	mov	r0, r3
 800541e:	f000 fc93 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005426:	e31c      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005428:	2300      	movs	r3, #0
 800542a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800542c:	e319      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800542e:	4b1d      	ldr	r3, [pc, #116]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005432:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005436:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005438:	4b1a      	ldr	r3, [pc, #104]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0304 	and.w	r3, r3, #4
 8005440:	2b04      	cmp	r3, #4
 8005442:	d10c      	bne.n	800545e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005446:	2b00      	cmp	r3, #0
 8005448:	d109      	bne.n	800545e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800544a:	4b16      	ldr	r3, [pc, #88]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	08db      	lsrs	r3, r3, #3
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	4a14      	ldr	r2, [pc, #80]	@ (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005456:	fa22 f303 	lsr.w	r3, r2, r3
 800545a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800545c:	e01e      	b.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800545e:	4b11      	ldr	r3, [pc, #68]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800546a:	d106      	bne.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800546c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800546e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005472:	d102      	bne.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005474:	4b0d      	ldr	r3, [pc, #52]	@ (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005476:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005478:	e010      	b.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800547a:	4b0a      	ldr	r3, [pc, #40]	@ (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005482:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005486:	d106      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800548a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800548e:	d102      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005490:	4b07      	ldr	r3, [pc, #28]	@ (80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005492:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005494:	e002      	b.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005496:	2300      	movs	r3, #0
 8005498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800549a:	e2e2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800549c:	e2e1      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800549e:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80054a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054a2:	e2de      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80054a4:	58024400 	.word	0x58024400
 80054a8:	03d09000 	.word	0x03d09000
 80054ac:	003d0900 	.word	0x003d0900
 80054b0:	017d7840 	.word	0x017d7840
 80054b4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80054b8:	2300      	movs	r3, #0
 80054ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80054bc:	e2d1      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80054be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054c2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80054c6:	430b      	orrs	r3, r1
 80054c8:	f040 809c 	bne.w	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80054cc:	4b93      	ldr	r3, [pc, #588]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80054ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80054d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80054d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054dc:	d054      	beq.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80054de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054e4:	f200 808b 	bhi.w	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80054e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054ee:	f000 8083 	beq.w	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054f8:	f200 8081 	bhi.w	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80054fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005502:	d02f      	beq.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005506:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800550a:	d878      	bhi.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800550c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550e:	2b00      	cmp	r3, #0
 8005510:	d004      	beq.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005518:	d012      	beq.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800551a:	e070      	b.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800551c:	4b7f      	ldr	r3, [pc, #508]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005524:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005528:	d107      	bne.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800552a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800552e:	4618      	mov	r0, r3
 8005530:	f000 fd5e 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005538:	e293      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800553e:	e290      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005540:	4b76      	ldr	r3, [pc, #472]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005548:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800554c:	d107      	bne.n	800555e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800554e:	f107 0318 	add.w	r3, r7, #24
 8005552:	4618      	mov	r0, r3
 8005554:	f000 faa4 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800555c:	e281      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800555e:	2300      	movs	r3, #0
 8005560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005562:	e27e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005564:	4b6d      	ldr	r3, [pc, #436]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800556c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005570:	d107      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005572:	f107 030c 	add.w	r3, r7, #12
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fbe6 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005580:	e26f      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005582:	2300      	movs	r3, #0
 8005584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005586:	e26c      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005588:	4b64      	ldr	r3, [pc, #400]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800558a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800558c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005590:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005592:	4b62      	ldr	r3, [pc, #392]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	2b04      	cmp	r3, #4
 800559c:	d10c      	bne.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800559e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d109      	bne.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055a4:	4b5d      	ldr	r3, [pc, #372]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	08db      	lsrs	r3, r3, #3
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	4a5c      	ldr	r2, [pc, #368]	@ (8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
 80055b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055b6:	e01e      	b.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055b8:	4b58      	ldr	r3, [pc, #352]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055c4:	d106      	bne.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80055c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055cc:	d102      	bne.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80055ce:	4b55      	ldr	r3, [pc, #340]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80055d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055d2:	e010      	b.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80055d4:	4b51      	ldr	r3, [pc, #324]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055e0:	d106      	bne.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80055e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055e8:	d102      	bne.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80055ea:	4b4f      	ldr	r3, [pc, #316]	@ (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055ee:	e002      	b.n	80055f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80055f4:	e235      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80055f6:	e234      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80055f8:	4b4c      	ldr	r3, [pc, #304]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80055fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055fc:	e231      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80055fe:	2300      	movs	r3, #0
 8005600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005602:	e22e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005604:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005608:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800560c:	430b      	orrs	r3, r1
 800560e:	f040 808f 	bne.w	8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005612:	4b42      	ldr	r3, [pc, #264]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005616:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800561a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800561c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800561e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005622:	d06b      	beq.n	80056fc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005626:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800562a:	d874      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800562c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005632:	d056      	beq.n	80056e2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005636:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800563a:	d86c      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800563c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005642:	d03b      	beq.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005646:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800564a:	d864      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800564c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800564e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005652:	d021      	beq.n	8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005656:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800565a:	d85c      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800565c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565e:	2b00      	cmp	r3, #0
 8005660:	d004      	beq.n	800566c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005668:	d004      	beq.n	8005674 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800566a:	e054      	b.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800566c:	f7fe fa20 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8005670:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005672:	e1f6      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005674:	4b29      	ldr	r3, [pc, #164]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800567c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005680:	d107      	bne.n	8005692 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005682:	f107 0318 	add.w	r3, r7, #24
 8005686:	4618      	mov	r0, r3
 8005688:	f000 fa0a 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005690:	e1e7      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005692:	2300      	movs	r3, #0
 8005694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005696:	e1e4      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005698:	4b20      	ldr	r3, [pc, #128]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056a4:	d107      	bne.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056a6:	f107 030c 	add.w	r3, r7, #12
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fb4c 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056b4:	e1d5      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056ba:	e1d2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056bc:	4b17      	ldr	r3, [pc, #92]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0304 	and.w	r3, r3, #4
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d109      	bne.n	80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056c8:	4b14      	ldr	r3, [pc, #80]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	08db      	lsrs	r3, r3, #3
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	4a13      	ldr	r2, [pc, #76]	@ (8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
 80056d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056da:	e1c2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e0:	e1bf      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80056e2:	4b0e      	ldr	r3, [pc, #56]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056ee:	d102      	bne.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80056f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80056f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056f4:	e1b5      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056fa:	e1b2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80056fc:	4b07      	ldr	r3, [pc, #28]	@ (800571c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005704:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005708:	d102      	bne.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800570a:	4b07      	ldr	r3, [pc, #28]	@ (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800570c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800570e:	e1a8      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005710:	2300      	movs	r3, #0
 8005712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005714:	e1a5      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005716:	2300      	movs	r3, #0
 8005718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800571a:	e1a2      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800571c:	58024400 	.word	0x58024400
 8005720:	03d09000 	.word	0x03d09000
 8005724:	003d0900 	.word	0x003d0900
 8005728:	017d7840 	.word	0x017d7840
 800572c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005730:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005734:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005738:	430b      	orrs	r3, r1
 800573a:	d173      	bne.n	8005824 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800573c:	4b9c      	ldr	r3, [pc, #624]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800573e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005740:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005744:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005748:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800574c:	d02f      	beq.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800574e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005754:	d863      	bhi.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005758:	2b00      	cmp	r3, #0
 800575a:	d004      	beq.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800575c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005762:	d012      	beq.n	800578a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005764:	e05b      	b.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005766:	4b92      	ldr	r3, [pc, #584]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800576e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005772:	d107      	bne.n	8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005774:	f107 0318 	add.w	r3, r7, #24
 8005778:	4618      	mov	r0, r3
 800577a:	f000 f991 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005782:	e16e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005784:	2300      	movs	r3, #0
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005788:	e16b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800578a:	4b89      	ldr	r3, [pc, #548]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005792:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005796:	d107      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005798:	f107 030c 	add.w	r3, r7, #12
 800579c:	4618      	mov	r0, r3
 800579e:	f000 fad3 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057a6:	e15c      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80057a8:	2300      	movs	r3, #0
 80057aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057ac:	e159      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80057ae:	4b80      	ldr	r3, [pc, #512]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80057b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80057b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80057b8:	4b7d      	ldr	r3, [pc, #500]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b04      	cmp	r3, #4
 80057c2:	d10c      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d109      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057ca:	4b79      	ldr	r3, [pc, #484]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	08db      	lsrs	r3, r3, #3
 80057d0:	f003 0303 	and.w	r3, r3, #3
 80057d4:	4a77      	ldr	r2, [pc, #476]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80057d6:	fa22 f303 	lsr.w	r3, r2, r3
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057dc:	e01e      	b.n	800581c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80057de:	4b74      	ldr	r3, [pc, #464]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057ea:	d106      	bne.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80057ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057f2:	d102      	bne.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80057f4:	4b70      	ldr	r3, [pc, #448]	@ (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80057f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f8:	e010      	b.n	800581c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057fa:	4b6d      	ldr	r3, [pc, #436]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005802:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005806:	d106      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800580e:	d102      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005810:	4b6a      	ldr	r3, [pc, #424]	@ (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005814:	e002      	b.n	800581c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005816:	2300      	movs	r3, #0
 8005818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800581a:	e122      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800581c:	e121      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800581e:	2300      	movs	r3, #0
 8005820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005822:	e11e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005824:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005828:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800582c:	430b      	orrs	r3, r1
 800582e:	d133      	bne.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005830:	4b5f      	ldr	r3, [pc, #380]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005838:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800583a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583c:	2b00      	cmp	r3, #0
 800583e:	d004      	beq.n	800584a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005842:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005846:	d012      	beq.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005848:	e023      	b.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800584a:	4b59      	ldr	r3, [pc, #356]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005852:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005856:	d107      	bne.n	8005868 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005858:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800585c:	4618      	mov	r0, r3
 800585e:	f000 fbc7 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005866:	e0fc      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005868:	2300      	movs	r3, #0
 800586a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800586c:	e0f9      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800586e:	4b50      	ldr	r3, [pc, #320]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005876:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800587a:	d107      	bne.n	800588c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800587c:	f107 0318 	add.w	r3, r7, #24
 8005880:	4618      	mov	r0, r3
 8005882:	f000 f90d 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800588a:	e0ea      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800588c:	2300      	movs	r3, #0
 800588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005890:	e0e7      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005896:	e0e4      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800589c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80058a0:	430b      	orrs	r3, r1
 80058a2:	f040 808d 	bne.w	80059c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80058a6:	4b42      	ldr	r3, [pc, #264]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80058a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058aa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80058ae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80058b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058b6:	d06b      	beq.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80058b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058be:	d874      	bhi.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80058c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c6:	d056      	beq.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80058c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ce:	d86c      	bhi.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80058d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80058d6:	d03b      	beq.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80058d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80058de:	d864      	bhi.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80058e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058e6:	d021      	beq.n	800592c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80058e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058ee:	d85c      	bhi.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80058f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d004      	beq.n	8005900 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80058f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058fc:	d004      	beq.n	8005908 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80058fe:	e054      	b.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005900:	f000 f8b8 	bl	8005a74 <HAL_RCCEx_GetD3PCLK1Freq>
 8005904:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005906:	e0ac      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005908:	4b29      	ldr	r3, [pc, #164]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005910:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005914:	d107      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005916:	f107 0318 	add.w	r3, r7, #24
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f8c0 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005924:	e09d      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005926:	2300      	movs	r3, #0
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800592a:	e09a      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800592c:	4b20      	ldr	r3, [pc, #128]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005938:	d107      	bne.n	800594a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800593a:	f107 030c 	add.w	r3, r7, #12
 800593e:	4618      	mov	r0, r3
 8005940:	f000 fa02 	bl	8005d48 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005948:	e08b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800594e:	e088      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005950:	4b17      	ldr	r3, [pc, #92]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b04      	cmp	r3, #4
 800595a:	d109      	bne.n	8005970 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800595c:	4b14      	ldr	r3, [pc, #80]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	08db      	lsrs	r3, r3, #3
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	4a13      	ldr	r2, [pc, #76]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005968:	fa22 f303 	lsr.w	r3, r2, r3
 800596c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800596e:	e078      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005970:	2300      	movs	r3, #0
 8005972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005974:	e075      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005976:	4b0e      	ldr	r3, [pc, #56]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800597e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005982:	d102      	bne.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005984:	4b0c      	ldr	r3, [pc, #48]	@ (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005988:	e06b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800598a:	2300      	movs	r3, #0
 800598c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800598e:	e068      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005990:	4b07      	ldr	r3, [pc, #28]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005998:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800599c:	d102      	bne.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800599e:	4b07      	ldr	r3, [pc, #28]	@ (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80059a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059a2:	e05e      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059a4:	2300      	movs	r3, #0
 80059a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a8:	e05b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80059aa:	2300      	movs	r3, #0
 80059ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059ae:	e058      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80059b0:	58024400 	.word	0x58024400
 80059b4:	03d09000 	.word	0x03d09000
 80059b8:	003d0900 	.word	0x003d0900
 80059bc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80059c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059c4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80059c8:	430b      	orrs	r3, r1
 80059ca:	d148      	bne.n	8005a5e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80059cc:	4b27      	ldr	r3, [pc, #156]	@ (8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80059ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80059d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80059d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059dc:	d02a      	beq.n	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80059de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059e4:	d838      	bhi.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d004      	beq.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80059ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059f2:	d00d      	beq.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80059f4:	e030      	b.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80059f6:	4b1d      	ldr	r3, [pc, #116]	@ (8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a02:	d102      	bne.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005a04:	4b1a      	ldr	r3, [pc, #104]	@ (8005a70 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a08:	e02b      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a0e:	e028      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a10:	4b16      	ldr	r3, [pc, #88]	@ (8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a1c:	d107      	bne.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a22:	4618      	mov	r0, r3
 8005a24:	f000 fae4 	bl	8005ff0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a2c:	e019      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a32:	e016      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a34:	4b0d      	ldr	r3, [pc, #52]	@ (8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a40:	d107      	bne.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a42:	f107 0318 	add.w	r3, r7, #24
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 f82a 	bl	8005aa0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a50:	e007      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a56:	e004      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a5c:	e001      	b.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8005a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3740      	adds	r7, #64	@ 0x40
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	58024400 	.word	0x58024400
 8005a70:	017d7840 	.word	0x017d7840

08005a74 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005a78:	f7fd ffea 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	4b06      	ldr	r3, [pc, #24]	@ (8005a98 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	091b      	lsrs	r3, r3, #4
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	4904      	ldr	r1, [pc, #16]	@ (8005a9c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005a8a:	5ccb      	ldrb	r3, [r1, r3]
 8005a8c:	f003 031f 	and.w	r3, r3, #31
 8005a90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	0800994c 	.word	0x0800994c

08005aa0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b089      	sub	sp, #36	@ 0x24
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005aa8:	4ba1      	ldr	r3, [pc, #644]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aac:	f003 0303 	and.w	r3, r3, #3
 8005ab0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005ab2:	4b9f      	ldr	r3, [pc, #636]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab6:	0b1b      	lsrs	r3, r3, #12
 8005ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005abc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005abe:	4b9c      	ldr	r3, [pc, #624]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac2:	091b      	lsrs	r3, r3, #4
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005aca:	4b99      	ldr	r3, [pc, #612]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ace:	08db      	lsrs	r3, r3, #3
 8005ad0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	fb02 f303 	mul.w	r3, r2, r3
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f000 8111 	beq.w	8005d10 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	f000 8083 	beq.w	8005bfc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	f200 80a1 	bhi.w	8005c40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d003      	beq.n	8005b0c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d056      	beq.n	8005bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005b0a:	e099      	b.n	8005c40 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b0c:	4b88      	ldr	r3, [pc, #544]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0320 	and.w	r3, r3, #32
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d02d      	beq.n	8005b74 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b18:	4b85      	ldr	r3, [pc, #532]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	08db      	lsrs	r3, r3, #3
 8005b1e:	f003 0303 	and.w	r3, r3, #3
 8005b22:	4a84      	ldr	r2, [pc, #528]	@ (8005d34 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005b24:	fa22 f303 	lsr.w	r3, r2, r3
 8005b28:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	ee07 3a90 	vmov	s15, r3
 8005b30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	ee07 3a90 	vmov	s15, r3
 8005b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b42:	4b7b      	ldr	r3, [pc, #492]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005b72:	e087      	b.n	8005c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	ee07 3a90 	vmov	s15, r3
 8005b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005d3c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b86:	4b6a      	ldr	r3, [pc, #424]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b8e:	ee07 3a90 	vmov	s15, r3
 8005b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bb6:	e065      	b.n	8005c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	ee07 3a90 	vmov	s15, r3
 8005bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bca:	4b59      	ldr	r3, [pc, #356]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bd2:	ee07 3a90 	vmov	s15, r3
 8005bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bfa:	e043      	b.n	8005c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	ee07 3a90 	vmov	s15, r3
 8005c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c06:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005d44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c0e:	4b48      	ldr	r3, [pc, #288]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c16:	ee07 3a90 	vmov	s15, r3
 8005c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c22:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c3e:	e021      	b.n	8005c84 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	ee07 3a90 	vmov	s15, r3
 8005c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c4a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c52:	4b37      	ldr	r3, [pc, #220]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c5a:	ee07 3a90 	vmov	s15, r3
 8005c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c66:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005d38 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c82:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005c84:	4b2a      	ldr	r3, [pc, #168]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c88:	0a5b      	lsrs	r3, r3, #9
 8005c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c8e:	ee07 3a90 	vmov	s15, r3
 8005c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ca6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005caa:	ee17 2a90 	vmov	r2, s15
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb6:	0c1b      	lsrs	r3, r3, #16
 8005cb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cbc:	ee07 3a90 	vmov	s15, r3
 8005cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cc8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ccc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cd8:	ee17 2a90 	vmov	r2, s15
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ce0:	4b13      	ldr	r3, [pc, #76]	@ (8005d30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce4:	0e1b      	lsrs	r3, r3, #24
 8005ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cea:	ee07 3a90 	vmov	s15, r3
 8005cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cf2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d06:	ee17 2a90 	vmov	r2, s15
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d0e:	e008      	b.n	8005d22 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	609a      	str	r2, [r3, #8]
}
 8005d22:	bf00      	nop
 8005d24:	3724      	adds	r7, #36	@ 0x24
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	58024400 	.word	0x58024400
 8005d34:	03d09000 	.word	0x03d09000
 8005d38:	46000000 	.word	0x46000000
 8005d3c:	4c742400 	.word	0x4c742400
 8005d40:	4a742400 	.word	0x4a742400
 8005d44:	4bbebc20 	.word	0x4bbebc20

08005d48 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b089      	sub	sp, #36	@ 0x24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d50:	4ba1      	ldr	r3, [pc, #644]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d54:	f003 0303 	and.w	r3, r3, #3
 8005d58:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005d5a:	4b9f      	ldr	r3, [pc, #636]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5e:	0d1b      	lsrs	r3, r3, #20
 8005d60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d64:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005d66:	4b9c      	ldr	r3, [pc, #624]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6a:	0a1b      	lsrs	r3, r3, #8
 8005d6c:	f003 0301 	and.w	r3, r3, #1
 8005d70:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005d72:	4b99      	ldr	r3, [pc, #612]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d76:	08db      	lsrs	r3, r3, #3
 8005d78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
 8005d82:	ee07 3a90 	vmov	s15, r3
 8005d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 8111 	beq.w	8005fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	f000 8083 	beq.w	8005ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	f200 80a1 	bhi.w	8005ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d056      	beq.n	8005e60 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005db2:	e099      	b.n	8005ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005db4:	4b88      	ldr	r3, [pc, #544]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0320 	and.w	r3, r3, #32
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d02d      	beq.n	8005e1c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dc0:	4b85      	ldr	r3, [pc, #532]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	08db      	lsrs	r3, r3, #3
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	4a84      	ldr	r2, [pc, #528]	@ (8005fdc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8005dd0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	ee07 3a90 	vmov	s15, r3
 8005dd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	ee07 3a90 	vmov	s15, r3
 8005de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dea:	4b7b      	ldr	r3, [pc, #492]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005df2:	ee07 3a90 	vmov	s15, r3
 8005df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8005dfe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005e1a:	e087      	b.n	8005f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	ee07 3a90 	vmov	s15, r3
 8005e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e26:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e36:	ee07 3a90 	vmov	s15, r3
 8005e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e42:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e5e:	e065      	b.n	8005f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	ee07 3a90 	vmov	s15, r3
 8005e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e6a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e72:	4b59      	ldr	r3, [pc, #356]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e7a:	ee07 3a90 	vmov	s15, r3
 8005e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e86:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ea2:	e043      	b.n	8005f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	ee07 3a90 	vmov	s15, r3
 8005eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005fec <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eb6:	4b48      	ldr	r3, [pc, #288]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ebe:	ee07 3a90 	vmov	s15, r3
 8005ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ec6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ee6:	e021      	b.n	8005f2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ef2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005efa:	4b37      	ldr	r3, [pc, #220]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f02:	ee07 3a90 	vmov	s15, r3
 8005f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f0e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f2a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f30:	0a5b      	lsrs	r3, r3, #9
 8005f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f36:	ee07 3a90 	vmov	s15, r3
 8005f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f52:	ee17 2a90 	vmov	r2, s15
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5e:	0c1b      	lsrs	r3, r3, #16
 8005f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f64:	ee07 3a90 	vmov	s15, r3
 8005f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f70:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f74:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f80:	ee17 2a90 	vmov	r2, s15
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005f88:	4b13      	ldr	r3, [pc, #76]	@ (8005fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	0e1b      	lsrs	r3, r3, #24
 8005f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f92:	ee07 3a90 	vmov	s15, r3
 8005f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fa2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005faa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fae:	ee17 2a90 	vmov	r2, s15
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005fb6:	e008      	b.n	8005fca <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	609a      	str	r2, [r3, #8]
}
 8005fca:	bf00      	nop
 8005fcc:	3724      	adds	r7, #36	@ 0x24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	58024400 	.word	0x58024400
 8005fdc:	03d09000 	.word	0x03d09000
 8005fe0:	46000000 	.word	0x46000000
 8005fe4:	4c742400 	.word	0x4c742400
 8005fe8:	4a742400 	.word	0x4a742400
 8005fec:	4bbebc20 	.word	0x4bbebc20

08005ff0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b089      	sub	sp, #36	@ 0x24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ff8:	4ba0      	ldr	r3, [pc, #640]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006002:	4b9e      	ldr	r3, [pc, #632]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	091b      	lsrs	r3, r3, #4
 8006008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800600c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800600e:	4b9b      	ldr	r3, [pc, #620]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006012:	f003 0301 	and.w	r3, r3, #1
 8006016:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006018:	4b98      	ldr	r3, [pc, #608]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800601a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800601c:	08db      	lsrs	r3, r3, #3
 800601e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	fb02 f303 	mul.w	r3, r2, r3
 8006028:	ee07 3a90 	vmov	s15, r3
 800602c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006030:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 8111 	beq.w	800625e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	2b02      	cmp	r3, #2
 8006040:	f000 8083 	beq.w	800614a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	2b02      	cmp	r3, #2
 8006048:	f200 80a1 	bhi.w	800618e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d056      	beq.n	8006106 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006058:	e099      	b.n	800618e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800605a:	4b88      	ldr	r3, [pc, #544]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b00      	cmp	r3, #0
 8006064:	d02d      	beq.n	80060c2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006066:	4b85      	ldr	r3, [pc, #532]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	08db      	lsrs	r3, r3, #3
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	4a83      	ldr	r2, [pc, #524]	@ (8006280 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006072:	fa22 f303 	lsr.w	r3, r2, r3
 8006076:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	ee07 3a90 	vmov	s15, r3
 800607e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	ee07 3a90 	vmov	s15, r3
 8006088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800608c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006090:	4b7a      	ldr	r3, [pc, #488]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006098:	ee07 3a90 	vmov	s15, r3
 800609c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80060a4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006284 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80060a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060bc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060c0:	e087      	b.n	80061d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	ee07 3a90 	vmov	s15, r3
 80060c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060cc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006288 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80060d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060d4:	4b69      	ldr	r3, [pc, #420]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80060d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060dc:	ee07 3a90 	vmov	s15, r3
 80060e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80060e8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006284 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80060ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006100:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006104:	e065      	b.n	80061d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	ee07 3a90 	vmov	s15, r3
 800610c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006110:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800628c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006114:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006118:	4b58      	ldr	r3, [pc, #352]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800611a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800611c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006120:	ee07 3a90 	vmov	s15, r3
 8006124:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006128:	ed97 6a03 	vldr	s12, [r7, #12]
 800612c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006284 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006130:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006134:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006138:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800613c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006144:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006148:	e043      	b.n	80061d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	ee07 3a90 	vmov	s15, r3
 8006150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006154:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006290 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006158:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800615c:	4b47      	ldr	r3, [pc, #284]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800615e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006164:	ee07 3a90 	vmov	s15, r3
 8006168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800616c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006170:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006284 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006174:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006178:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800617c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006180:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006184:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006188:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800618c:	e021      	b.n	80061d2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	ee07 3a90 	vmov	s15, r3
 8006194:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006198:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006288 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800619c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061a0:	4b36      	ldr	r3, [pc, #216]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80061a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a8:	ee07 3a90 	vmov	s15, r3
 80061ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061b0:	ed97 6a03 	vldr	s12, [r7, #12]
 80061b4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006284 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80061b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061d0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80061d2:	4b2a      	ldr	r3, [pc, #168]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80061d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d6:	0a5b      	lsrs	r3, r3, #9
 80061d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061dc:	ee07 3a90 	vmov	s15, r3
 80061e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80061ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80061f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061f8:	ee17 2a90 	vmov	r2, s15
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006200:	4b1e      	ldr	r3, [pc, #120]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006204:	0c1b      	lsrs	r3, r3, #16
 8006206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006212:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006216:	ee37 7a87 	vadd.f32	s14, s15, s14
 800621a:	edd7 6a07 	vldr	s13, [r7, #28]
 800621e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006226:	ee17 2a90 	vmov	r2, s15
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800622e:	4b13      	ldr	r3, [pc, #76]	@ (800627c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006232:	0e1b      	lsrs	r3, r3, #24
 8006234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006238:	ee07 3a90 	vmov	s15, r3
 800623c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006240:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006244:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006248:	edd7 6a07 	vldr	s13, [r7, #28]
 800624c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006250:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006254:	ee17 2a90 	vmov	r2, s15
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800625c:	e008      	b.n	8006270 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	609a      	str	r2, [r3, #8]
}
 8006270:	bf00      	nop
 8006272:	3724      	adds	r7, #36	@ 0x24
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	58024400 	.word	0x58024400
 8006280:	03d09000 	.word	0x03d09000
 8006284:	46000000 	.word	0x46000000
 8006288:	4c742400 	.word	0x4c742400
 800628c:	4a742400 	.word	0x4a742400
 8006290:	4bbebc20 	.word	0x4bbebc20

08006294 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062a2:	4b53      	ldr	r3, [pc, #332]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	2b03      	cmp	r3, #3
 80062ac:	d101      	bne.n	80062b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e099      	b.n	80063e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80062b2:	4b4f      	ldr	r3, [pc, #316]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a4e      	ldr	r2, [pc, #312]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80062bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062be:	f7fa fd77 	bl	8000db0 <HAL_GetTick>
 80062c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80062c4:	e008      	b.n	80062d8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80062c6:	f7fa fd73 	bl	8000db0 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d901      	bls.n	80062d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e086      	b.n	80063e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80062d8:	4b45      	ldr	r3, [pc, #276]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1f0      	bne.n	80062c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80062e4:	4b42      	ldr	r3, [pc, #264]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	031b      	lsls	r3, r3, #12
 80062f2:	493f      	ldr	r1, [pc, #252]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80062f4:	4313      	orrs	r3, r2
 80062f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	3b01      	subs	r3, #1
 80062fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	3b01      	subs	r3, #1
 8006308:	025b      	lsls	r3, r3, #9
 800630a:	b29b      	uxth	r3, r3
 800630c:	431a      	orrs	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	3b01      	subs	r3, #1
 8006314:	041b      	lsls	r3, r3, #16
 8006316:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	3b01      	subs	r3, #1
 8006322:	061b      	lsls	r3, r3, #24
 8006324:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006328:	4931      	ldr	r1, [pc, #196]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800632a:	4313      	orrs	r3, r2
 800632c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800632e:	4b30      	ldr	r3, [pc, #192]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006332:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	492d      	ldr	r1, [pc, #180]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800633c:	4313      	orrs	r3, r2
 800633e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006340:	4b2b      	ldr	r3, [pc, #172]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006344:	f023 0220 	bic.w	r2, r3, #32
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	4928      	ldr	r1, [pc, #160]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800634e:	4313      	orrs	r3, r2
 8006350:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006352:	4b27      	ldr	r3, [pc, #156]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006356:	4a26      	ldr	r2, [pc, #152]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006358:	f023 0310 	bic.w	r3, r3, #16
 800635c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800635e:	4b24      	ldr	r3, [pc, #144]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006360:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006362:	4b24      	ldr	r3, [pc, #144]	@ (80063f4 <RCCEx_PLL2_Config+0x160>)
 8006364:	4013      	ands	r3, r2
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	69d2      	ldr	r2, [r2, #28]
 800636a:	00d2      	lsls	r2, r2, #3
 800636c:	4920      	ldr	r1, [pc, #128]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800636e:	4313      	orrs	r3, r2
 8006370:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006372:	4b1f      	ldr	r3, [pc, #124]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006376:	4a1e      	ldr	r2, [pc, #120]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006378:	f043 0310 	orr.w	r3, r3, #16
 800637c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d106      	bne.n	8006392 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006384:	4b1a      	ldr	r3, [pc, #104]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 8006386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006388:	4a19      	ldr	r2, [pc, #100]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800638a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800638e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006390:	e00f      	b.n	80063b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d106      	bne.n	80063a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006398:	4b15      	ldr	r3, [pc, #84]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800639a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639c:	4a14      	ldr	r2, [pc, #80]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 800639e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063a4:	e005      	b.n	80063b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80063a6:	4b12      	ldr	r3, [pc, #72]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80063a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063aa:	4a11      	ldr	r2, [pc, #68]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80063ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80063b2:	4b0f      	ldr	r3, [pc, #60]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a0e      	ldr	r2, [pc, #56]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80063b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063be:	f7fa fcf7 	bl	8000db0 <HAL_GetTick>
 80063c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80063c4:	e008      	b.n	80063d8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80063c6:	f7fa fcf3 	bl	8000db0 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d901      	bls.n	80063d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e006      	b.n	80063e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80063d8:	4b05      	ldr	r3, [pc, #20]	@ (80063f0 <RCCEx_PLL2_Config+0x15c>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0f0      	beq.n	80063c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	58024400 	.word	0x58024400
 80063f4:	ffff0007 	.word	0xffff0007

080063f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006402:	2300      	movs	r3, #0
 8006404:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006406:	4b53      	ldr	r3, [pc, #332]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640a:	f003 0303 	and.w	r3, r3, #3
 800640e:	2b03      	cmp	r3, #3
 8006410:	d101      	bne.n	8006416 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e099      	b.n	800654a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006416:	4b4f      	ldr	r3, [pc, #316]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a4e      	ldr	r2, [pc, #312]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800641c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006420:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006422:	f7fa fcc5 	bl	8000db0 <HAL_GetTick>
 8006426:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006428:	e008      	b.n	800643c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800642a:	f7fa fcc1 	bl	8000db0 <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e086      	b.n	800654a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800643c:	4b45      	ldr	r3, [pc, #276]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f0      	bne.n	800642a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006448:	4b42      	ldr	r3, [pc, #264]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800644a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	051b      	lsls	r3, r3, #20
 8006456:	493f      	ldr	r1, [pc, #252]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006458:	4313      	orrs	r3, r2
 800645a:	628b      	str	r3, [r1, #40]	@ 0x28
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	3b01      	subs	r3, #1
 8006462:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	3b01      	subs	r3, #1
 800646c:	025b      	lsls	r3, r3, #9
 800646e:	b29b      	uxth	r3, r3
 8006470:	431a      	orrs	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	3b01      	subs	r3, #1
 8006478:	041b      	lsls	r3, r3, #16
 800647a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	3b01      	subs	r3, #1
 8006486:	061b      	lsls	r3, r3, #24
 8006488:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800648c:	4931      	ldr	r1, [pc, #196]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800648e:	4313      	orrs	r3, r2
 8006490:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006492:	4b30      	ldr	r3, [pc, #192]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006496:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	492d      	ldr	r1, [pc, #180]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80064a4:	4b2b      	ldr	r3, [pc, #172]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	4928      	ldr	r1, [pc, #160]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80064b6:	4b27      	ldr	r3, [pc, #156]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ba:	4a26      	ldr	r2, [pc, #152]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80064c2:	4b24      	ldr	r3, [pc, #144]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064c6:	4b24      	ldr	r3, [pc, #144]	@ (8006558 <RCCEx_PLL3_Config+0x160>)
 80064c8:	4013      	ands	r3, r2
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	69d2      	ldr	r2, [r2, #28]
 80064ce:	00d2      	lsls	r2, r2, #3
 80064d0:	4920      	ldr	r1, [pc, #128]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80064d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	4a1e      	ldr	r2, [pc, #120]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d106      	bne.n	80064f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80064e8:	4b1a      	ldr	r3, [pc, #104]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ec:	4a19      	ldr	r2, [pc, #100]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80064f4:	e00f      	b.n	8006516 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d106      	bne.n	800650a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80064fc:	4b15      	ldr	r3, [pc, #84]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 80064fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006500:	4a14      	ldr	r2, [pc, #80]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006502:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006506:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006508:	e005      	b.n	8006516 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800650a:	4b12      	ldr	r3, [pc, #72]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800650c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650e:	4a11      	ldr	r2, [pc, #68]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006510:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006514:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006516:	4b0f      	ldr	r3, [pc, #60]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a0e      	ldr	r2, [pc, #56]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800651c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006520:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006522:	f7fa fc45 	bl	8000db0 <HAL_GetTick>
 8006526:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006528:	e008      	b.n	800653c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800652a:	f7fa fc41 	bl	8000db0 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	d901      	bls.n	800653c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e006      	b.n	800654a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800653c:	4b05      	ldr	r3, [pc, #20]	@ (8006554 <RCCEx_PLL3_Config+0x15c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d0f0      	beq.n	800652a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006548:	7bfb      	ldrb	r3, [r7, #15]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	58024400 	.word	0x58024400
 8006558:	ffff0007 	.word	0xffff0007

0800655c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e049      	b.n	8006602 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d106      	bne.n	8006588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f841 	bl	800660a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3304      	adds	r3, #4
 8006598:	4619      	mov	r1, r3
 800659a:	4610      	mov	r0, r2
 800659c:	f000 f9e8 	bl	8006970 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006612:	bf00      	nop
 8006614:	370c      	adds	r7, #12
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800662e:	b2db      	uxtb	r3, r3
 8006630:	2b01      	cmp	r3, #1
 8006632:	d001      	beq.n	8006638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e054      	b.n	80066e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2202      	movs	r2, #2
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a26      	ldr	r2, [pc, #152]	@ (80066f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d022      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006662:	d01d      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a22      	ldr	r2, [pc, #136]	@ (80066f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d018      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a21      	ldr	r2, [pc, #132]	@ (80066f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d013      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a1f      	ldr	r2, [pc, #124]	@ (80066fc <HAL_TIM_Base_Start_IT+0xdc>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00e      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a1e      	ldr	r2, [pc, #120]	@ (8006700 <HAL_TIM_Base_Start_IT+0xe0>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d009      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a1c      	ldr	r2, [pc, #112]	@ (8006704 <HAL_TIM_Base_Start_IT+0xe4>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d004      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0x80>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a1b      	ldr	r2, [pc, #108]	@ (8006708 <HAL_TIM_Base_Start_IT+0xe8>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d115      	bne.n	80066cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689a      	ldr	r2, [r3, #8]
 80066a6:	4b19      	ldr	r3, [pc, #100]	@ (800670c <HAL_TIM_Base_Start_IT+0xec>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2b06      	cmp	r3, #6
 80066b0:	d015      	beq.n	80066de <HAL_TIM_Base_Start_IT+0xbe>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b8:	d011      	beq.n	80066de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f042 0201 	orr.w	r2, r2, #1
 80066c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ca:	e008      	b.n	80066de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f042 0201 	orr.w	r2, r2, #1
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	e000      	b.n	80066e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	40010000 	.word	0x40010000
 80066f4:	40000400 	.word	0x40000400
 80066f8:	40000800 	.word	0x40000800
 80066fc:	40000c00 	.word	0x40000c00
 8006700:	40010400 	.word	0x40010400
 8006704:	40001800 	.word	0x40001800
 8006708:	40014000 	.word	0x40014000
 800670c:	00010007 	.word	0x00010007

08006710 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d020      	beq.n	8006774 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b00      	cmp	r3, #0
 800673a:	d01b      	beq.n	8006774 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0202 	mvn.w	r2, #2
 8006744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f003 0303 	and.w	r3, r3, #3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f8e9 	bl	8006932 <HAL_TIM_IC_CaptureCallback>
 8006760:	e005      	b.n	800676e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f8db 	bl	800691e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f8ec 	bl	8006946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f003 0304 	and.w	r3, r3, #4
 800677a:	2b00      	cmp	r3, #0
 800677c:	d020      	beq.n	80067c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f003 0304 	and.w	r3, r3, #4
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01b      	beq.n	80067c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f06f 0204 	mvn.w	r2, #4
 8006790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2202      	movs	r2, #2
 8006796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f8c3 	bl	8006932 <HAL_TIM_IC_CaptureCallback>
 80067ac:	e005      	b.n	80067ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f8b5 	bl	800691e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 f8c6 	bl	8006946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	f003 0308 	and.w	r3, r3, #8
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d020      	beq.n	800680c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f003 0308 	and.w	r3, r3, #8
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d01b      	beq.n	800680c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f06f 0208 	mvn.w	r2, #8
 80067dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2204      	movs	r2, #4
 80067e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	f003 0303 	and.w	r3, r3, #3
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d003      	beq.n	80067fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f89d 	bl	8006932 <HAL_TIM_IC_CaptureCallback>
 80067f8:	e005      	b.n	8006806 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 f88f 	bl	800691e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 f8a0 	bl	8006946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	f003 0310 	and.w	r3, r3, #16
 8006812:	2b00      	cmp	r3, #0
 8006814:	d020      	beq.n	8006858 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f003 0310 	and.w	r3, r3, #16
 800681c:	2b00      	cmp	r3, #0
 800681e:	d01b      	beq.n	8006858 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f06f 0210 	mvn.w	r2, #16
 8006828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2208      	movs	r2, #8
 800682e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	69db      	ldr	r3, [r3, #28]
 8006836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f877 	bl	8006932 <HAL_TIM_IC_CaptureCallback>
 8006844:	e005      	b.n	8006852 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f869 	bl	800691e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f87a 	bl	8006946 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00c      	beq.n	800687c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d007      	beq.n	800687c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0201 	mvn.w	r2, #1
 8006874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7fa f956 	bl	8000b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006882:	2b00      	cmp	r3, #0
 8006884:	d104      	bne.n	8006890 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00c      	beq.n	80068aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006896:	2b00      	cmp	r3, #0
 8006898:	d007      	beq.n	80068aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80068a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 f90d 	bl	8006ac4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00c      	beq.n	80068ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d007      	beq.n	80068ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80068c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f905 	bl	8006ad8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00c      	beq.n	80068f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d007      	beq.n	80068f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80068ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f834 	bl	800695a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00c      	beq.n	8006916 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f003 0320 	and.w	r3, r3, #32
 8006902:	2b00      	cmp	r3, #0
 8006904:	d007      	beq.n	8006916 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f06f 0220 	mvn.w	r2, #32
 800690e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f8cd 	bl	8006ab0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006916:	bf00      	nop
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006932:	b480      	push	{r7}
 8006934:	b083      	sub	sp, #12
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800693a:	bf00      	nop
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800694e:	bf00      	nop
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr

0800695a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800695a:	b480      	push	{r7}
 800695c:	b083      	sub	sp, #12
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
	...

08006970 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a43      	ldr	r2, [pc, #268]	@ (8006a90 <TIM_Base_SetConfig+0x120>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d013      	beq.n	80069b0 <TIM_Base_SetConfig+0x40>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800698e:	d00f      	beq.n	80069b0 <TIM_Base_SetConfig+0x40>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a40      	ldr	r2, [pc, #256]	@ (8006a94 <TIM_Base_SetConfig+0x124>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d00b      	beq.n	80069b0 <TIM_Base_SetConfig+0x40>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a3f      	ldr	r2, [pc, #252]	@ (8006a98 <TIM_Base_SetConfig+0x128>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d007      	beq.n	80069b0 <TIM_Base_SetConfig+0x40>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a3e      	ldr	r2, [pc, #248]	@ (8006a9c <TIM_Base_SetConfig+0x12c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d003      	beq.n	80069b0 <TIM_Base_SetConfig+0x40>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a3d      	ldr	r2, [pc, #244]	@ (8006aa0 <TIM_Base_SetConfig+0x130>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d108      	bne.n	80069c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	4313      	orrs	r3, r2
 80069c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a32      	ldr	r2, [pc, #200]	@ (8006a90 <TIM_Base_SetConfig+0x120>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d01f      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d0:	d01b      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006a94 <TIM_Base_SetConfig+0x124>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d017      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006a98 <TIM_Base_SetConfig+0x128>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a2d      	ldr	r2, [pc, #180]	@ (8006a9c <TIM_Base_SetConfig+0x12c>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00f      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a2c      	ldr	r2, [pc, #176]	@ (8006aa0 <TIM_Base_SetConfig+0x130>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d00b      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a2b      	ldr	r2, [pc, #172]	@ (8006aa4 <TIM_Base_SetConfig+0x134>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d007      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a2a      	ldr	r2, [pc, #168]	@ (8006aa8 <TIM_Base_SetConfig+0x138>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d003      	beq.n	8006a0a <TIM_Base_SetConfig+0x9a>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a29      	ldr	r2, [pc, #164]	@ (8006aac <TIM_Base_SetConfig+0x13c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d108      	bne.n	8006a1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	689a      	ldr	r2, [r3, #8]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a14      	ldr	r2, [pc, #80]	@ (8006a90 <TIM_Base_SetConfig+0x120>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d00f      	beq.n	8006a62 <TIM_Base_SetConfig+0xf2>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a16      	ldr	r2, [pc, #88]	@ (8006aa0 <TIM_Base_SetConfig+0x130>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d00b      	beq.n	8006a62 <TIM_Base_SetConfig+0xf2>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a15      	ldr	r2, [pc, #84]	@ (8006aa4 <TIM_Base_SetConfig+0x134>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d007      	beq.n	8006a62 <TIM_Base_SetConfig+0xf2>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a14      	ldr	r2, [pc, #80]	@ (8006aa8 <TIM_Base_SetConfig+0x138>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d003      	beq.n	8006a62 <TIM_Base_SetConfig+0xf2>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a13      	ldr	r2, [pc, #76]	@ (8006aac <TIM_Base_SetConfig+0x13c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d103      	bne.n	8006a6a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f043 0204 	orr.w	r2, r3, #4
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	601a      	str	r2, [r3, #0]
}
 8006a82:	bf00      	nop
 8006a84:	3714      	adds	r7, #20
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	40010000 	.word	0x40010000
 8006a94:	40000400 	.word	0x40000400
 8006a98:	40000800 	.word	0x40000800
 8006a9c:	40000c00 	.word	0x40000c00
 8006aa0:	40010400 	.word	0x40010400
 8006aa4:	40014000 	.word	0x40014000
 8006aa8:	40014400 	.word	0x40014400
 8006aac:	40014800 	.word	0x40014800

08006ab0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ae0:	bf00      	nop
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <__NVIC_SetPriority>:
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	4603      	mov	r3, r0
 8006af4:	6039      	str	r1, [r7, #0]
 8006af6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006af8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	db0a      	blt.n	8006b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	490c      	ldr	r1, [pc, #48]	@ (8006b38 <__NVIC_SetPriority+0x4c>)
 8006b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b0a:	0112      	lsls	r2, r2, #4
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	440b      	add	r3, r1
 8006b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006b14:	e00a      	b.n	8006b2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	b2da      	uxtb	r2, r3
 8006b1a:	4908      	ldr	r1, [pc, #32]	@ (8006b3c <__NVIC_SetPriority+0x50>)
 8006b1c:	88fb      	ldrh	r3, [r7, #6]
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	3b04      	subs	r3, #4
 8006b24:	0112      	lsls	r2, r2, #4
 8006b26:	b2d2      	uxtb	r2, r2
 8006b28:	440b      	add	r3, r1
 8006b2a:	761a      	strb	r2, [r3, #24]
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr
 8006b38:	e000e100 	.word	0xe000e100
 8006b3c:	e000ed00 	.word	0xe000ed00

08006b40 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006b40:	b580      	push	{r7, lr}
 8006b42:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006b44:	4b05      	ldr	r3, [pc, #20]	@ (8006b5c <SysTick_Handler+0x1c>)
 8006b46:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006b48:	f002 f98a 	bl	8008e60 <xTaskGetSchedulerState>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d001      	beq.n	8006b56 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006b52:	f000 fda1 	bl	8007698 <xPortSysTickHandler>
  }
}
 8006b56:	bf00      	nop
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	e000e010 	.word	0xe000e010

08006b60 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006b64:	2100      	movs	r1, #0
 8006b66:	f06f 0004 	mvn.w	r0, #4
 8006b6a:	f7ff ffbf 	bl	8006aec <__NVIC_SetPriority>
#endif
}
 8006b6e:	bf00      	nop
 8006b70:	bd80      	pop	{r7, pc}
	...

08006b74 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b7a:	f3ef 8305 	mrs	r3, IPSR
 8006b7e:	603b      	str	r3, [r7, #0]
  return(result);
 8006b80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006b86:	f06f 0305 	mvn.w	r3, #5
 8006b8a:	607b      	str	r3, [r7, #4]
 8006b8c:	e00c      	b.n	8006ba8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006bb8 <osKernelInitialize+0x44>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d105      	bne.n	8006ba2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006b96:	4b08      	ldr	r3, [pc, #32]	@ (8006bb8 <osKernelInitialize+0x44>)
 8006b98:	2201      	movs	r2, #1
 8006b9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	607b      	str	r3, [r7, #4]
 8006ba0:	e002      	b.n	8006ba8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006ba8:	687b      	ldr	r3, [r7, #4]
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	24000244 	.word	0x24000244

08006bbc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bc2:	f3ef 8305 	mrs	r3, IPSR
 8006bc6:	603b      	str	r3, [r7, #0]
  return(result);
 8006bc8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006bce:	f06f 0305 	mvn.w	r3, #5
 8006bd2:	607b      	str	r3, [r7, #4]
 8006bd4:	e010      	b.n	8006bf8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c04 <osKernelStart+0x48>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d109      	bne.n	8006bf2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006bde:	f7ff ffbf 	bl	8006b60 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006be2:	4b08      	ldr	r3, [pc, #32]	@ (8006c04 <osKernelStart+0x48>)
 8006be4:	2202      	movs	r2, #2
 8006be6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006be8:	f001 fcd6 	bl	8008598 <vTaskStartScheduler>
      stat = osOK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	607b      	str	r3, [r7, #4]
 8006bf0:	e002      	b.n	8006bf8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006bf8:	687b      	ldr	r3, [r7, #4]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	24000244 	.word	0x24000244

08006c08 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08e      	sub	sp, #56	@ 0x38
 8006c0c:	af04      	add	r7, sp, #16
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006c14:	2300      	movs	r3, #0
 8006c16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c18:	f3ef 8305 	mrs	r3, IPSR
 8006c1c:	617b      	str	r3, [r7, #20]
  return(result);
 8006c1e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d17e      	bne.n	8006d22 <osThreadNew+0x11a>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d07b      	beq.n	8006d22 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006c2a:	2380      	movs	r3, #128	@ 0x80
 8006c2c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006c2e:	2318      	movs	r3, #24
 8006c30:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006c32:	2300      	movs	r3, #0
 8006c34:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006c36:	f04f 33ff 	mov.w	r3, #4294967295
 8006c3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d045      	beq.n	8006cce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <osThreadNew+0x48>
        name = attr->name;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	699b      	ldr	r3, [r3, #24]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d008      	beq.n	8006c76 <osThreadNew+0x6e>
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	2b38      	cmp	r3, #56	@ 0x38
 8006c68:	d805      	bhi.n	8006c76 <osThreadNew+0x6e>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <osThreadNew+0x72>
        return (NULL);
 8006c76:	2300      	movs	r3, #0
 8006c78:	e054      	b.n	8006d24 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	089b      	lsrs	r3, r3, #2
 8006c88:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00e      	beq.n	8006cb0 <osThreadNew+0xa8>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	2ba7      	cmp	r3, #167	@ 0xa7
 8006c98:	d90a      	bls.n	8006cb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d006      	beq.n	8006cb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d002      	beq.n	8006cb0 <osThreadNew+0xa8>
        mem = 1;
 8006caa:	2301      	movs	r3, #1
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	e010      	b.n	8006cd2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d10c      	bne.n	8006cd2 <osThreadNew+0xca>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d108      	bne.n	8006cd2 <osThreadNew+0xca>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <osThreadNew+0xca>
          mem = 0;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	61bb      	str	r3, [r7, #24]
 8006ccc:	e001      	b.n	8006cd2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d110      	bne.n	8006cfa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ce0:	9202      	str	r2, [sp, #8]
 8006ce2:	9301      	str	r3, [sp, #4]
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	6a3a      	ldr	r2, [r7, #32]
 8006cec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f001 fa5e 	bl	80081b0 <xTaskCreateStatic>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	613b      	str	r3, [r7, #16]
 8006cf8:	e013      	b.n	8006d22 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d110      	bne.n	8006d22 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	b29a      	uxth	r2, r3
 8006d04:	f107 0310 	add.w	r3, r7, #16
 8006d08:	9301      	str	r3, [sp, #4]
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d12:	68f8      	ldr	r0, [r7, #12]
 8006d14:	f001 faac 	bl	8008270 <xTaskCreate>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d001      	beq.n	8006d22 <osThreadNew+0x11a>
            hTask = NULL;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006d22:	693b      	ldr	r3, [r7, #16]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3728      	adds	r7, #40	@ 0x28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d34:	f3ef 8305 	mrs	r3, IPSR
 8006d38:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d3a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <osDelay+0x1c>
    stat = osErrorISR;
 8006d40:	f06f 0305 	mvn.w	r3, #5
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	e007      	b.n	8006d58 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f001 fbea 	bl	800852c <vTaskDelay>
    }
  }

  return (stat);
 8006d58:	68fb      	ldr	r3, [r7, #12]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4a07      	ldr	r2, [pc, #28]	@ (8006d90 <vApplicationGetIdleTaskMemory+0x2c>)
 8006d74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	4a06      	ldr	r2, [pc, #24]	@ (8006d94 <vApplicationGetIdleTaskMemory+0x30>)
 8006d7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2280      	movs	r2, #128	@ 0x80
 8006d80:	601a      	str	r2, [r3, #0]
}
 8006d82:	bf00      	nop
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	24000248 	.word	0x24000248
 8006d94:	240002f0 	.word	0x240002f0

08006d98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	4a07      	ldr	r2, [pc, #28]	@ (8006dc4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006da8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	4a06      	ldr	r2, [pc, #24]	@ (8006dc8 <vApplicationGetTimerTaskMemory+0x30>)
 8006dae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006db6:	601a      	str	r2, [r3, #0]
}
 8006db8:	bf00      	nop
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr
 8006dc4:	240004f0 	.word	0x240004f0
 8006dc8:	24000598 	.word	0x24000598

08006dcc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08a      	sub	sp, #40	@ 0x28
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006dd8:	f001 fc4e 	bl	8008678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ddc:	4b5c      	ldr	r3, [pc, #368]	@ (8006f50 <pvPortMalloc+0x184>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006de4:	f000 f924 	bl	8007030 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006de8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f54 <pvPortMalloc+0x188>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4013      	ands	r3, r2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f040 8095 	bne.w	8006f20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d01e      	beq.n	8006e3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4413      	add	r3, r2
 8006e02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d015      	beq.n	8006e3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f023 0307 	bic.w	r3, r3, #7
 8006e14:	3308      	adds	r3, #8
 8006e16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f003 0307 	and.w	r3, r3, #7
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00b      	beq.n	8006e3a <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	e7fd      	b.n	8006e36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d06f      	beq.n	8006f20 <pvPortMalloc+0x154>
 8006e40:	4b45      	ldr	r3, [pc, #276]	@ (8006f58 <pvPortMalloc+0x18c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d86a      	bhi.n	8006f20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e4a:	4b44      	ldr	r3, [pc, #272]	@ (8006f5c <pvPortMalloc+0x190>)
 8006e4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e4e:	4b43      	ldr	r3, [pc, #268]	@ (8006f5c <pvPortMalloc+0x190>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e54:	e004      	b.n	8006e60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d903      	bls.n	8006e72 <pvPortMalloc+0xa6>
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1f1      	bne.n	8006e56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e72:	4b37      	ldr	r3, [pc, #220]	@ (8006f50 <pvPortMalloc+0x184>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d051      	beq.n	8006f20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2208      	movs	r2, #8
 8006e82:	4413      	add	r3, r2
 8006e84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	685a      	ldr	r2, [r3, #4]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	1ad2      	subs	r2, r2, r3
 8006e96:	2308      	movs	r3, #8
 8006e98:	005b      	lsls	r3, r3, #1
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d920      	bls.n	8006ee0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	f003 0307 	and.w	r3, r3, #7
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00b      	beq.n	8006ec8 <pvPortMalloc+0xfc>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	613b      	str	r3, [r7, #16]
}
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	1ad2      	subs	r2, r2, r3
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006eda:	69b8      	ldr	r0, [r7, #24]
 8006edc:	f000 f90a 	bl	80070f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f58 <pvPortMalloc+0x18c>)
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	4a1b      	ldr	r2, [pc, #108]	@ (8006f58 <pvPortMalloc+0x18c>)
 8006eec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006eee:	4b1a      	ldr	r3, [pc, #104]	@ (8006f58 <pvPortMalloc+0x18c>)
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8006f60 <pvPortMalloc+0x194>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d203      	bcs.n	8006f02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006efa:	4b17      	ldr	r3, [pc, #92]	@ (8006f58 <pvPortMalloc+0x18c>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a18      	ldr	r2, [pc, #96]	@ (8006f60 <pvPortMalloc+0x194>)
 8006f00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4b13      	ldr	r3, [pc, #76]	@ (8006f54 <pvPortMalloc+0x188>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	431a      	orrs	r2, r3
 8006f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f12:	2200      	movs	r2, #0
 8006f14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006f16:	4b13      	ldr	r3, [pc, #76]	@ (8006f64 <pvPortMalloc+0x198>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	4a11      	ldr	r2, [pc, #68]	@ (8006f64 <pvPortMalloc+0x198>)
 8006f1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f20:	f001 fbb8 	bl	8008694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	f003 0307 	and.w	r3, r3, #7
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00b      	beq.n	8006f46 <pvPortMalloc+0x17a>
	__asm volatile
 8006f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	60fb      	str	r3, [r7, #12]
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	e7fd      	b.n	8006f42 <pvPortMalloc+0x176>
	return pvReturn;
 8006f46:	69fb      	ldr	r3, [r7, #28]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3728      	adds	r7, #40	@ 0x28
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	240045a0 	.word	0x240045a0
 8006f54:	240045b4 	.word	0x240045b4
 8006f58:	240045a4 	.word	0x240045a4
 8006f5c:	24004598 	.word	0x24004598
 8006f60:	240045a8 	.word	0x240045a8
 8006f64:	240045ac 	.word	0x240045ac

08006f68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d04f      	beq.n	800701a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f7a:	2308      	movs	r3, #8
 8006f7c:	425b      	negs	r3, r3
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	4413      	add	r3, r2
 8006f82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	4b25      	ldr	r3, [pc, #148]	@ (8007024 <vPortFree+0xbc>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4013      	ands	r3, r2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10b      	bne.n	8006fae <vPortFree+0x46>
	__asm volatile
 8006f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9a:	f383 8811 	msr	BASEPRI, r3
 8006f9e:	f3bf 8f6f 	isb	sy
 8006fa2:	f3bf 8f4f 	dsb	sy
 8006fa6:	60fb      	str	r3, [r7, #12]
}
 8006fa8:	bf00      	nop
 8006faa:	bf00      	nop
 8006fac:	e7fd      	b.n	8006faa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d00b      	beq.n	8006fce <vPortFree+0x66>
	__asm volatile
 8006fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
 8006fc6:	60bb      	str	r3, [r7, #8]
}
 8006fc8:	bf00      	nop
 8006fca:	bf00      	nop
 8006fcc:	e7fd      	b.n	8006fca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	685a      	ldr	r2, [r3, #4]
 8006fd2:	4b14      	ldr	r3, [pc, #80]	@ (8007024 <vPortFree+0xbc>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01e      	beq.n	800701a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d11a      	bne.n	800701a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8007024 <vPortFree+0xbc>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	43db      	mvns	r3, r3
 8006fee:	401a      	ands	r2, r3
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ff4:	f001 fb40 	bl	8008678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8007028 <vPortFree+0xc0>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4413      	add	r3, r2
 8007002:	4a09      	ldr	r2, [pc, #36]	@ (8007028 <vPortFree+0xc0>)
 8007004:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007006:	6938      	ldr	r0, [r7, #16]
 8007008:	f000 f874 	bl	80070f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800700c:	4b07      	ldr	r3, [pc, #28]	@ (800702c <vPortFree+0xc4>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3301      	adds	r3, #1
 8007012:	4a06      	ldr	r2, [pc, #24]	@ (800702c <vPortFree+0xc4>)
 8007014:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007016:	f001 fb3d 	bl	8008694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800701a:	bf00      	nop
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	240045b4 	.word	0x240045b4
 8007028:	240045a4 	.word	0x240045a4
 800702c:	240045b0 	.word	0x240045b0

08007030 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007036:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800703a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800703c:	4b27      	ldr	r3, [pc, #156]	@ (80070dc <prvHeapInit+0xac>)
 800703e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f003 0307 	and.w	r3, r3, #7
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00c      	beq.n	8007064 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	3307      	adds	r3, #7
 800704e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f023 0307 	bic.w	r3, r3, #7
 8007056:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	4a1f      	ldr	r2, [pc, #124]	@ (80070dc <prvHeapInit+0xac>)
 8007060:	4413      	add	r3, r2
 8007062:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007068:	4a1d      	ldr	r2, [pc, #116]	@ (80070e0 <prvHeapInit+0xb0>)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800706e:	4b1c      	ldr	r3, [pc, #112]	@ (80070e0 <prvHeapInit+0xb0>)
 8007070:	2200      	movs	r2, #0
 8007072:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	68ba      	ldr	r2, [r7, #8]
 8007078:	4413      	add	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800707c:	2208      	movs	r2, #8
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	1a9b      	subs	r3, r3, r2
 8007082:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f023 0307 	bic.w	r3, r3, #7
 800708a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4a15      	ldr	r2, [pc, #84]	@ (80070e4 <prvHeapInit+0xb4>)
 8007090:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007092:	4b14      	ldr	r3, [pc, #80]	@ (80070e4 <prvHeapInit+0xb4>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2200      	movs	r2, #0
 8007098:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800709a:	4b12      	ldr	r3, [pc, #72]	@ (80070e4 <prvHeapInit+0xb4>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	1ad2      	subs	r2, r2, r3
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070b0:	4b0c      	ldr	r3, [pc, #48]	@ (80070e4 <prvHeapInit+0xb4>)
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	4a0a      	ldr	r2, [pc, #40]	@ (80070e8 <prvHeapInit+0xb8>)
 80070be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	4a09      	ldr	r2, [pc, #36]	@ (80070ec <prvHeapInit+0xbc>)
 80070c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070c8:	4b09      	ldr	r3, [pc, #36]	@ (80070f0 <prvHeapInit+0xc0>)
 80070ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070ce:	601a      	str	r2, [r3, #0]
}
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	24000998 	.word	0x24000998
 80070e0:	24004598 	.word	0x24004598
 80070e4:	240045a0 	.word	0x240045a0
 80070e8:	240045a8 	.word	0x240045a8
 80070ec:	240045a4 	.word	0x240045a4
 80070f0:	240045b4 	.word	0x240045b4

080070f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80070fc:	4b28      	ldr	r3, [pc, #160]	@ (80071a0 <prvInsertBlockIntoFreeList+0xac>)
 80070fe:	60fb      	str	r3, [r7, #12]
 8007100:	e002      	b.n	8007108 <prvInsertBlockIntoFreeList+0x14>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	60fb      	str	r3, [r7, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	429a      	cmp	r2, r3
 8007110:	d8f7      	bhi.n	8007102 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	4413      	add	r3, r2
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d108      	bne.n	8007136 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	685a      	ldr	r2, [r3, #4]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	441a      	add	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	441a      	add	r2, r3
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	429a      	cmp	r2, r3
 8007148:	d118      	bne.n	800717c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	4b15      	ldr	r3, [pc, #84]	@ (80071a4 <prvInsertBlockIntoFreeList+0xb0>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d00d      	beq.n	8007172 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	441a      	add	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	601a      	str	r2, [r3, #0]
 8007170:	e008      	b.n	8007184 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007172:	4b0c      	ldr	r3, [pc, #48]	@ (80071a4 <prvInsertBlockIntoFreeList+0xb0>)
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	e003      	b.n	8007184 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	429a      	cmp	r2, r3
 800718a:	d002      	beq.n	8007192 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007192:	bf00      	nop
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	24004598 	.word	0x24004598
 80071a4:	240045a0 	.word	0x240045a0

080071a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f103 0208 	add.w	r2, r3, #8
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f04f 32ff 	mov.w	r2, #4294967295
 80071c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f103 0208 	add.w	r2, r3, #8
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f103 0208 	add.w	r2, r3, #8
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80071f6:	bf00      	nop
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007202:	b480      	push	{r7}
 8007204:	b085      	sub	sp, #20
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
 800720a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	683a      	ldr	r2, [r7, #0]
 8007226:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	1c5a      	adds	r2, r3, #1
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	601a      	str	r2, [r3, #0]
}
 800723e:	bf00      	nop
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800724a:	b480      	push	{r7}
 800724c:	b085      	sub	sp, #20
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007260:	d103      	bne.n	800726a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	60fb      	str	r3, [r7, #12]
 8007268:	e00c      	b.n	8007284 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	3308      	adds	r3, #8
 800726e:	60fb      	str	r3, [r7, #12]
 8007270:	e002      	b.n	8007278 <vListInsert+0x2e>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	429a      	cmp	r2, r3
 8007282:	d2f6      	bcs.n	8007272 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	683a      	ldr	r2, [r7, #0]
 800729e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	601a      	str	r2, [r3, #0]
}
 80072b0:	bf00      	nop
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	6892      	ldr	r2, [r2, #8]
 80072d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	6852      	ldr	r2, [r2, #4]
 80072dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d103      	bne.n	80072f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	1e5a      	subs	r2, r3, #1
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	3b04      	subs	r3, #4
 8007320:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007328:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	3b04      	subs	r3, #4
 800732e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f023 0201 	bic.w	r2, r3, #1
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3b04      	subs	r3, #4
 800733e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007340:	4a0c      	ldr	r2, [pc, #48]	@ (8007374 <pxPortInitialiseStack+0x64>)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3b14      	subs	r3, #20
 800734a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	3b04      	subs	r3, #4
 8007356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f06f 0202 	mvn.w	r2, #2
 800735e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	3b20      	subs	r3, #32
 8007364:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007366:	68fb      	ldr	r3, [r7, #12]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	08007379 	.word	0x08007379

08007378 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007382:	4b13      	ldr	r3, [pc, #76]	@ (80073d0 <prvTaskExitError+0x58>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800738a:	d00b      	beq.n	80073a4 <prvTaskExitError+0x2c>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	60fb      	str	r3, [r7, #12]
}
 800739e:	bf00      	nop
 80073a0:	bf00      	nop
 80073a2:	e7fd      	b.n	80073a0 <prvTaskExitError+0x28>
	__asm volatile
 80073a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a8:	f383 8811 	msr	BASEPRI, r3
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	60bb      	str	r3, [r7, #8]
}
 80073b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80073b8:	bf00      	nop
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d0fc      	beq.n	80073ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073c0:	bf00      	nop
 80073c2:	bf00      	nop
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	24000010 	.word	0x24000010
	...

080073e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073e0:	4b07      	ldr	r3, [pc, #28]	@ (8007400 <pxCurrentTCBConst2>)
 80073e2:	6819      	ldr	r1, [r3, #0]
 80073e4:	6808      	ldr	r0, [r1, #0]
 80073e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ea:	f380 8809 	msr	PSP, r0
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f04f 0000 	mov.w	r0, #0
 80073f6:	f380 8811 	msr	BASEPRI, r0
 80073fa:	4770      	bx	lr
 80073fc:	f3af 8000 	nop.w

08007400 <pxCurrentTCBConst2>:
 8007400:	24004600 	.word	0x24004600
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop

08007408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007408:	4808      	ldr	r0, [pc, #32]	@ (800742c <prvPortStartFirstTask+0x24>)
 800740a:	6800      	ldr	r0, [r0, #0]
 800740c:	6800      	ldr	r0, [r0, #0]
 800740e:	f380 8808 	msr	MSP, r0
 8007412:	f04f 0000 	mov.w	r0, #0
 8007416:	f380 8814 	msr	CONTROL, r0
 800741a:	b662      	cpsie	i
 800741c:	b661      	cpsie	f
 800741e:	f3bf 8f4f 	dsb	sy
 8007422:	f3bf 8f6f 	isb	sy
 8007426:	df00      	svc	0
 8007428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800742a:	bf00      	nop
 800742c:	e000ed08 	.word	0xe000ed08

08007430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007436:	4b47      	ldr	r3, [pc, #284]	@ (8007554 <xPortStartScheduler+0x124>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a47      	ldr	r2, [pc, #284]	@ (8007558 <xPortStartScheduler+0x128>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d10b      	bne.n	8007458 <xPortStartScheduler+0x28>
	__asm volatile
 8007440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007444:	f383 8811 	msr	BASEPRI, r3
 8007448:	f3bf 8f6f 	isb	sy
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	60fb      	str	r3, [r7, #12]
}
 8007452:	bf00      	nop
 8007454:	bf00      	nop
 8007456:	e7fd      	b.n	8007454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007458:	4b3e      	ldr	r3, [pc, #248]	@ (8007554 <xPortStartScheduler+0x124>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a3f      	ldr	r2, [pc, #252]	@ (800755c <xPortStartScheduler+0x12c>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d10b      	bne.n	800747a <xPortStartScheduler+0x4a>
	__asm volatile
 8007462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	613b      	str	r3, [r7, #16]
}
 8007474:	bf00      	nop
 8007476:	bf00      	nop
 8007478:	e7fd      	b.n	8007476 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800747a:	4b39      	ldr	r3, [pc, #228]	@ (8007560 <xPortStartScheduler+0x130>)
 800747c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	b2db      	uxtb	r3, r3
 8007484:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	22ff      	movs	r2, #255	@ 0xff
 800748a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	b2db      	uxtb	r3, r3
 8007492:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007494:	78fb      	ldrb	r3, [r7, #3]
 8007496:	b2db      	uxtb	r3, r3
 8007498:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800749c:	b2da      	uxtb	r2, r3
 800749e:	4b31      	ldr	r3, [pc, #196]	@ (8007564 <xPortStartScheduler+0x134>)
 80074a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80074a2:	4b31      	ldr	r3, [pc, #196]	@ (8007568 <xPortStartScheduler+0x138>)
 80074a4:	2207      	movs	r2, #7
 80074a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074a8:	e009      	b.n	80074be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80074aa:	4b2f      	ldr	r3, [pc, #188]	@ (8007568 <xPortStartScheduler+0x138>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3b01      	subs	r3, #1
 80074b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007568 <xPortStartScheduler+0x138>)
 80074b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80074b4:	78fb      	ldrb	r3, [r7, #3]
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	005b      	lsls	r3, r3, #1
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074be:	78fb      	ldrb	r3, [r7, #3]
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c6:	2b80      	cmp	r3, #128	@ 0x80
 80074c8:	d0ef      	beq.n	80074aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80074ca:	4b27      	ldr	r3, [pc, #156]	@ (8007568 <xPortStartScheduler+0x138>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f1c3 0307 	rsb	r3, r3, #7
 80074d2:	2b04      	cmp	r3, #4
 80074d4:	d00b      	beq.n	80074ee <xPortStartScheduler+0xbe>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	60bb      	str	r3, [r7, #8]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074ee:	4b1e      	ldr	r3, [pc, #120]	@ (8007568 <xPortStartScheduler+0x138>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	021b      	lsls	r3, r3, #8
 80074f4:	4a1c      	ldr	r2, [pc, #112]	@ (8007568 <xPortStartScheduler+0x138>)
 80074f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007568 <xPortStartScheduler+0x138>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007500:	4a19      	ldr	r2, [pc, #100]	@ (8007568 <xPortStartScheduler+0x138>)
 8007502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	b2da      	uxtb	r2, r3
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800750c:	4b17      	ldr	r3, [pc, #92]	@ (800756c <xPortStartScheduler+0x13c>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a16      	ldr	r2, [pc, #88]	@ (800756c <xPortStartScheduler+0x13c>)
 8007512:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007518:	4b14      	ldr	r3, [pc, #80]	@ (800756c <xPortStartScheduler+0x13c>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a13      	ldr	r2, [pc, #76]	@ (800756c <xPortStartScheduler+0x13c>)
 800751e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007524:	f000 f8da 	bl	80076dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007528:	4b11      	ldr	r3, [pc, #68]	@ (8007570 <xPortStartScheduler+0x140>)
 800752a:	2200      	movs	r2, #0
 800752c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800752e:	f000 f8f9 	bl	8007724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007532:	4b10      	ldr	r3, [pc, #64]	@ (8007574 <xPortStartScheduler+0x144>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a0f      	ldr	r2, [pc, #60]	@ (8007574 <xPortStartScheduler+0x144>)
 8007538:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800753c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800753e:	f7ff ff63 	bl	8007408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007542:	f001 fa0f 	bl	8008964 <vTaskSwitchContext>
	prvTaskExitError();
 8007546:	f7ff ff17 	bl	8007378 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	3718      	adds	r7, #24
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	e000ed00 	.word	0xe000ed00
 8007558:	410fc271 	.word	0x410fc271
 800755c:	410fc270 	.word	0x410fc270
 8007560:	e000e400 	.word	0xe000e400
 8007564:	240045b8 	.word	0x240045b8
 8007568:	240045bc 	.word	0x240045bc
 800756c:	e000ed20 	.word	0xe000ed20
 8007570:	24000010 	.word	0x24000010
 8007574:	e000ef34 	.word	0xe000ef34

08007578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	607b      	str	r3, [r7, #4]
}
 8007590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007592:	4b10      	ldr	r3, [pc, #64]	@ (80075d4 <vPortEnterCritical+0x5c>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	3301      	adds	r3, #1
 8007598:	4a0e      	ldr	r2, [pc, #56]	@ (80075d4 <vPortEnterCritical+0x5c>)
 800759a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800759c:	4b0d      	ldr	r3, [pc, #52]	@ (80075d4 <vPortEnterCritical+0x5c>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d110      	bne.n	80075c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80075a4:	4b0c      	ldr	r3, [pc, #48]	@ (80075d8 <vPortEnterCritical+0x60>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00b      	beq.n	80075c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80075ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b2:	f383 8811 	msr	BASEPRI, r3
 80075b6:	f3bf 8f6f 	isb	sy
 80075ba:	f3bf 8f4f 	dsb	sy
 80075be:	603b      	str	r3, [r7, #0]
}
 80075c0:	bf00      	nop
 80075c2:	bf00      	nop
 80075c4:	e7fd      	b.n	80075c2 <vPortEnterCritical+0x4a>
	}
}
 80075c6:	bf00      	nop
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	24000010 	.word	0x24000010
 80075d8:	e000ed04 	.word	0xe000ed04

080075dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075e2:	4b12      	ldr	r3, [pc, #72]	@ (800762c <vPortExitCritical+0x50>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10b      	bne.n	8007602 <vPortExitCritical+0x26>
	__asm volatile
 80075ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ee:	f383 8811 	msr	BASEPRI, r3
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	607b      	str	r3, [r7, #4]
}
 80075fc:	bf00      	nop
 80075fe:	bf00      	nop
 8007600:	e7fd      	b.n	80075fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007602:	4b0a      	ldr	r3, [pc, #40]	@ (800762c <vPortExitCritical+0x50>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3b01      	subs	r3, #1
 8007608:	4a08      	ldr	r2, [pc, #32]	@ (800762c <vPortExitCritical+0x50>)
 800760a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800760c:	4b07      	ldr	r3, [pc, #28]	@ (800762c <vPortExitCritical+0x50>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d105      	bne.n	8007620 <vPortExitCritical+0x44>
 8007614:	2300      	movs	r3, #0
 8007616:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800761e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr
 800762c:	24000010 	.word	0x24000010

08007630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007630:	f3ef 8009 	mrs	r0, PSP
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	4b15      	ldr	r3, [pc, #84]	@ (8007690 <pxCurrentTCBConst>)
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	f01e 0f10 	tst.w	lr, #16
 8007640:	bf08      	it	eq
 8007642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764a:	6010      	str	r0, [r2, #0]
 800764c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007654:	f380 8811 	msr	BASEPRI, r0
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	f3bf 8f6f 	isb	sy
 8007660:	f001 f980 	bl	8008964 <vTaskSwitchContext>
 8007664:	f04f 0000 	mov.w	r0, #0
 8007668:	f380 8811 	msr	BASEPRI, r0
 800766c:	bc09      	pop	{r0, r3}
 800766e:	6819      	ldr	r1, [r3, #0]
 8007670:	6808      	ldr	r0, [r1, #0]
 8007672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007676:	f01e 0f10 	tst.w	lr, #16
 800767a:	bf08      	it	eq
 800767c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007680:	f380 8809 	msr	PSP, r0
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	f3af 8000 	nop.w

08007690 <pxCurrentTCBConst>:
 8007690:	24004600 	.word	0x24004600
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007694:	bf00      	nop
 8007696:	bf00      	nop

08007698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	607b      	str	r3, [r7, #4]
}
 80076b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076b2:	f001 f89d 	bl	80087f0 <xTaskIncrementTick>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d003      	beq.n	80076c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076bc:	4b06      	ldr	r3, [pc, #24]	@ (80076d8 <xPortSysTickHandler+0x40>)
 80076be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	2300      	movs	r3, #0
 80076c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	f383 8811 	msr	BASEPRI, r3
}
 80076ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80076d0:	bf00      	nop
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	e000ed04 	.word	0xe000ed04

080076dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076dc:	b480      	push	{r7}
 80076de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007710 <vPortSetupTimerInterrupt+0x34>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007714 <vPortSetupTimerInterrupt+0x38>)
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007718 <vPortSetupTimerInterrupt+0x3c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a0a      	ldr	r2, [pc, #40]	@ (800771c <vPortSetupTimerInterrupt+0x40>)
 80076f2:	fba2 2303 	umull	r2, r3, r2, r3
 80076f6:	099b      	lsrs	r3, r3, #6
 80076f8:	4a09      	ldr	r2, [pc, #36]	@ (8007720 <vPortSetupTimerInterrupt+0x44>)
 80076fa:	3b01      	subs	r3, #1
 80076fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076fe:	4b04      	ldr	r3, [pc, #16]	@ (8007710 <vPortSetupTimerInterrupt+0x34>)
 8007700:	2207      	movs	r2, #7
 8007702:	601a      	str	r2, [r3, #0]
}
 8007704:	bf00      	nop
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	e000e010 	.word	0xe000e010
 8007714:	e000e018 	.word	0xe000e018
 8007718:	24000000 	.word	0x24000000
 800771c:	10624dd3 	.word	0x10624dd3
 8007720:	e000e014 	.word	0xe000e014

08007724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007734 <vPortEnableVFP+0x10>
 8007728:	6801      	ldr	r1, [r0, #0]
 800772a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800772e:	6001      	str	r1, [r0, #0]
 8007730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007732:	bf00      	nop
 8007734:	e000ed88 	.word	0xe000ed88

08007738 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800773e:	f3ef 8305 	mrs	r3, IPSR
 8007742:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2b0f      	cmp	r3, #15
 8007748:	d915      	bls.n	8007776 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800774a:	4a18      	ldr	r2, [pc, #96]	@ (80077ac <vPortValidateInterruptPriority+0x74>)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	781b      	ldrb	r3, [r3, #0]
 8007752:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007754:	4b16      	ldr	r3, [pc, #88]	@ (80077b0 <vPortValidateInterruptPriority+0x78>)
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	7afa      	ldrb	r2, [r7, #11]
 800775a:	429a      	cmp	r2, r3
 800775c:	d20b      	bcs.n	8007776 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800775e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007762:	f383 8811 	msr	BASEPRI, r3
 8007766:	f3bf 8f6f 	isb	sy
 800776a:	f3bf 8f4f 	dsb	sy
 800776e:	607b      	str	r3, [r7, #4]
}
 8007770:	bf00      	nop
 8007772:	bf00      	nop
 8007774:	e7fd      	b.n	8007772 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007776:	4b0f      	ldr	r3, [pc, #60]	@ (80077b4 <vPortValidateInterruptPriority+0x7c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800777e:	4b0e      	ldr	r3, [pc, #56]	@ (80077b8 <vPortValidateInterruptPriority+0x80>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d90b      	bls.n	800779e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	603b      	str	r3, [r7, #0]
}
 8007798:	bf00      	nop
 800779a:	bf00      	nop
 800779c:	e7fd      	b.n	800779a <vPortValidateInterruptPriority+0x62>
	}
 800779e:	bf00      	nop
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	e000e3f0 	.word	0xe000e3f0
 80077b0:	240045b8 	.word	0x240045b8
 80077b4:	e000ed0c 	.word	0xe000ed0c
 80077b8:	240045bc 	.word	0x240045bc

080077bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10b      	bne.n	80077e8 <xQueueGenericReset+0x2c>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	60bb      	str	r3, [r7, #8]
}
 80077e2:	bf00      	nop
 80077e4:	bf00      	nop
 80077e6:	e7fd      	b.n	80077e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077e8:	f7ff fec6 	bl	8007578 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077f4:	68f9      	ldr	r1, [r7, #12]
 80077f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077f8:	fb01 f303 	mul.w	r3, r1, r3
 80077fc:	441a      	add	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007818:	3b01      	subs	r3, #1
 800781a:	68f9      	ldr	r1, [r7, #12]
 800781c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800781e:	fb01 f303 	mul.w	r3, r1, r3
 8007822:	441a      	add	r2, r3
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	22ff      	movs	r2, #255	@ 0xff
 800782c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	22ff      	movs	r2, #255	@ 0xff
 8007834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d114      	bne.n	8007868 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d01a      	beq.n	800787c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3310      	adds	r3, #16
 800784a:	4618      	mov	r0, r3
 800784c:	f001 f942 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d012      	beq.n	800787c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007856:	4b0d      	ldr	r3, [pc, #52]	@ (800788c <xQueueGenericReset+0xd0>)
 8007858:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800785c:	601a      	str	r2, [r3, #0]
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	e009      	b.n	800787c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	3310      	adds	r3, #16
 800786c:	4618      	mov	r0, r3
 800786e:	f7ff fc9b 	bl	80071a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	3324      	adds	r3, #36	@ 0x24
 8007876:	4618      	mov	r0, r3
 8007878:	f7ff fc96 	bl	80071a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800787c:	f7ff feae 	bl	80075dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007880:	2301      	movs	r3, #1
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08e      	sub	sp, #56	@ 0x38
 8007894:	af02      	add	r7, sp, #8
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078b6:	bf00      	nop
 80078b8:	bf00      	nop
 80078ba:	e7fd      	b.n	80078b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10b      	bne.n	80078da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <xQueueGenericCreateStatic+0x56>
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <xQueueGenericCreateStatic+0x5a>
 80078e6:	2301      	movs	r3, #1
 80078e8:	e000      	b.n	80078ec <xQueueGenericCreateStatic+0x5c>
 80078ea:	2300      	movs	r3, #0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	623b      	str	r3, [r7, #32]
}
 8007902:	bf00      	nop
 8007904:	bf00      	nop
 8007906:	e7fd      	b.n	8007904 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d102      	bne.n	8007914 <xQueueGenericCreateStatic+0x84>
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <xQueueGenericCreateStatic+0x88>
 8007914:	2301      	movs	r3, #1
 8007916:	e000      	b.n	800791a <xQueueGenericCreateStatic+0x8a>
 8007918:	2300      	movs	r3, #0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	61fb      	str	r3, [r7, #28]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007936:	2350      	movs	r3, #80	@ 0x50
 8007938:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	2b50      	cmp	r3, #80	@ 0x50
 800793e:	d00b      	beq.n	8007958 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	61bb      	str	r3, [r7, #24]
}
 8007952:	bf00      	nop
 8007954:	bf00      	nop
 8007956:	e7fd      	b.n	8007954 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007958:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00d      	beq.n	8007980 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007966:	2201      	movs	r2, #1
 8007968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800796c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	4613      	mov	r3, r2
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 f805 	bl	800798a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007982:	4618      	mov	r0, r3
 8007984:	3730      	adds	r7, #48	@ 0x30
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b084      	sub	sp, #16
 800798e:	af00      	add	r7, sp, #0
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	60b9      	str	r1, [r7, #8]
 8007994:	607a      	str	r2, [r7, #4]
 8007996:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d103      	bne.n	80079a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	69ba      	ldr	r2, [r7, #24]
 80079a2:	601a      	str	r2, [r3, #0]
 80079a4:	e002      	b.n	80079ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079b8:	2101      	movs	r1, #1
 80079ba:	69b8      	ldr	r0, [r7, #24]
 80079bc:	f7ff fefe 	bl	80077bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	78fa      	ldrb	r2, [r7, #3]
 80079c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80079c8:	bf00      	nop
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08e      	sub	sp, #56	@ 0x38
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80079de:	2300      	movs	r3, #0
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80079e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10b      	bne.n	8007a04 <xQueueGenericSend+0x34>
	__asm volatile
 80079ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f0:	f383 8811 	msr	BASEPRI, r3
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079fe:	bf00      	nop
 8007a00:	bf00      	nop
 8007a02:	e7fd      	b.n	8007a00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d103      	bne.n	8007a12 <xQueueGenericSend+0x42>
 8007a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <xQueueGenericSend+0x46>
 8007a12:	2301      	movs	r3, #1
 8007a14:	e000      	b.n	8007a18 <xQueueGenericSend+0x48>
 8007a16:	2300      	movs	r3, #0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d10b      	bne.n	8007a34 <xQueueGenericSend+0x64>
	__asm volatile
 8007a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a2e:	bf00      	nop
 8007a30:	bf00      	nop
 8007a32:	e7fd      	b.n	8007a30 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d103      	bne.n	8007a42 <xQueueGenericSend+0x72>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d101      	bne.n	8007a46 <xQueueGenericSend+0x76>
 8007a42:	2301      	movs	r3, #1
 8007a44:	e000      	b.n	8007a48 <xQueueGenericSend+0x78>
 8007a46:	2300      	movs	r3, #0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10b      	bne.n	8007a64 <xQueueGenericSend+0x94>
	__asm volatile
 8007a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a50:	f383 8811 	msr	BASEPRI, r3
 8007a54:	f3bf 8f6f 	isb	sy
 8007a58:	f3bf 8f4f 	dsb	sy
 8007a5c:	623b      	str	r3, [r7, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	bf00      	nop
 8007a62:	e7fd      	b.n	8007a60 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a64:	f001 f9fc 	bl	8008e60 <xTaskGetSchedulerState>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d102      	bne.n	8007a74 <xQueueGenericSend+0xa4>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d101      	bne.n	8007a78 <xQueueGenericSend+0xa8>
 8007a74:	2301      	movs	r3, #1
 8007a76:	e000      	b.n	8007a7a <xQueueGenericSend+0xaa>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10b      	bne.n	8007a96 <xQueueGenericSend+0xc6>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	61fb      	str	r3, [r7, #28]
}
 8007a90:	bf00      	nop
 8007a92:	bf00      	nop
 8007a94:	e7fd      	b.n	8007a92 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a96:	f7ff fd6f 	bl	8007578 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d302      	bcc.n	8007aac <xQueueGenericSend+0xdc>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d129      	bne.n	8007b00 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	68b9      	ldr	r1, [r7, #8]
 8007ab0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ab2:	f000 fa0f 	bl	8007ed4 <prvCopyDataToQueue>
 8007ab6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d010      	beq.n	8007ae2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac2:	3324      	adds	r3, #36	@ 0x24
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f001 f805 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d013      	beq.n	8007af8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ad0:	4b3f      	ldr	r3, [pc, #252]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	f3bf 8f4f 	dsb	sy
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	e00a      	b.n	8007af8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d007      	beq.n	8007af8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ae8:	4b39      	ldr	r3, [pc, #228]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007af8:	f7ff fd70 	bl	80075dc <vPortExitCritical>
				return pdPASS;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e063      	b.n	8007bc8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d103      	bne.n	8007b0e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b06:	f7ff fd69 	bl	80075dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e05c      	b.n	8007bc8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d106      	bne.n	8007b22 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b14:	f107 0314 	add.w	r3, r7, #20
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f001 f83f 	bl	8008b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b22:	f7ff fd5b 	bl	80075dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b26:	f000 fda7 	bl	8008678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b2a:	f7ff fd25 	bl	8007578 <vPortEnterCritical>
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b34:	b25b      	sxtb	r3, r3
 8007b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3a:	d103      	bne.n	8007b44 <xQueueGenericSend+0x174>
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b4a:	b25b      	sxtb	r3, r3
 8007b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b50:	d103      	bne.n	8007b5a <xQueueGenericSend+0x18a>
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b5a:	f7ff fd3f 	bl	80075dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b5e:	1d3a      	adds	r2, r7, #4
 8007b60:	f107 0314 	add.w	r3, r7, #20
 8007b64:	4611      	mov	r1, r2
 8007b66:	4618      	mov	r0, r3
 8007b68:	f001 f82e 	bl	8008bc8 <xTaskCheckForTimeOut>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d124      	bne.n	8007bbc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b74:	f000 faa6 	bl	80080c4 <prvIsQueueFull>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d018      	beq.n	8007bb0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b80:	3310      	adds	r3, #16
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	4611      	mov	r1, r2
 8007b86:	4618      	mov	r0, r3
 8007b88:	f000 ff52 	bl	8008a30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b8e:	f000 fa31 	bl	8007ff4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b92:	f000 fd7f 	bl	8008694 <xTaskResumeAll>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f47f af7c 	bne.w	8007a96 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd0 <xQueueGenericSend+0x200>)
 8007ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	e772      	b.n	8007a96 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bb2:	f000 fa1f 	bl	8007ff4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bb6:	f000 fd6d 	bl	8008694 <xTaskResumeAll>
 8007bba:	e76c      	b.n	8007a96 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bbe:	f000 fa19 	bl	8007ff4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bc2:	f000 fd67 	bl	8008694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007bc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3738      	adds	r7, #56	@ 0x38
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	e000ed04 	.word	0xe000ed04

08007bd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b090      	sub	sp, #64	@ 0x40
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
 8007be0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10b      	bne.n	8007c04 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d103      	bne.n	8007c12 <xQueueGenericSendFromISR+0x3e>
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <xQueueGenericSendFromISR+0x42>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <xQueueGenericSendFromISR+0x44>
 8007c16:	2300      	movs	r3, #0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d10b      	bne.n	8007c34 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c2e:	bf00      	nop
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d103      	bne.n	8007c42 <xQueueGenericSendFromISR+0x6e>
 8007c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d101      	bne.n	8007c46 <xQueueGenericSendFromISR+0x72>
 8007c42:	2301      	movs	r3, #1
 8007c44:	e000      	b.n	8007c48 <xQueueGenericSendFromISR+0x74>
 8007c46:	2300      	movs	r3, #0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10b      	bne.n	8007c64 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c50:	f383 8811 	msr	BASEPRI, r3
 8007c54:	f3bf 8f6f 	isb	sy
 8007c58:	f3bf 8f4f 	dsb	sy
 8007c5c:	623b      	str	r3, [r7, #32]
}
 8007c5e:	bf00      	nop
 8007c60:	bf00      	nop
 8007c62:	e7fd      	b.n	8007c60 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c64:	f7ff fd68 	bl	8007738 <vPortValidateInterruptPriority>
	__asm volatile
 8007c68:	f3ef 8211 	mrs	r2, BASEPRI
 8007c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	61fa      	str	r2, [r7, #28]
 8007c7e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007c80:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c82:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d302      	bcc.n	8007c96 <xQueueGenericSendFromISR+0xc2>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d12f      	bne.n	8007cf6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	68b9      	ldr	r1, [r7, #8]
 8007caa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007cac:	f000 f912 	bl	8007ed4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cb0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb8:	d112      	bne.n	8007ce0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d016      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc4:	3324      	adds	r3, #36	@ 0x24
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f000 ff04 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00e      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00b      	beq.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	601a      	str	r2, [r3, #0]
 8007cde:	e007      	b.n	8007cf0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ce0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	b25a      	sxtb	r2, r3
 8007cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007cf4:	e001      	b.n	8007cfa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfc:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f383 8811 	msr	BASEPRI, r3
}
 8007d04:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3740      	adds	r7, #64	@ 0x40
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b08c      	sub	sp, #48	@ 0x30
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10b      	bne.n	8007d42 <xQueueReceive+0x32>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	623b      	str	r3, [r7, #32]
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	e7fd      	b.n	8007d3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d103      	bne.n	8007d50 <xQueueReceive+0x40>
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d101      	bne.n	8007d54 <xQueueReceive+0x44>
 8007d50:	2301      	movs	r3, #1
 8007d52:	e000      	b.n	8007d56 <xQueueReceive+0x46>
 8007d54:	2300      	movs	r3, #0
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10b      	bne.n	8007d72 <xQueueReceive+0x62>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	61fb      	str	r3, [r7, #28]
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	e7fd      	b.n	8007d6e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d72:	f001 f875 	bl	8008e60 <xTaskGetSchedulerState>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d102      	bne.n	8007d82 <xQueueReceive+0x72>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <xQueueReceive+0x76>
 8007d82:	2301      	movs	r3, #1
 8007d84:	e000      	b.n	8007d88 <xQueueReceive+0x78>
 8007d86:	2300      	movs	r3, #0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <xQueueReceive+0x94>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d90:	f383 8811 	msr	BASEPRI, r3
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	61bb      	str	r3, [r7, #24]
}
 8007d9e:	bf00      	nop
 8007da0:	bf00      	nop
 8007da2:	e7fd      	b.n	8007da0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007da4:	f7ff fbe8 	bl	8007578 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d01f      	beq.n	8007df4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007db4:	68b9      	ldr	r1, [r7, #8]
 8007db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007db8:	f000 f8f6 	bl	8007fa8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbe:	1e5a      	subs	r2, r3, #1
 8007dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00f      	beq.n	8007dec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dce:	3310      	adds	r3, #16
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f000 fe7f 	bl	8008ad4 <xTaskRemoveFromEventList>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d007      	beq.n	8007dec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8007ed0 <xQueueReceive+0x1c0>)
 8007dde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007de2:	601a      	str	r2, [r3, #0]
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007dec:	f7ff fbf6 	bl	80075dc <vPortExitCritical>
				return pdPASS;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e069      	b.n	8007ec8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d103      	bne.n	8007e02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dfa:	f7ff fbef 	bl	80075dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e062      	b.n	8007ec8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d106      	bne.n	8007e16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e08:	f107 0310 	add.w	r3, r7, #16
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f000 fec5 	bl	8008b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e12:	2301      	movs	r3, #1
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e16:	f7ff fbe1 	bl	80075dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e1a:	f000 fc2d 	bl	8008678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e1e:	f7ff fbab 	bl	8007578 <vPortEnterCritical>
 8007e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e28:	b25b      	sxtb	r3, r3
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2e:	d103      	bne.n	8007e38 <xQueueReceive+0x128>
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e3e:	b25b      	sxtb	r3, r3
 8007e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e44:	d103      	bne.n	8007e4e <xQueueReceive+0x13e>
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e4e:	f7ff fbc5 	bl	80075dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e52:	1d3a      	adds	r2, r7, #4
 8007e54:	f107 0310 	add.w	r3, r7, #16
 8007e58:	4611      	mov	r1, r2
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 feb4 	bl	8008bc8 <xTaskCheckForTimeOut>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d123      	bne.n	8007eae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e68:	f000 f916 	bl	8008098 <prvIsQueueEmpty>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d017      	beq.n	8007ea2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	3324      	adds	r3, #36	@ 0x24
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	4611      	mov	r1, r2
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f000 fdd8 	bl	8008a30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e82:	f000 f8b7 	bl	8007ff4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e86:	f000 fc05 	bl	8008694 <xTaskResumeAll>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d189      	bne.n	8007da4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007e90:	4b0f      	ldr	r3, [pc, #60]	@ (8007ed0 <xQueueReceive+0x1c0>)
 8007e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	e780      	b.n	8007da4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ea4:	f000 f8a6 	bl	8007ff4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ea8:	f000 fbf4 	bl	8008694 <xTaskResumeAll>
 8007eac:	e77a      	b.n	8007da4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eb0:	f000 f8a0 	bl	8007ff4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007eb4:	f000 fbee 	bl	8008694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007eb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eba:	f000 f8ed 	bl	8008098 <prvIsQueueEmpty>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f43f af6f 	beq.w	8007da4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ec6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3730      	adds	r7, #48	@ 0x30
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	e000ed04 	.word	0xe000ed04

08007ed4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b086      	sub	sp, #24
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10d      	bne.n	8007f0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d14d      	bne.n	8007f96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	4618      	mov	r0, r3
 8007f00:	f000 ffcc 	bl	8008e9c <xTaskPriorityDisinherit>
 8007f04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	609a      	str	r2, [r3, #8]
 8007f0c:	e043      	b.n	8007f96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d119      	bne.n	8007f48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6858      	ldr	r0, [r3, #4]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	68b9      	ldr	r1, [r7, #8]
 8007f20:	f001 fc66 	bl	80097f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f2c:	441a      	add	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	685a      	ldr	r2, [r3, #4]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d32b      	bcc.n	8007f96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	605a      	str	r2, [r3, #4]
 8007f46:	e026      	b.n	8007f96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	68d8      	ldr	r0, [r3, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f50:	461a      	mov	r2, r3
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	f001 fc4c 	bl	80097f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f60:	425b      	negs	r3, r3
 8007f62:	441a      	add	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	68da      	ldr	r2, [r3, #12]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d207      	bcs.n	8007f84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7c:	425b      	negs	r3, r3
 8007f7e:	441a      	add	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d105      	bne.n	8007f96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	1c5a      	adds	r2, r3, #1
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007f9e:	697b      	ldr	r3, [r7, #20]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d018      	beq.n	8007fec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc2:	441a      	add	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	68da      	ldr	r2, [r3, #12]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d303      	bcc.n	8007fdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68d9      	ldr	r1, [r3, #12]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6838      	ldr	r0, [r7, #0]
 8007fe8:	f001 fc02 	bl	80097f0 <memcpy>
	}
}
 8007fec:	bf00      	nop
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007ffc:	f7ff fabc 	bl	8007578 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008006:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008008:	e011      	b.n	800802e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800e:	2b00      	cmp	r3, #0
 8008010:	d012      	beq.n	8008038 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3324      	adds	r3, #36	@ 0x24
 8008016:	4618      	mov	r0, r3
 8008018:	f000 fd5c 	bl	8008ad4 <xTaskRemoveFromEventList>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008022:	f000 fe35 	bl	8008c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008026:	7bfb      	ldrb	r3, [r7, #15]
 8008028:	3b01      	subs	r3, #1
 800802a:	b2db      	uxtb	r3, r3
 800802c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800802e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008032:	2b00      	cmp	r3, #0
 8008034:	dce9      	bgt.n	800800a <prvUnlockQueue+0x16>
 8008036:	e000      	b.n	800803a <prvUnlockQueue+0x46>
					break;
 8008038:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	22ff      	movs	r2, #255	@ 0xff
 800803e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008042:	f7ff facb 	bl	80075dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008046:	f7ff fa97 	bl	8007578 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008050:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008052:	e011      	b.n	8008078 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d012      	beq.n	8008082 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3310      	adds	r3, #16
 8008060:	4618      	mov	r0, r3
 8008062:	f000 fd37 	bl	8008ad4 <xTaskRemoveFromEventList>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d001      	beq.n	8008070 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800806c:	f000 fe10 	bl	8008c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008070:	7bbb      	ldrb	r3, [r7, #14]
 8008072:	3b01      	subs	r3, #1
 8008074:	b2db      	uxtb	r3, r3
 8008076:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008078:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800807c:	2b00      	cmp	r3, #0
 800807e:	dce9      	bgt.n	8008054 <prvUnlockQueue+0x60>
 8008080:	e000      	b.n	8008084 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008082:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	22ff      	movs	r2, #255	@ 0xff
 8008088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800808c:	f7ff faa6 	bl	80075dc <vPortExitCritical>
}
 8008090:	bf00      	nop
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080a0:	f7ff fa6a 	bl	8007578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	e001      	b.n	80080b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80080b2:	2300      	movs	r3, #0
 80080b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80080b6:	f7ff fa91 	bl	80075dc <vPortExitCritical>

	return xReturn;
 80080ba:	68fb      	ldr	r3, [r7, #12]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080cc:	f7ff fa54 	bl	8007578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d8:	429a      	cmp	r2, r3
 80080da:	d102      	bne.n	80080e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80080dc:	2301      	movs	r3, #1
 80080de:	60fb      	str	r3, [r7, #12]
 80080e0:	e001      	b.n	80080e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80080e6:	f7ff fa79 	bl	80075dc <vPortExitCritical>

	return xReturn;
 80080ea:	68fb      	ldr	r3, [r7, #12]
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80080fe:	2300      	movs	r3, #0
 8008100:	60fb      	str	r3, [r7, #12]
 8008102:	e014      	b.n	800812e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008104:	4a0f      	ldr	r2, [pc, #60]	@ (8008144 <vQueueAddToRegistry+0x50>)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10b      	bne.n	8008128 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008110:	490c      	ldr	r1, [pc, #48]	@ (8008144 <vQueueAddToRegistry+0x50>)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800811a:	4a0a      	ldr	r2, [pc, #40]	@ (8008144 <vQueueAddToRegistry+0x50>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	00db      	lsls	r3, r3, #3
 8008120:	4413      	add	r3, r2
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008126:	e006      	b.n	8008136 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	3301      	adds	r3, #1
 800812c:	60fb      	str	r3, [r7, #12]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2b07      	cmp	r3, #7
 8008132:	d9e7      	bls.n	8008104 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008134:	bf00      	nop
 8008136:	bf00      	nop
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	240045c0 	.word	0x240045c0

08008148 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008158:	f7ff fa0e 	bl	8007578 <vPortEnterCritical>
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008162:	b25b      	sxtb	r3, r3
 8008164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008168:	d103      	bne.n	8008172 <vQueueWaitForMessageRestricted+0x2a>
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	2200      	movs	r2, #0
 800816e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008178:	b25b      	sxtb	r3, r3
 800817a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817e:	d103      	bne.n	8008188 <vQueueWaitForMessageRestricted+0x40>
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008188:	f7ff fa28 	bl	80075dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008190:	2b00      	cmp	r3, #0
 8008192:	d106      	bne.n	80081a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	3324      	adds	r3, #36	@ 0x24
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	68b9      	ldr	r1, [r7, #8]
 800819c:	4618      	mov	r0, r3
 800819e:	f000 fc6d 	bl	8008a7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80081a2:	6978      	ldr	r0, [r7, #20]
 80081a4:	f7ff ff26 	bl	8007ff4 <prvUnlockQueue>
	}
 80081a8:	bf00      	nop
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08e      	sub	sp, #56	@ 0x38
 80081b4:	af04      	add	r7, sp, #16
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
 80081bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80081be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d10b      	bne.n	80081dc <xTaskCreateStatic+0x2c>
	__asm volatile
 80081c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	623b      	str	r3, [r7, #32]
}
 80081d6:	bf00      	nop
 80081d8:	bf00      	nop
 80081da:	e7fd      	b.n	80081d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80081dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d10b      	bne.n	80081fa <xTaskCreateStatic+0x4a>
	__asm volatile
 80081e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e6:	f383 8811 	msr	BASEPRI, r3
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	f3bf 8f4f 	dsb	sy
 80081f2:	61fb      	str	r3, [r7, #28]
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	e7fd      	b.n	80081f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80081fa:	23a8      	movs	r3, #168	@ 0xa8
 80081fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	2ba8      	cmp	r3, #168	@ 0xa8
 8008202:	d00b      	beq.n	800821c <xTaskCreateStatic+0x6c>
	__asm volatile
 8008204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008208:	f383 8811 	msr	BASEPRI, r3
 800820c:	f3bf 8f6f 	isb	sy
 8008210:	f3bf 8f4f 	dsb	sy
 8008214:	61bb      	str	r3, [r7, #24]
}
 8008216:	bf00      	nop
 8008218:	bf00      	nop
 800821a:	e7fd      	b.n	8008218 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800821c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800821e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008220:	2b00      	cmp	r3, #0
 8008222:	d01e      	beq.n	8008262 <xTaskCreateStatic+0xb2>
 8008224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008226:	2b00      	cmp	r3, #0
 8008228:	d01b      	beq.n	8008262 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800822a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800822c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008232:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008236:	2202      	movs	r2, #2
 8008238:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800823c:	2300      	movs	r3, #0
 800823e:	9303      	str	r3, [sp, #12]
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	9302      	str	r3, [sp, #8]
 8008244:	f107 0314 	add.w	r3, r7, #20
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	68b9      	ldr	r1, [r7, #8]
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f000 f851 	bl	80082fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800825a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800825c:	f000 f8f6 	bl	800844c <prvAddNewTaskToReadyList>
 8008260:	e001      	b.n	8008266 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008262:	2300      	movs	r3, #0
 8008264:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008266:	697b      	ldr	r3, [r7, #20]
	}
 8008268:	4618      	mov	r0, r3
 800826a:	3728      	adds	r7, #40	@ 0x28
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008270:	b580      	push	{r7, lr}
 8008272:	b08c      	sub	sp, #48	@ 0x30
 8008274:	af04      	add	r7, sp, #16
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	603b      	str	r3, [r7, #0]
 800827c:	4613      	mov	r3, r2
 800827e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008280:	88fb      	ldrh	r3, [r7, #6]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4618      	mov	r0, r3
 8008286:	f7fe fda1 	bl	8006dcc <pvPortMalloc>
 800828a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00e      	beq.n	80082b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008292:	20a8      	movs	r0, #168	@ 0xa8
 8008294:	f7fe fd9a 	bl	8006dcc <pvPortMalloc>
 8008298:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d003      	beq.n	80082a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80082a6:	e005      	b.n	80082b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80082a8:	6978      	ldr	r0, [r7, #20]
 80082aa:	f7fe fe5d 	bl	8006f68 <vPortFree>
 80082ae:	e001      	b.n	80082b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80082b0:	2300      	movs	r3, #0
 80082b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d017      	beq.n	80082ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80082c2:	88fa      	ldrh	r2, [r7, #6]
 80082c4:	2300      	movs	r3, #0
 80082c6:	9303      	str	r3, [sp, #12]
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	9302      	str	r3, [sp, #8]
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	9301      	str	r3, [sp, #4]
 80082d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 f80f 	bl	80082fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80082de:	69f8      	ldr	r0, [r7, #28]
 80082e0:	f000 f8b4 	bl	800844c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80082e4:	2301      	movs	r3, #1
 80082e6:	61bb      	str	r3, [r7, #24]
 80082e8:	e002      	b.n	80082f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80082ea:	f04f 33ff 	mov.w	r3, #4294967295
 80082ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80082f0:	69bb      	ldr	r3, [r7, #24]
	}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3720      	adds	r7, #32
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b088      	sub	sp, #32
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	607a      	str	r2, [r7, #4]
 8008308:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	461a      	mov	r2, r3
 8008314:	21a5      	movs	r1, #165	@ 0xa5
 8008316:	f001 f9df 	bl	80096d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800831e:	6879      	ldr	r1, [r7, #4]
 8008320:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008324:	440b      	add	r3, r1
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	4413      	add	r3, r2
 800832a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	f023 0307 	bic.w	r3, r3, #7
 8008332:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	f003 0307 	and.w	r3, r3, #7
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00b      	beq.n	8008356 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	617b      	str	r3, [r7, #20]
}
 8008350:	bf00      	nop
 8008352:	bf00      	nop
 8008354:	e7fd      	b.n	8008352 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d01f      	beq.n	800839c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800835c:	2300      	movs	r3, #0
 800835e:	61fb      	str	r3, [r7, #28]
 8008360:	e012      	b.n	8008388 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008362:	68ba      	ldr	r2, [r7, #8]
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	4413      	add	r3, r2
 8008368:	7819      	ldrb	r1, [r3, #0]
 800836a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	4413      	add	r3, r2
 8008370:	3334      	adds	r3, #52	@ 0x34
 8008372:	460a      	mov	r2, r1
 8008374:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	4413      	add	r3, r2
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d006      	beq.n	8008390 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	3301      	adds	r3, #1
 8008386:	61fb      	str	r3, [r7, #28]
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	2b0f      	cmp	r3, #15
 800838c:	d9e9      	bls.n	8008362 <prvInitialiseNewTask+0x66>
 800838e:	e000      	b.n	8008392 <prvInitialiseNewTask+0x96>
			{
				break;
 8008390:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800839a:	e003      	b.n	80083a4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800839c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839e:	2200      	movs	r2, #0
 80083a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a6:	2b37      	cmp	r3, #55	@ 0x37
 80083a8:	d901      	bls.n	80083ae <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083aa:	2337      	movs	r3, #55	@ 0x37
 80083ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80083b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083b8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80083ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083bc:	2200      	movs	r2, #0
 80083be:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	3304      	adds	r3, #4
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fe ff0f 	bl	80071e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80083ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083cc:	3318      	adds	r3, #24
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7fe ff0a 	bl	80071e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80083e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80083e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	2200      	movs	r2, #0
 80083ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80083f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80083fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fc:	3354      	adds	r3, #84	@ 0x54
 80083fe:	224c      	movs	r2, #76	@ 0x4c
 8008400:	2100      	movs	r1, #0
 8008402:	4618      	mov	r0, r3
 8008404:	f001 f968 	bl	80096d8 <memset>
 8008408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840a:	4a0d      	ldr	r2, [pc, #52]	@ (8008440 <prvInitialiseNewTask+0x144>)
 800840c:	659a      	str	r2, [r3, #88]	@ 0x58
 800840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008410:	4a0c      	ldr	r2, [pc, #48]	@ (8008444 <prvInitialiseNewTask+0x148>)
 8008412:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008416:	4a0c      	ldr	r2, [pc, #48]	@ (8008448 <prvInitialiseNewTask+0x14c>)
 8008418:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	68f9      	ldr	r1, [r7, #12]
 800841e:	69b8      	ldr	r0, [r7, #24]
 8008420:	f7fe ff76 	bl	8007310 <pxPortInitialiseStack>
 8008424:	4602      	mov	r2, r0
 8008426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008428:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800842a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842c:	2b00      	cmp	r3, #0
 800842e:	d002      	beq.n	8008436 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008436:	bf00      	nop
 8008438:	3720      	adds	r7, #32
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	24004c2c 	.word	0x24004c2c
 8008444:	24004c94 	.word	0x24004c94
 8008448:	24004cfc 	.word	0x24004cfc

0800844c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008454:	f7ff f890 	bl	8007578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008458:	4b2d      	ldr	r3, [pc, #180]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	3301      	adds	r3, #1
 800845e:	4a2c      	ldr	r2, [pc, #176]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 8008460:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008462:	4b2c      	ldr	r3, [pc, #176]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d109      	bne.n	800847e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800846a:	4a2a      	ldr	r2, [pc, #168]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008470:	4b27      	ldr	r3, [pc, #156]	@ (8008510 <prvAddNewTaskToReadyList+0xc4>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d110      	bne.n	800849a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008478:	f000 fc2e 	bl	8008cd8 <prvInitialiseTaskLists>
 800847c:	e00d      	b.n	800849a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800847e:	4b26      	ldr	r3, [pc, #152]	@ (8008518 <prvAddNewTaskToReadyList+0xcc>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d109      	bne.n	800849a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008486:	4b23      	ldr	r3, [pc, #140]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008490:	429a      	cmp	r2, r3
 8008492:	d802      	bhi.n	800849a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008494:	4a1f      	ldr	r2, [pc, #124]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800849a:	4b20      	ldr	r3, [pc, #128]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3301      	adds	r3, #1
 80084a0:	4a1e      	ldr	r2, [pc, #120]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 80084a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80084a4:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <prvAddNewTaskToReadyList+0xd0>)
 80084a6:	681a      	ldr	r2, [r3, #0]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b0:	4b1b      	ldr	r3, [pc, #108]	@ (8008520 <prvAddNewTaskToReadyList+0xd4>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d903      	bls.n	80084c0 <prvAddNewTaskToReadyList+0x74>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084bc:	4a18      	ldr	r2, [pc, #96]	@ (8008520 <prvAddNewTaskToReadyList+0xd4>)
 80084be:	6013      	str	r3, [r2, #0]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4a15      	ldr	r2, [pc, #84]	@ (8008524 <prvAddNewTaskToReadyList+0xd8>)
 80084ce:	441a      	add	r2, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4619      	mov	r1, r3
 80084d6:	4610      	mov	r0, r2
 80084d8:	f7fe fe93 	bl	8007202 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80084dc:	f7ff f87e 	bl	80075dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80084e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008518 <prvAddNewTaskToReadyList+0xcc>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00e      	beq.n	8008506 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80084e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008514 <prvAddNewTaskToReadyList+0xc8>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d207      	bcs.n	8008506 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80084f6:	4b0c      	ldr	r3, [pc, #48]	@ (8008528 <prvAddNewTaskToReadyList+0xdc>)
 80084f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008506:	bf00      	nop
 8008508:	3708      	adds	r7, #8
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	24004ad4 	.word	0x24004ad4
 8008514:	24004600 	.word	0x24004600
 8008518:	24004ae0 	.word	0x24004ae0
 800851c:	24004af0 	.word	0x24004af0
 8008520:	24004adc 	.word	0x24004adc
 8008524:	24004604 	.word	0x24004604
 8008528:	e000ed04 	.word	0xe000ed04

0800852c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008534:	2300      	movs	r3, #0
 8008536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d018      	beq.n	8008570 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800853e:	4b14      	ldr	r3, [pc, #80]	@ (8008590 <vTaskDelay+0x64>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00b      	beq.n	800855e <vTaskDelay+0x32>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	60bb      	str	r3, [r7, #8]
}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	e7fd      	b.n	800855a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800855e:	f000 f88b 	bl	8008678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008562:	2100      	movs	r1, #0
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 fd09 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800856a:	f000 f893 	bl	8008694 <xTaskResumeAll>
 800856e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d107      	bne.n	8008586 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008576:	4b07      	ldr	r3, [pc, #28]	@ (8008594 <vTaskDelay+0x68>)
 8008578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008586:	bf00      	nop
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	24004afc 	.word	0x24004afc
 8008594:	e000ed04 	.word	0xe000ed04

08008598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b08a      	sub	sp, #40	@ 0x28
 800859c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80085a2:	2300      	movs	r3, #0
 80085a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80085a6:	463a      	mov	r2, r7
 80085a8:	1d39      	adds	r1, r7, #4
 80085aa:	f107 0308 	add.w	r3, r7, #8
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7fe fbd8 	bl	8006d64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80085b4:	6839      	ldr	r1, [r7, #0]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	9202      	str	r2, [sp, #8]
 80085bc:	9301      	str	r3, [sp, #4]
 80085be:	2300      	movs	r3, #0
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	2300      	movs	r3, #0
 80085c4:	460a      	mov	r2, r1
 80085c6:	4924      	ldr	r1, [pc, #144]	@ (8008658 <vTaskStartScheduler+0xc0>)
 80085c8:	4824      	ldr	r0, [pc, #144]	@ (800865c <vTaskStartScheduler+0xc4>)
 80085ca:	f7ff fdf1 	bl	80081b0 <xTaskCreateStatic>
 80085ce:	4603      	mov	r3, r0
 80085d0:	4a23      	ldr	r2, [pc, #140]	@ (8008660 <vTaskStartScheduler+0xc8>)
 80085d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80085d4:	4b22      	ldr	r3, [pc, #136]	@ (8008660 <vTaskStartScheduler+0xc8>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d002      	beq.n	80085e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80085dc:	2301      	movs	r3, #1
 80085de:	617b      	str	r3, [r7, #20]
 80085e0:	e001      	b.n	80085e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80085e2:	2300      	movs	r3, #0
 80085e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d102      	bne.n	80085f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80085ec:	f000 fd1a 	bl	8009024 <xTimerCreateTimerTask>
 80085f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d11b      	bne.n	8008630 <vTaskStartScheduler+0x98>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	613b      	str	r3, [r7, #16]
}
 800860a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800860c:	4b15      	ldr	r3, [pc, #84]	@ (8008664 <vTaskStartScheduler+0xcc>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3354      	adds	r3, #84	@ 0x54
 8008612:	4a15      	ldr	r2, [pc, #84]	@ (8008668 <vTaskStartScheduler+0xd0>)
 8008614:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008616:	4b15      	ldr	r3, [pc, #84]	@ (800866c <vTaskStartScheduler+0xd4>)
 8008618:	f04f 32ff 	mov.w	r2, #4294967295
 800861c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800861e:	4b14      	ldr	r3, [pc, #80]	@ (8008670 <vTaskStartScheduler+0xd8>)
 8008620:	2201      	movs	r2, #1
 8008622:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008624:	4b13      	ldr	r3, [pc, #76]	@ (8008674 <vTaskStartScheduler+0xdc>)
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800862a:	f7fe ff01 	bl	8007430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800862e:	e00f      	b.n	8008650 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008636:	d10b      	bne.n	8008650 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863c:	f383 8811 	msr	BASEPRI, r3
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	f3bf 8f4f 	dsb	sy
 8008648:	60fb      	str	r3, [r7, #12]
}
 800864a:	bf00      	nop
 800864c:	bf00      	nop
 800864e:	e7fd      	b.n	800864c <vTaskStartScheduler+0xb4>
}
 8008650:	bf00      	nop
 8008652:	3718      	adds	r7, #24
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}
 8008658:	08009934 	.word	0x08009934
 800865c:	08008ca9 	.word	0x08008ca9
 8008660:	24004af8 	.word	0x24004af8
 8008664:	24004600 	.word	0x24004600
 8008668:	24000014 	.word	0x24000014
 800866c:	24004af4 	.word	0x24004af4
 8008670:	24004ae0 	.word	0x24004ae0
 8008674:	24004ad8 	.word	0x24004ad8

08008678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008678:	b480      	push	{r7}
 800867a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800867c:	4b04      	ldr	r3, [pc, #16]	@ (8008690 <vTaskSuspendAll+0x18>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	3301      	adds	r3, #1
 8008682:	4a03      	ldr	r2, [pc, #12]	@ (8008690 <vTaskSuspendAll+0x18>)
 8008684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008686:	bf00      	nop
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr
 8008690:	24004afc 	.word	0x24004afc

08008694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800869e:	2300      	movs	r3, #0
 80086a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80086a2:	4b42      	ldr	r3, [pc, #264]	@ (80087ac <xTaskResumeAll+0x118>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10b      	bne.n	80086c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80086aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	603b      	str	r3, [r7, #0]
}
 80086bc:	bf00      	nop
 80086be:	bf00      	nop
 80086c0:	e7fd      	b.n	80086be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80086c2:	f7fe ff59 	bl	8007578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80086c6:	4b39      	ldr	r3, [pc, #228]	@ (80087ac <xTaskResumeAll+0x118>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3b01      	subs	r3, #1
 80086cc:	4a37      	ldr	r2, [pc, #220]	@ (80087ac <xTaskResumeAll+0x118>)
 80086ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086d0:	4b36      	ldr	r3, [pc, #216]	@ (80087ac <xTaskResumeAll+0x118>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d162      	bne.n	800879e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80086d8:	4b35      	ldr	r3, [pc, #212]	@ (80087b0 <xTaskResumeAll+0x11c>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d05e      	beq.n	800879e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086e0:	e02f      	b.n	8008742 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e2:	4b34      	ldr	r3, [pc, #208]	@ (80087b4 <xTaskResumeAll+0x120>)
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	3318      	adds	r3, #24
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe fde4 	bl	80072bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3304      	adds	r3, #4
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7fe fddf 	bl	80072bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008702:	4b2d      	ldr	r3, [pc, #180]	@ (80087b8 <xTaskResumeAll+0x124>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	429a      	cmp	r2, r3
 8008708:	d903      	bls.n	8008712 <xTaskResumeAll+0x7e>
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870e:	4a2a      	ldr	r2, [pc, #168]	@ (80087b8 <xTaskResumeAll+0x124>)
 8008710:	6013      	str	r3, [r2, #0]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008716:	4613      	mov	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	4413      	add	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4a27      	ldr	r2, [pc, #156]	@ (80087bc <xTaskResumeAll+0x128>)
 8008720:	441a      	add	r2, r3
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	3304      	adds	r3, #4
 8008726:	4619      	mov	r1, r3
 8008728:	4610      	mov	r0, r2
 800872a:	f7fe fd6a 	bl	8007202 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008732:	4b23      	ldr	r3, [pc, #140]	@ (80087c0 <xTaskResumeAll+0x12c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008738:	429a      	cmp	r2, r3
 800873a:	d302      	bcc.n	8008742 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800873c:	4b21      	ldr	r3, [pc, #132]	@ (80087c4 <xTaskResumeAll+0x130>)
 800873e:	2201      	movs	r2, #1
 8008740:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008742:	4b1c      	ldr	r3, [pc, #112]	@ (80087b4 <xTaskResumeAll+0x120>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1cb      	bne.n	80086e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008750:	f000 fb66 	bl	8008e20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008754:	4b1c      	ldr	r3, [pc, #112]	@ (80087c8 <xTaskResumeAll+0x134>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d010      	beq.n	8008782 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008760:	f000 f846 	bl	80087f0 <xTaskIncrementTick>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800876a:	4b16      	ldr	r3, [pc, #88]	@ (80087c4 <xTaskResumeAll+0x130>)
 800876c:	2201      	movs	r2, #1
 800876e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3b01      	subs	r3, #1
 8008774:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d1f1      	bne.n	8008760 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800877c:	4b12      	ldr	r3, [pc, #72]	@ (80087c8 <xTaskResumeAll+0x134>)
 800877e:	2200      	movs	r2, #0
 8008780:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008782:	4b10      	ldr	r3, [pc, #64]	@ (80087c4 <xTaskResumeAll+0x130>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d009      	beq.n	800879e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800878a:	2301      	movs	r3, #1
 800878c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800878e:	4b0f      	ldr	r3, [pc, #60]	@ (80087cc <xTaskResumeAll+0x138>)
 8008790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008794:	601a      	str	r2, [r3, #0]
 8008796:	f3bf 8f4f 	dsb	sy
 800879a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800879e:	f7fe ff1d 	bl	80075dc <vPortExitCritical>

	return xAlreadyYielded;
 80087a2:	68bb      	ldr	r3, [r7, #8]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	24004afc 	.word	0x24004afc
 80087b0:	24004ad4 	.word	0x24004ad4
 80087b4:	24004a94 	.word	0x24004a94
 80087b8:	24004adc 	.word	0x24004adc
 80087bc:	24004604 	.word	0x24004604
 80087c0:	24004600 	.word	0x24004600
 80087c4:	24004ae8 	.word	0x24004ae8
 80087c8:	24004ae4 	.word	0x24004ae4
 80087cc:	e000ed04 	.word	0xe000ed04

080087d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80087d6:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <xTaskGetTickCount+0x1c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80087dc:	687b      	ldr	r3, [r7, #4]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	370c      	adds	r7, #12
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	24004ad8 	.word	0x24004ad8

080087f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80087f6:	2300      	movs	r3, #0
 80087f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087fa:	4b4f      	ldr	r3, [pc, #316]	@ (8008938 <xTaskIncrementTick+0x148>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	f040 8090 	bne.w	8008924 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008804:	4b4d      	ldr	r3, [pc, #308]	@ (800893c <xTaskIncrementTick+0x14c>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3301      	adds	r3, #1
 800880a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800880c:	4a4b      	ldr	r2, [pc, #300]	@ (800893c <xTaskIncrementTick+0x14c>)
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d121      	bne.n	800885c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008818:	4b49      	ldr	r3, [pc, #292]	@ (8008940 <xTaskIncrementTick+0x150>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00b      	beq.n	800883a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	603b      	str	r3, [r7, #0]
}
 8008834:	bf00      	nop
 8008836:	bf00      	nop
 8008838:	e7fd      	b.n	8008836 <xTaskIncrementTick+0x46>
 800883a:	4b41      	ldr	r3, [pc, #260]	@ (8008940 <xTaskIncrementTick+0x150>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60fb      	str	r3, [r7, #12]
 8008840:	4b40      	ldr	r3, [pc, #256]	@ (8008944 <xTaskIncrementTick+0x154>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a3e      	ldr	r2, [pc, #248]	@ (8008940 <xTaskIncrementTick+0x150>)
 8008846:	6013      	str	r3, [r2, #0]
 8008848:	4a3e      	ldr	r2, [pc, #248]	@ (8008944 <xTaskIncrementTick+0x154>)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6013      	str	r3, [r2, #0]
 800884e:	4b3e      	ldr	r3, [pc, #248]	@ (8008948 <xTaskIncrementTick+0x158>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	3301      	adds	r3, #1
 8008854:	4a3c      	ldr	r2, [pc, #240]	@ (8008948 <xTaskIncrementTick+0x158>)
 8008856:	6013      	str	r3, [r2, #0]
 8008858:	f000 fae2 	bl	8008e20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800885c:	4b3b      	ldr	r3, [pc, #236]	@ (800894c <xTaskIncrementTick+0x15c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	429a      	cmp	r2, r3
 8008864:	d349      	bcc.n	80088fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008866:	4b36      	ldr	r3, [pc, #216]	@ (8008940 <xTaskIncrementTick+0x150>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d104      	bne.n	800887a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008870:	4b36      	ldr	r3, [pc, #216]	@ (800894c <xTaskIncrementTick+0x15c>)
 8008872:	f04f 32ff 	mov.w	r2, #4294967295
 8008876:	601a      	str	r2, [r3, #0]
					break;
 8008878:	e03f      	b.n	80088fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800887a:	4b31      	ldr	r3, [pc, #196]	@ (8008940 <xTaskIncrementTick+0x150>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	429a      	cmp	r2, r3
 8008890:	d203      	bcs.n	800889a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008892:	4a2e      	ldr	r2, [pc, #184]	@ (800894c <xTaskIncrementTick+0x15c>)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008898:	e02f      	b.n	80088fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	3304      	adds	r3, #4
 800889e:	4618      	mov	r0, r3
 80088a0:	f7fe fd0c 	bl	80072bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d004      	beq.n	80088b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	3318      	adds	r3, #24
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fe fd03 	bl	80072bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ba:	4b25      	ldr	r3, [pc, #148]	@ (8008950 <xTaskIncrementTick+0x160>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d903      	bls.n	80088ca <xTaskIncrementTick+0xda>
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c6:	4a22      	ldr	r2, [pc, #136]	@ (8008950 <xTaskIncrementTick+0x160>)
 80088c8:	6013      	str	r3, [r2, #0]
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ce:	4613      	mov	r3, r2
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	4413      	add	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008954 <xTaskIncrementTick+0x164>)
 80088d8:	441a      	add	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	3304      	adds	r3, #4
 80088de:	4619      	mov	r1, r3
 80088e0:	4610      	mov	r0, r2
 80088e2:	f7fe fc8e 	bl	8007202 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008958 <xTaskIncrementTick+0x168>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d3b8      	bcc.n	8008866 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80088f4:	2301      	movs	r3, #1
 80088f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088f8:	e7b5      	b.n	8008866 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80088fa:	4b17      	ldr	r3, [pc, #92]	@ (8008958 <xTaskIncrementTick+0x168>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008900:	4914      	ldr	r1, [pc, #80]	@ (8008954 <xTaskIncrementTick+0x164>)
 8008902:	4613      	mov	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	440b      	add	r3, r1
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2b01      	cmp	r3, #1
 8008910:	d901      	bls.n	8008916 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008912:	2301      	movs	r3, #1
 8008914:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008916:	4b11      	ldr	r3, [pc, #68]	@ (800895c <xTaskIncrementTick+0x16c>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d007      	beq.n	800892e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800891e:	2301      	movs	r3, #1
 8008920:	617b      	str	r3, [r7, #20]
 8008922:	e004      	b.n	800892e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008924:	4b0e      	ldr	r3, [pc, #56]	@ (8008960 <xTaskIncrementTick+0x170>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	4a0d      	ldr	r2, [pc, #52]	@ (8008960 <xTaskIncrementTick+0x170>)
 800892c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800892e:	697b      	ldr	r3, [r7, #20]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	24004afc 	.word	0x24004afc
 800893c:	24004ad8 	.word	0x24004ad8
 8008940:	24004a8c 	.word	0x24004a8c
 8008944:	24004a90 	.word	0x24004a90
 8008948:	24004aec 	.word	0x24004aec
 800894c:	24004af4 	.word	0x24004af4
 8008950:	24004adc 	.word	0x24004adc
 8008954:	24004604 	.word	0x24004604
 8008958:	24004600 	.word	0x24004600
 800895c:	24004ae8 	.word	0x24004ae8
 8008960:	24004ae4 	.word	0x24004ae4

08008964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800896a:	4b2b      	ldr	r3, [pc, #172]	@ (8008a18 <vTaskSwitchContext+0xb4>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008972:	4b2a      	ldr	r3, [pc, #168]	@ (8008a1c <vTaskSwitchContext+0xb8>)
 8008974:	2201      	movs	r2, #1
 8008976:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008978:	e047      	b.n	8008a0a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800897a:	4b28      	ldr	r3, [pc, #160]	@ (8008a1c <vTaskSwitchContext+0xb8>)
 800897c:	2200      	movs	r2, #0
 800897e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008980:	4b27      	ldr	r3, [pc, #156]	@ (8008a20 <vTaskSwitchContext+0xbc>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	60fb      	str	r3, [r7, #12]
 8008986:	e011      	b.n	80089ac <vTaskSwitchContext+0x48>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10b      	bne.n	80089a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800898e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	607b      	str	r3, [r7, #4]
}
 80089a0:	bf00      	nop
 80089a2:	bf00      	nop
 80089a4:	e7fd      	b.n	80089a2 <vTaskSwitchContext+0x3e>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	491d      	ldr	r1, [pc, #116]	@ (8008a24 <vTaskSwitchContext+0xc0>)
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	4613      	mov	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	440b      	add	r3, r1
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0e3      	beq.n	8008988 <vTaskSwitchContext+0x24>
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	4613      	mov	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4a16      	ldr	r2, [pc, #88]	@ (8008a24 <vTaskSwitchContext+0xc0>)
 80089cc:	4413      	add	r3, r2
 80089ce:	60bb      	str	r3, [r7, #8]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	605a      	str	r2, [r3, #4]
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	3308      	adds	r3, #8
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d104      	bne.n	80089f0 <vTaskSwitchContext+0x8c>
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	605a      	str	r2, [r3, #4]
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008a28 <vTaskSwitchContext+0xc4>)
 80089f8:	6013      	str	r3, [r2, #0]
 80089fa:	4a09      	ldr	r2, [pc, #36]	@ (8008a20 <vTaskSwitchContext+0xbc>)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a00:	4b09      	ldr	r3, [pc, #36]	@ (8008a28 <vTaskSwitchContext+0xc4>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	3354      	adds	r3, #84	@ 0x54
 8008a06:	4a09      	ldr	r2, [pc, #36]	@ (8008a2c <vTaskSwitchContext+0xc8>)
 8008a08:	6013      	str	r3, [r2, #0]
}
 8008a0a:	bf00      	nop
 8008a0c:	3714      	adds	r7, #20
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	24004afc 	.word	0x24004afc
 8008a1c:	24004ae8 	.word	0x24004ae8
 8008a20:	24004adc 	.word	0x24004adc
 8008a24:	24004604 	.word	0x24004604
 8008a28:	24004600 	.word	0x24004600
 8008a2c:	24000014 	.word	0x24000014

08008a30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10b      	bne.n	8008a58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	60fb      	str	r3, [r7, #12]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a58:	4b07      	ldr	r3, [pc, #28]	@ (8008a78 <vTaskPlaceOnEventList+0x48>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3318      	adds	r3, #24
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7fe fbf2 	bl	800724a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a66:	2101      	movs	r1, #1
 8008a68:	6838      	ldr	r0, [r7, #0]
 8008a6a:	f000 fa87 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
}
 8008a6e:	bf00      	nop
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	24004600 	.word	0x24004600

08008a7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b086      	sub	sp, #24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10b      	bne.n	8008aa6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	617b      	str	r3, [r7, #20]
}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	e7fd      	b.n	8008aa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	3318      	adds	r3, #24
 8008aac:	4619      	mov	r1, r3
 8008aae:	68f8      	ldr	r0, [r7, #12]
 8008ab0:	f7fe fba7 	bl	8007202 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d002      	beq.n	8008ac0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008aba:	f04f 33ff 	mov.w	r3, #4294967295
 8008abe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	68b8      	ldr	r0, [r7, #8]
 8008ac4:	f000 fa5a 	bl	8008f7c <prvAddCurrentTaskToDelayedList>
	}
 8008ac8:	bf00      	nop
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	24004600 	.word	0x24004600

08008ad4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10b      	bne.n	8008b02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	60fb      	str	r3, [r7, #12]
}
 8008afc:	bf00      	nop
 8008afe:	bf00      	nop
 8008b00:	e7fd      	b.n	8008afe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	3318      	adds	r3, #24
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7fe fbd8 	bl	80072bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b84 <xTaskRemoveFromEventList+0xb0>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11d      	bne.n	8008b50 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	3304      	adds	r3, #4
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7fe fbcf 	bl	80072bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b22:	4b19      	ldr	r3, [pc, #100]	@ (8008b88 <xTaskRemoveFromEventList+0xb4>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d903      	bls.n	8008b32 <xTaskRemoveFromEventList+0x5e>
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2e:	4a16      	ldr	r2, [pc, #88]	@ (8008b88 <xTaskRemoveFromEventList+0xb4>)
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b36:	4613      	mov	r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4a13      	ldr	r2, [pc, #76]	@ (8008b8c <xTaskRemoveFromEventList+0xb8>)
 8008b40:	441a      	add	r2, r3
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	3304      	adds	r3, #4
 8008b46:	4619      	mov	r1, r3
 8008b48:	4610      	mov	r0, r2
 8008b4a:	f7fe fb5a 	bl	8007202 <vListInsertEnd>
 8008b4e:	e005      	b.n	8008b5c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	3318      	adds	r3, #24
 8008b54:	4619      	mov	r1, r3
 8008b56:	480e      	ldr	r0, [pc, #56]	@ (8008b90 <xTaskRemoveFromEventList+0xbc>)
 8008b58:	f7fe fb53 	bl	8007202 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b60:	4b0c      	ldr	r3, [pc, #48]	@ (8008b94 <xTaskRemoveFromEventList+0xc0>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d905      	bls.n	8008b76 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <xTaskRemoveFromEventList+0xc4>)
 8008b70:	2201      	movs	r2, #1
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	e001      	b.n	8008b7a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008b76:	2300      	movs	r3, #0
 8008b78:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008b7a:	697b      	ldr	r3, [r7, #20]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3718      	adds	r7, #24
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	24004afc 	.word	0x24004afc
 8008b88:	24004adc 	.word	0x24004adc
 8008b8c:	24004604 	.word	0x24004604
 8008b90:	24004a94 	.word	0x24004a94
 8008b94:	24004600 	.word	0x24004600
 8008b98:	24004ae8 	.word	0x24004ae8

08008b9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008ba4:	4b06      	ldr	r3, [pc, #24]	@ (8008bc0 <vTaskInternalSetTimeOutState+0x24>)
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008bac:	4b05      	ldr	r3, [pc, #20]	@ (8008bc4 <vTaskInternalSetTimeOutState+0x28>)
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	605a      	str	r2, [r3, #4]
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr
 8008bc0:	24004aec 	.word	0x24004aec
 8008bc4:	24004ad8 	.word	0x24004ad8

08008bc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b088      	sub	sp, #32
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10b      	bne.n	8008bf0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	613b      	str	r3, [r7, #16]
}
 8008bea:	bf00      	nop
 8008bec:	bf00      	nop
 8008bee:	e7fd      	b.n	8008bec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	60fb      	str	r3, [r7, #12]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008c0e:	f7fe fcb3 	bl	8007578 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008c12:	4b1d      	ldr	r3, [pc, #116]	@ (8008c88 <xTaskCheckForTimeOut+0xc0>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	69ba      	ldr	r2, [r7, #24]
 8008c1e:	1ad3      	subs	r3, r2, r3
 8008c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c2a:	d102      	bne.n	8008c32 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	61fb      	str	r3, [r7, #28]
 8008c30:	e023      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b15      	ldr	r3, [pc, #84]	@ (8008c8c <xTaskCheckForTimeOut+0xc4>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d007      	beq.n	8008c4e <xTaskCheckForTimeOut+0x86>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	69ba      	ldr	r2, [r7, #24]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d302      	bcc.n	8008c4e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	61fb      	str	r3, [r7, #28]
 8008c4c:	e015      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	697a      	ldr	r2, [r7, #20]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d20b      	bcs.n	8008c70 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	1ad2      	subs	r2, r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7ff ff99 	bl	8008b9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	61fb      	str	r3, [r7, #28]
 8008c6e:	e004      	b.n	8008c7a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008c76:	2301      	movs	r3, #1
 8008c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008c7a:	f7fe fcaf 	bl	80075dc <vPortExitCritical>

	return xReturn;
 8008c7e:	69fb      	ldr	r3, [r7, #28]
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3720      	adds	r7, #32
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}
 8008c88:	24004ad8 	.word	0x24004ad8
 8008c8c:	24004aec 	.word	0x24004aec

08008c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008c90:	b480      	push	{r7}
 8008c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008c94:	4b03      	ldr	r3, [pc, #12]	@ (8008ca4 <vTaskMissedYield+0x14>)
 8008c96:	2201      	movs	r2, #1
 8008c98:	601a      	str	r2, [r3, #0]
}
 8008c9a:	bf00      	nop
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr
 8008ca4:	24004ae8 	.word	0x24004ae8

08008ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008cb0:	f000 f852 	bl	8008d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008cb4:	4b06      	ldr	r3, [pc, #24]	@ (8008cd0 <prvIdleTask+0x28>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d9f9      	bls.n	8008cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008cbc:	4b05      	ldr	r3, [pc, #20]	@ (8008cd4 <prvIdleTask+0x2c>)
 8008cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ccc:	e7f0      	b.n	8008cb0 <prvIdleTask+0x8>
 8008cce:	bf00      	nop
 8008cd0:	24004604 	.word	0x24004604
 8008cd4:	e000ed04 	.word	0xe000ed04

08008cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cde:	2300      	movs	r3, #0
 8008ce0:	607b      	str	r3, [r7, #4]
 8008ce2:	e00c      	b.n	8008cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4413      	add	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4a12      	ldr	r2, [pc, #72]	@ (8008d38 <prvInitialiseTaskLists+0x60>)
 8008cf0:	4413      	add	r3, r2
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe fa58 	bl	80071a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	607b      	str	r3, [r7, #4]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b37      	cmp	r3, #55	@ 0x37
 8008d02:	d9ef      	bls.n	8008ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008d04:	480d      	ldr	r0, [pc, #52]	@ (8008d3c <prvInitialiseTaskLists+0x64>)
 8008d06:	f7fe fa4f 	bl	80071a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008d0a:	480d      	ldr	r0, [pc, #52]	@ (8008d40 <prvInitialiseTaskLists+0x68>)
 8008d0c:	f7fe fa4c 	bl	80071a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008d10:	480c      	ldr	r0, [pc, #48]	@ (8008d44 <prvInitialiseTaskLists+0x6c>)
 8008d12:	f7fe fa49 	bl	80071a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008d16:	480c      	ldr	r0, [pc, #48]	@ (8008d48 <prvInitialiseTaskLists+0x70>)
 8008d18:	f7fe fa46 	bl	80071a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008d1c:	480b      	ldr	r0, [pc, #44]	@ (8008d4c <prvInitialiseTaskLists+0x74>)
 8008d1e:	f7fe fa43 	bl	80071a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008d22:	4b0b      	ldr	r3, [pc, #44]	@ (8008d50 <prvInitialiseTaskLists+0x78>)
 8008d24:	4a05      	ldr	r2, [pc, #20]	@ (8008d3c <prvInitialiseTaskLists+0x64>)
 8008d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008d28:	4b0a      	ldr	r3, [pc, #40]	@ (8008d54 <prvInitialiseTaskLists+0x7c>)
 8008d2a:	4a05      	ldr	r2, [pc, #20]	@ (8008d40 <prvInitialiseTaskLists+0x68>)
 8008d2c:	601a      	str	r2, [r3, #0]
}
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	24004604 	.word	0x24004604
 8008d3c:	24004a64 	.word	0x24004a64
 8008d40:	24004a78 	.word	0x24004a78
 8008d44:	24004a94 	.word	0x24004a94
 8008d48:	24004aa8 	.word	0x24004aa8
 8008d4c:	24004ac0 	.word	0x24004ac0
 8008d50:	24004a8c 	.word	0x24004a8c
 8008d54:	24004a90 	.word	0x24004a90

08008d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d5e:	e019      	b.n	8008d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008d60:	f7fe fc0a 	bl	8007578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d64:	4b10      	ldr	r3, [pc, #64]	@ (8008da8 <prvCheckTasksWaitingTermination+0x50>)
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7fe faa3 	bl	80072bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008d76:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <prvCheckTasksWaitingTermination+0x54>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8008dac <prvCheckTasksWaitingTermination+0x54>)
 8008d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008d80:	4b0b      	ldr	r3, [pc, #44]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3b01      	subs	r3, #1
 8008d86:	4a0a      	ldr	r2, [pc, #40]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008d8a:	f7fe fc27 	bl	80075dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 f810 	bl	8008db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d94:	4b06      	ldr	r3, [pc, #24]	@ (8008db0 <prvCheckTasksWaitingTermination+0x58>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d1e1      	bne.n	8008d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008d9c:	bf00      	nop
 8008d9e:	bf00      	nop
 8008da0:	3708      	adds	r7, #8
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	24004aa8 	.word	0x24004aa8
 8008dac:	24004ad4 	.word	0x24004ad4
 8008db0:	24004abc 	.word	0x24004abc

08008db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	3354      	adds	r3, #84	@ 0x54
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fc91 	bl	80096e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d108      	bne.n	8008de2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7fe f8c7 	bl	8006f68 <vPortFree>
				vPortFree( pxTCB );
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7fe f8c4 	bl	8006f68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008de0:	e019      	b.n	8008e16 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d103      	bne.n	8008df4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7fe f8bb 	bl	8006f68 <vPortFree>
	}
 8008df2:	e010      	b.n	8008e16 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d00b      	beq.n	8008e16 <prvDeleteTCB+0x62>
	__asm volatile
 8008dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e02:	f383 8811 	msr	BASEPRI, r3
 8008e06:	f3bf 8f6f 	isb	sy
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	60fb      	str	r3, [r7, #12]
}
 8008e10:	bf00      	nop
 8008e12:	bf00      	nop
 8008e14:	e7fd      	b.n	8008e12 <prvDeleteTCB+0x5e>
	}
 8008e16:	bf00      	nop
 8008e18:	3710      	adds	r7, #16
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
	...

08008e20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e26:	4b0c      	ldr	r3, [pc, #48]	@ (8008e58 <prvResetNextTaskUnblockTime+0x38>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d104      	bne.n	8008e3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008e30:	4b0a      	ldr	r3, [pc, #40]	@ (8008e5c <prvResetNextTaskUnblockTime+0x3c>)
 8008e32:	f04f 32ff 	mov.w	r2, #4294967295
 8008e36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008e38:	e008      	b.n	8008e4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e3a:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <prvResetNextTaskUnblockTime+0x38>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	4a04      	ldr	r2, [pc, #16]	@ (8008e5c <prvResetNextTaskUnblockTime+0x3c>)
 8008e4a:	6013      	str	r3, [r2, #0]
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr
 8008e58:	24004a8c 	.word	0x24004a8c
 8008e5c:	24004af4 	.word	0x24004af4

08008e60 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008e66:	4b0b      	ldr	r3, [pc, #44]	@ (8008e94 <xTaskGetSchedulerState+0x34>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d102      	bne.n	8008e74 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	607b      	str	r3, [r7, #4]
 8008e72:	e008      	b.n	8008e86 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e74:	4b08      	ldr	r3, [pc, #32]	@ (8008e98 <xTaskGetSchedulerState+0x38>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d102      	bne.n	8008e82 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008e7c:	2302      	movs	r3, #2
 8008e7e:	607b      	str	r3, [r7, #4]
 8008e80:	e001      	b.n	8008e86 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e82:	2300      	movs	r3, #0
 8008e84:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008e86:	687b      	ldr	r3, [r7, #4]
	}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr
 8008e94:	24004ae0 	.word	0x24004ae0
 8008e98:	24004afc 	.word	0x24004afc

08008e9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d058      	beq.n	8008f64 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8008f70 <xTaskPriorityDisinherit+0xd4>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d00b      	beq.n	8008ed4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec0:	f383 8811 	msr	BASEPRI, r3
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	f3bf 8f4f 	dsb	sy
 8008ecc:	60fb      	str	r3, [r7, #12]
}
 8008ece:	bf00      	nop
 8008ed0:	bf00      	nop
 8008ed2:	e7fd      	b.n	8008ed0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d10b      	bne.n	8008ef4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	60bb      	str	r3, [r7, #8]
}
 8008eee:	bf00      	nop
 8008ef0:	bf00      	nop
 8008ef2:	e7fd      	b.n	8008ef0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ef8:	1e5a      	subs	r2, r3, #1
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d02c      	beq.n	8008f64 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d128      	bne.n	8008f64 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	3304      	adds	r3, #4
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fe f9d0 	bl	80072bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f28:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f34:	4b0f      	ldr	r3, [pc, #60]	@ (8008f74 <xTaskPriorityDisinherit+0xd8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d903      	bls.n	8008f44 <xTaskPriorityDisinherit+0xa8>
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f40:	4a0c      	ldr	r2, [pc, #48]	@ (8008f74 <xTaskPriorityDisinherit+0xd8>)
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f48:	4613      	mov	r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4a09      	ldr	r2, [pc, #36]	@ (8008f78 <xTaskPriorityDisinherit+0xdc>)
 8008f52:	441a      	add	r2, r3
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f7fe f951 	bl	8007202 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f60:	2301      	movs	r3, #1
 8008f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f64:	697b      	ldr	r3, [r7, #20]
	}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3718      	adds	r7, #24
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	24004600 	.word	0x24004600
 8008f74:	24004adc 	.word	0x24004adc
 8008f78:	24004604 	.word	0x24004604

08008f7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008f86:	4b21      	ldr	r3, [pc, #132]	@ (800900c <prvAddCurrentTaskToDelayedList+0x90>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f8c:	4b20      	ldr	r3, [pc, #128]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3304      	adds	r3, #4
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe f992 	bl	80072bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f9e:	d10a      	bne.n	8008fb6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d007      	beq.n	8008fb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	3304      	adds	r3, #4
 8008fac:	4619      	mov	r1, r3
 8008fae:	4819      	ldr	r0, [pc, #100]	@ (8009014 <prvAddCurrentTaskToDelayedList+0x98>)
 8008fb0:	f7fe f927 	bl	8007202 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008fb4:	e026      	b.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4413      	add	r3, r2
 8008fbc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008fbe:	4b14      	ldr	r3, [pc, #80]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d209      	bcs.n	8008fe2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fce:	4b12      	ldr	r3, [pc, #72]	@ (8009018 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4610      	mov	r0, r2
 8008fdc:	f7fe f935 	bl	800724a <vListInsert>
}
 8008fe0:	e010      	b.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800901c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8009010 <prvAddCurrentTaskToDelayedList+0x94>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3304      	adds	r3, #4
 8008fec:	4619      	mov	r1, r3
 8008fee:	4610      	mov	r0, r2
 8008ff0:	f7fe f92b 	bl	800724a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8009020 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d202      	bcs.n	8009004 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008ffe:	4a08      	ldr	r2, [pc, #32]	@ (8009020 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	6013      	str	r3, [r2, #0]
}
 8009004:	bf00      	nop
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	24004ad8 	.word	0x24004ad8
 8009010:	24004600 	.word	0x24004600
 8009014:	24004ac0 	.word	0x24004ac0
 8009018:	24004a90 	.word	0x24004a90
 800901c:	24004a8c 	.word	0x24004a8c
 8009020:	24004af4 	.word	0x24004af4

08009024 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b08a      	sub	sp, #40	@ 0x28
 8009028:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800902a:	2300      	movs	r3, #0
 800902c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800902e:	f000 fb13 	bl	8009658 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009032:	4b1d      	ldr	r3, [pc, #116]	@ (80090a8 <xTimerCreateTimerTask+0x84>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d021      	beq.n	800907e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800903a:	2300      	movs	r3, #0
 800903c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800903e:	2300      	movs	r3, #0
 8009040:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009042:	1d3a      	adds	r2, r7, #4
 8009044:	f107 0108 	add.w	r1, r7, #8
 8009048:	f107 030c 	add.w	r3, r7, #12
 800904c:	4618      	mov	r0, r3
 800904e:	f7fd fea3 	bl	8006d98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009052:	6879      	ldr	r1, [r7, #4]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	9202      	str	r2, [sp, #8]
 800905a:	9301      	str	r3, [sp, #4]
 800905c:	2302      	movs	r3, #2
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	2300      	movs	r3, #0
 8009062:	460a      	mov	r2, r1
 8009064:	4911      	ldr	r1, [pc, #68]	@ (80090ac <xTimerCreateTimerTask+0x88>)
 8009066:	4812      	ldr	r0, [pc, #72]	@ (80090b0 <xTimerCreateTimerTask+0x8c>)
 8009068:	f7ff f8a2 	bl	80081b0 <xTaskCreateStatic>
 800906c:	4603      	mov	r3, r0
 800906e:	4a11      	ldr	r2, [pc, #68]	@ (80090b4 <xTimerCreateTimerTask+0x90>)
 8009070:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009072:	4b10      	ldr	r3, [pc, #64]	@ (80090b4 <xTimerCreateTimerTask+0x90>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800907a:	2301      	movs	r3, #1
 800907c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d10b      	bne.n	800909c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009088:	f383 8811 	msr	BASEPRI, r3
 800908c:	f3bf 8f6f 	isb	sy
 8009090:	f3bf 8f4f 	dsb	sy
 8009094:	613b      	str	r3, [r7, #16]
}
 8009096:	bf00      	nop
 8009098:	bf00      	nop
 800909a:	e7fd      	b.n	8009098 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800909c:	697b      	ldr	r3, [r7, #20]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3718      	adds	r7, #24
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	24004b30 	.word	0x24004b30
 80090ac:	0800993c 	.word	0x0800993c
 80090b0:	080091f1 	.word	0x080091f1
 80090b4:	24004b34 	.word	0x24004b34

080090b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08a      	sub	sp, #40	@ 0x28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
 80090c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10b      	bne.n	80090e8 <xTimerGenericCommand+0x30>
	__asm volatile
 80090d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d4:	f383 8811 	msr	BASEPRI, r3
 80090d8:	f3bf 8f6f 	isb	sy
 80090dc:	f3bf 8f4f 	dsb	sy
 80090e0:	623b      	str	r3, [r7, #32]
}
 80090e2:	bf00      	nop
 80090e4:	bf00      	nop
 80090e6:	e7fd      	b.n	80090e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80090e8:	4b19      	ldr	r3, [pc, #100]	@ (8009150 <xTimerGenericCommand+0x98>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d02a      	beq.n	8009146 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	2b05      	cmp	r3, #5
 8009100:	dc18      	bgt.n	8009134 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009102:	f7ff fead 	bl	8008e60 <xTaskGetSchedulerState>
 8009106:	4603      	mov	r3, r0
 8009108:	2b02      	cmp	r3, #2
 800910a:	d109      	bne.n	8009120 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800910c:	4b10      	ldr	r3, [pc, #64]	@ (8009150 <xTimerGenericCommand+0x98>)
 800910e:	6818      	ldr	r0, [r3, #0]
 8009110:	f107 0110 	add.w	r1, r7, #16
 8009114:	2300      	movs	r3, #0
 8009116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009118:	f7fe fc5a 	bl	80079d0 <xQueueGenericSend>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24
 800911e:	e012      	b.n	8009146 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009120:	4b0b      	ldr	r3, [pc, #44]	@ (8009150 <xTimerGenericCommand+0x98>)
 8009122:	6818      	ldr	r0, [r3, #0]
 8009124:	f107 0110 	add.w	r1, r7, #16
 8009128:	2300      	movs	r3, #0
 800912a:	2200      	movs	r2, #0
 800912c:	f7fe fc50 	bl	80079d0 <xQueueGenericSend>
 8009130:	6278      	str	r0, [r7, #36]	@ 0x24
 8009132:	e008      	b.n	8009146 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009134:	4b06      	ldr	r3, [pc, #24]	@ (8009150 <xTimerGenericCommand+0x98>)
 8009136:	6818      	ldr	r0, [r3, #0]
 8009138:	f107 0110 	add.w	r1, r7, #16
 800913c:	2300      	movs	r3, #0
 800913e:	683a      	ldr	r2, [r7, #0]
 8009140:	f7fe fd48 	bl	8007bd4 <xQueueGenericSendFromISR>
 8009144:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009148:	4618      	mov	r0, r3
 800914a:	3728      	adds	r7, #40	@ 0x28
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	24004b30 	.word	0x24004b30

08009154 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b088      	sub	sp, #32
 8009158:	af02      	add	r7, sp, #8
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800915e:	4b23      	ldr	r3, [pc, #140]	@ (80091ec <prvProcessExpiredTimer+0x98>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	68db      	ldr	r3, [r3, #12]
 8009166:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	3304      	adds	r3, #4
 800916c:	4618      	mov	r0, r3
 800916e:	f7fe f8a5 	bl	80072bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	d023      	beq.n	80091c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	699a      	ldr	r2, [r3, #24]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	18d1      	adds	r1, r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	6978      	ldr	r0, [r7, #20]
 800918e:	f000 f8d5 	bl	800933c <prvInsertTimerInActiveList>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d020      	beq.n	80091da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009198:	2300      	movs	r3, #0
 800919a:	9300      	str	r3, [sp, #0]
 800919c:	2300      	movs	r3, #0
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	2100      	movs	r1, #0
 80091a2:	6978      	ldr	r0, [r7, #20]
 80091a4:	f7ff ff88 	bl	80090b8 <xTimerGenericCommand>
 80091a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d114      	bne.n	80091da <prvProcessExpiredTimer+0x86>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	60fb      	str	r3, [r7, #12]
}
 80091c2:	bf00      	nop
 80091c4:	bf00      	nop
 80091c6:	e7fd      	b.n	80091c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091ce:	f023 0301 	bic.w	r3, r3, #1
 80091d2:	b2da      	uxtb	r2, r3
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	6978      	ldr	r0, [r7, #20]
 80091e0:	4798      	blx	r3
}
 80091e2:	bf00      	nop
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	24004b28 	.word	0x24004b28

080091f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80091f8:	f107 0308 	add.w	r3, r7, #8
 80091fc:	4618      	mov	r0, r3
 80091fe:	f000 f859 	bl	80092b4 <prvGetNextExpireTime>
 8009202:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	4619      	mov	r1, r3
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f000 f805 	bl	8009218 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800920e:	f000 f8d7 	bl	80093c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009212:	bf00      	nop
 8009214:	e7f0      	b.n	80091f8 <prvTimerTask+0x8>
	...

08009218 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009222:	f7ff fa29 	bl	8008678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009226:	f107 0308 	add.w	r3, r7, #8
 800922a:	4618      	mov	r0, r3
 800922c:	f000 f866 	bl	80092fc <prvSampleTimeNow>
 8009230:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d130      	bne.n	800929a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d10a      	bne.n	8009254 <prvProcessTimerOrBlockTask+0x3c>
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	429a      	cmp	r2, r3
 8009244:	d806      	bhi.n	8009254 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009246:	f7ff fa25 	bl	8008694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800924a:	68f9      	ldr	r1, [r7, #12]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7ff ff81 	bl	8009154 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009252:	e024      	b.n	800929e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d008      	beq.n	800926c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800925a:	4b13      	ldr	r3, [pc, #76]	@ (80092a8 <prvProcessTimerOrBlockTask+0x90>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d101      	bne.n	8009268 <prvProcessTimerOrBlockTask+0x50>
 8009264:	2301      	movs	r3, #1
 8009266:	e000      	b.n	800926a <prvProcessTimerOrBlockTask+0x52>
 8009268:	2300      	movs	r3, #0
 800926a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800926c:	4b0f      	ldr	r3, [pc, #60]	@ (80092ac <prvProcessTimerOrBlockTask+0x94>)
 800926e:	6818      	ldr	r0, [r3, #0]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	4619      	mov	r1, r3
 800927a:	f7fe ff65 	bl	8008148 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800927e:	f7ff fa09 	bl	8008694 <xTaskResumeAll>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10a      	bne.n	800929e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009288:	4b09      	ldr	r3, [pc, #36]	@ (80092b0 <prvProcessTimerOrBlockTask+0x98>)
 800928a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800928e:	601a      	str	r2, [r3, #0]
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	f3bf 8f6f 	isb	sy
}
 8009298:	e001      	b.n	800929e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800929a:	f7ff f9fb 	bl	8008694 <xTaskResumeAll>
}
 800929e:	bf00      	nop
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	24004b2c 	.word	0x24004b2c
 80092ac:	24004b30 	.word	0x24004b30
 80092b0:	e000ed04 	.word	0xe000ed04

080092b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80092b4:	b480      	push	{r7}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80092bc:	4b0e      	ldr	r3, [pc, #56]	@ (80092f8 <prvGetNextExpireTime+0x44>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <prvGetNextExpireTime+0x16>
 80092c6:	2201      	movs	r2, #1
 80092c8:	e000      	b.n	80092cc <prvGetNextExpireTime+0x18>
 80092ca:	2200      	movs	r2, #0
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d105      	bne.n	80092e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80092d8:	4b07      	ldr	r3, [pc, #28]	@ (80092f8 <prvGetNextExpireTime+0x44>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68db      	ldr	r3, [r3, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	60fb      	str	r3, [r7, #12]
 80092e2:	e001      	b.n	80092e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80092e4:	2300      	movs	r3, #0
 80092e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80092e8:	68fb      	ldr	r3, [r7, #12]
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3714      	adds	r7, #20
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr
 80092f6:	bf00      	nop
 80092f8:	24004b28 	.word	0x24004b28

080092fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009304:	f7ff fa64 	bl	80087d0 <xTaskGetTickCount>
 8009308:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800930a:	4b0b      	ldr	r3, [pc, #44]	@ (8009338 <prvSampleTimeNow+0x3c>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	429a      	cmp	r2, r3
 8009312:	d205      	bcs.n	8009320 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009314:	f000 f93a 	bl	800958c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	e002      	b.n	8009326 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009326:	4a04      	ldr	r2, [pc, #16]	@ (8009338 <prvSampleTimeNow+0x3c>)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800932c:	68fb      	ldr	r3, [r7, #12]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	24004b38 	.word	0x24004b38

0800933c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
 8009348:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800934a:	2300      	movs	r3, #0
 800934c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	68ba      	ldr	r2, [r7, #8]
 8009352:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	429a      	cmp	r2, r3
 8009360:	d812      	bhi.n	8009388 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	1ad2      	subs	r2, r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	429a      	cmp	r2, r3
 800936e:	d302      	bcc.n	8009376 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009370:	2301      	movs	r3, #1
 8009372:	617b      	str	r3, [r7, #20]
 8009374:	e01b      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009376:	4b10      	ldr	r3, [pc, #64]	@ (80093b8 <prvInsertTimerInActiveList+0x7c>)
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	3304      	adds	r3, #4
 800937e:	4619      	mov	r1, r3
 8009380:	4610      	mov	r0, r2
 8009382:	f7fd ff62 	bl	800724a <vListInsert>
 8009386:	e012      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d206      	bcs.n	800939e <prvInsertTimerInActiveList+0x62>
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	429a      	cmp	r2, r3
 8009396:	d302      	bcc.n	800939e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009398:	2301      	movs	r3, #1
 800939a:	617b      	str	r3, [r7, #20]
 800939c:	e007      	b.n	80093ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800939e:	4b07      	ldr	r3, [pc, #28]	@ (80093bc <prvInsertTimerInActiveList+0x80>)
 80093a0:	681a      	ldr	r2, [r3, #0]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	3304      	adds	r3, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	f7fd ff4e 	bl	800724a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80093ae:	697b      	ldr	r3, [r7, #20]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	24004b2c 	.word	0x24004b2c
 80093bc:	24004b28 	.word	0x24004b28

080093c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b08e      	sub	sp, #56	@ 0x38
 80093c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80093c6:	e0ce      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	da19      	bge.n	8009402 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80093ce:	1d3b      	adds	r3, r7, #4
 80093d0:	3304      	adds	r3, #4
 80093d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80093d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	61fb      	str	r3, [r7, #28]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80093f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093f8:	6850      	ldr	r0, [r2, #4]
 80093fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093fc:	6892      	ldr	r2, [r2, #8]
 80093fe:	4611      	mov	r1, r2
 8009400:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	f2c0 80ae 	blt.w	8009566 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800940e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d004      	beq.n	8009420 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009418:	3304      	adds	r3, #4
 800941a:	4618      	mov	r0, r3
 800941c:	f7fd ff4e 	bl	80072bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009420:	463b      	mov	r3, r7
 8009422:	4618      	mov	r0, r3
 8009424:	f7ff ff6a 	bl	80092fc <prvSampleTimeNow>
 8009428:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b09      	cmp	r3, #9
 800942e:	f200 8097 	bhi.w	8009560 <prvProcessReceivedCommands+0x1a0>
 8009432:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <prvProcessReceivedCommands+0x78>)
 8009434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009438:	08009461 	.word	0x08009461
 800943c:	08009461 	.word	0x08009461
 8009440:	08009461 	.word	0x08009461
 8009444:	080094d7 	.word	0x080094d7
 8009448:	080094eb 	.word	0x080094eb
 800944c:	08009537 	.word	0x08009537
 8009450:	08009461 	.word	0x08009461
 8009454:	08009461 	.word	0x08009461
 8009458:	080094d7 	.word	0x080094d7
 800945c:	080094eb 	.word	0x080094eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009466:	f043 0301 	orr.w	r3, r3, #1
 800946a:	b2da      	uxtb	r2, r3
 800946c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	18d1      	adds	r1, r2, r3
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800947e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009480:	f7ff ff5c 	bl	800933c <prvInsertTimerInActiveList>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d06c      	beq.n	8009564 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800948a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009490:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009494:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009498:	f003 0304 	and.w	r3, r3, #4
 800949c:	2b00      	cmp	r3, #0
 800949e:	d061      	beq.n	8009564 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	441a      	add	r2, r3
 80094a8:	2300      	movs	r3, #0
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	2300      	movs	r3, #0
 80094ae:	2100      	movs	r1, #0
 80094b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094b2:	f7ff fe01 	bl	80090b8 <xTimerGenericCommand>
 80094b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d152      	bne.n	8009564 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	61bb      	str	r3, [r7, #24]
}
 80094d0:	bf00      	nop
 80094d2:	bf00      	nop
 80094d4:	e7fd      	b.n	80094d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094dc:	f023 0301 	bic.w	r3, r3, #1
 80094e0:	b2da      	uxtb	r2, r3
 80094e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80094e8:	e03d      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80094ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094f0:	f043 0301 	orr.w	r3, r3, #1
 80094f4:	b2da      	uxtb	r2, r3
 80094f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80094fc:	68ba      	ldr	r2, [r7, #8]
 80094fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009500:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009504:	699b      	ldr	r3, [r3, #24]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10b      	bne.n	8009522 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	617b      	str	r3, [r7, #20]
}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	e7fd      	b.n	800951e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009524:	699a      	ldr	r2, [r3, #24]
 8009526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009528:	18d1      	adds	r1, r2, r3
 800952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800952e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009530:	f7ff ff04 	bl	800933c <prvInsertTimerInActiveList>
					break;
 8009534:	e017      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800953c:	f003 0302 	and.w	r3, r3, #2
 8009540:	2b00      	cmp	r3, #0
 8009542:	d103      	bne.n	800954c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009544:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009546:	f7fd fd0f 	bl	8006f68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800954a:	e00c      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800954c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009552:	f023 0301 	bic.w	r3, r3, #1
 8009556:	b2da      	uxtb	r2, r3
 8009558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800955e:	e002      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009560:	bf00      	nop
 8009562:	e000      	b.n	8009566 <prvProcessReceivedCommands+0x1a6>
					break;
 8009564:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009566:	4b08      	ldr	r3, [pc, #32]	@ (8009588 <prvProcessReceivedCommands+0x1c8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	1d39      	adds	r1, r7, #4
 800956c:	2200      	movs	r2, #0
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fbce 	bl	8007d10 <xQueueReceive>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	f47f af26 	bne.w	80093c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800957c:	bf00      	nop
 800957e:	bf00      	nop
 8009580:	3730      	adds	r7, #48	@ 0x30
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
 8009586:	bf00      	nop
 8009588:	24004b30 	.word	0x24004b30

0800958c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b088      	sub	sp, #32
 8009590:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009592:	e049      	b.n	8009628 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009594:	4b2e      	ldr	r3, [pc, #184]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800959e:	4b2c      	ldr	r3, [pc, #176]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	3304      	adds	r3, #4
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7fd fe85 	bl	80072bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6a1b      	ldr	r3, [r3, #32]
 80095b6:	68f8      	ldr	r0, [r7, #12]
 80095b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d02f      	beq.n	8009628 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	4413      	add	r3, r2
 80095d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80095d2:	68ba      	ldr	r2, [r7, #8]
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d90e      	bls.n	80095f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	68ba      	ldr	r2, [r7, #8]
 80095de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80095e6:	4b1a      	ldr	r3, [pc, #104]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	3304      	adds	r3, #4
 80095ee:	4619      	mov	r1, r3
 80095f0:	4610      	mov	r0, r2
 80095f2:	f7fd fe2a 	bl	800724a <vListInsert>
 80095f6:	e017      	b.n	8009628 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80095f8:	2300      	movs	r3, #0
 80095fa:	9300      	str	r3, [sp, #0]
 80095fc:	2300      	movs	r3, #0
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	2100      	movs	r1, #0
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f7ff fd58 	bl	80090b8 <xTimerGenericCommand>
 8009608:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10b      	bne.n	8009628 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	603b      	str	r3, [r7, #0]
}
 8009622:	bf00      	nop
 8009624:	bf00      	nop
 8009626:	e7fd      	b.n	8009624 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009628:	4b09      	ldr	r3, [pc, #36]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1b0      	bne.n	8009594 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009632:	4b07      	ldr	r3, [pc, #28]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009638:	4b06      	ldr	r3, [pc, #24]	@ (8009654 <prvSwitchTimerLists+0xc8>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a04      	ldr	r2, [pc, #16]	@ (8009650 <prvSwitchTimerLists+0xc4>)
 800963e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009640:	4a04      	ldr	r2, [pc, #16]	@ (8009654 <prvSwitchTimerLists+0xc8>)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	6013      	str	r3, [r2, #0]
}
 8009646:	bf00      	nop
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	24004b28 	.word	0x24004b28
 8009654:	24004b2c 	.word	0x24004b2c

08009658 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800965e:	f7fd ff8b 	bl	8007578 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009662:	4b15      	ldr	r3, [pc, #84]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d120      	bne.n	80096ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800966a:	4814      	ldr	r0, [pc, #80]	@ (80096bc <prvCheckForValidListAndQueue+0x64>)
 800966c:	f7fd fd9c 	bl	80071a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009670:	4813      	ldr	r0, [pc, #76]	@ (80096c0 <prvCheckForValidListAndQueue+0x68>)
 8009672:	f7fd fd99 	bl	80071a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009676:	4b13      	ldr	r3, [pc, #76]	@ (80096c4 <prvCheckForValidListAndQueue+0x6c>)
 8009678:	4a10      	ldr	r2, [pc, #64]	@ (80096bc <prvCheckForValidListAndQueue+0x64>)
 800967a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800967c:	4b12      	ldr	r3, [pc, #72]	@ (80096c8 <prvCheckForValidListAndQueue+0x70>)
 800967e:	4a10      	ldr	r2, [pc, #64]	@ (80096c0 <prvCheckForValidListAndQueue+0x68>)
 8009680:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009682:	2300      	movs	r3, #0
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	4b11      	ldr	r3, [pc, #68]	@ (80096cc <prvCheckForValidListAndQueue+0x74>)
 8009688:	4a11      	ldr	r2, [pc, #68]	@ (80096d0 <prvCheckForValidListAndQueue+0x78>)
 800968a:	2110      	movs	r1, #16
 800968c:	200a      	movs	r0, #10
 800968e:	f7fe f8ff 	bl	8007890 <xQueueGenericCreateStatic>
 8009692:	4603      	mov	r3, r0
 8009694:	4a08      	ldr	r2, [pc, #32]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 8009696:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009698:	4b07      	ldr	r3, [pc, #28]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d005      	beq.n	80096ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80096a0:	4b05      	ldr	r3, [pc, #20]	@ (80096b8 <prvCheckForValidListAndQueue+0x60>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	490b      	ldr	r1, [pc, #44]	@ (80096d4 <prvCheckForValidListAndQueue+0x7c>)
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe fd24 	bl	80080f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80096ac:	f7fd ff96 	bl	80075dc <vPortExitCritical>
}
 80096b0:	bf00      	nop
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	24004b30 	.word	0x24004b30
 80096bc:	24004b00 	.word	0x24004b00
 80096c0:	24004b14 	.word	0x24004b14
 80096c4:	24004b28 	.word	0x24004b28
 80096c8:	24004b2c 	.word	0x24004b2c
 80096cc:	24004bdc 	.word	0x24004bdc
 80096d0:	24004b3c 	.word	0x24004b3c
 80096d4:	08009944 	.word	0x08009944

080096d8 <memset>:
 80096d8:	4402      	add	r2, r0
 80096da:	4603      	mov	r3, r0
 80096dc:	4293      	cmp	r3, r2
 80096de:	d100      	bne.n	80096e2 <memset+0xa>
 80096e0:	4770      	bx	lr
 80096e2:	f803 1b01 	strb.w	r1, [r3], #1
 80096e6:	e7f9      	b.n	80096dc <memset+0x4>

080096e8 <_reclaim_reent>:
 80096e8:	4b2d      	ldr	r3, [pc, #180]	@ (80097a0 <_reclaim_reent+0xb8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4283      	cmp	r3, r0
 80096ee:	b570      	push	{r4, r5, r6, lr}
 80096f0:	4604      	mov	r4, r0
 80096f2:	d053      	beq.n	800979c <_reclaim_reent+0xb4>
 80096f4:	69c3      	ldr	r3, [r0, #28]
 80096f6:	b31b      	cbz	r3, 8009740 <_reclaim_reent+0x58>
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	b163      	cbz	r3, 8009716 <_reclaim_reent+0x2e>
 80096fc:	2500      	movs	r5, #0
 80096fe:	69e3      	ldr	r3, [r4, #28]
 8009700:	68db      	ldr	r3, [r3, #12]
 8009702:	5959      	ldr	r1, [r3, r5]
 8009704:	b9b1      	cbnz	r1, 8009734 <_reclaim_reent+0x4c>
 8009706:	3504      	adds	r5, #4
 8009708:	2d80      	cmp	r5, #128	@ 0x80
 800970a:	d1f8      	bne.n	80096fe <_reclaim_reent+0x16>
 800970c:	69e3      	ldr	r3, [r4, #28]
 800970e:	4620      	mov	r0, r4
 8009710:	68d9      	ldr	r1, [r3, #12]
 8009712:	f000 f87b 	bl	800980c <_free_r>
 8009716:	69e3      	ldr	r3, [r4, #28]
 8009718:	6819      	ldr	r1, [r3, #0]
 800971a:	b111      	cbz	r1, 8009722 <_reclaim_reent+0x3a>
 800971c:	4620      	mov	r0, r4
 800971e:	f000 f875 	bl	800980c <_free_r>
 8009722:	69e3      	ldr	r3, [r4, #28]
 8009724:	689d      	ldr	r5, [r3, #8]
 8009726:	b15d      	cbz	r5, 8009740 <_reclaim_reent+0x58>
 8009728:	4629      	mov	r1, r5
 800972a:	4620      	mov	r0, r4
 800972c:	682d      	ldr	r5, [r5, #0]
 800972e:	f000 f86d 	bl	800980c <_free_r>
 8009732:	e7f8      	b.n	8009726 <_reclaim_reent+0x3e>
 8009734:	680e      	ldr	r6, [r1, #0]
 8009736:	4620      	mov	r0, r4
 8009738:	f000 f868 	bl	800980c <_free_r>
 800973c:	4631      	mov	r1, r6
 800973e:	e7e1      	b.n	8009704 <_reclaim_reent+0x1c>
 8009740:	6961      	ldr	r1, [r4, #20]
 8009742:	b111      	cbz	r1, 800974a <_reclaim_reent+0x62>
 8009744:	4620      	mov	r0, r4
 8009746:	f000 f861 	bl	800980c <_free_r>
 800974a:	69e1      	ldr	r1, [r4, #28]
 800974c:	b111      	cbz	r1, 8009754 <_reclaim_reent+0x6c>
 800974e:	4620      	mov	r0, r4
 8009750:	f000 f85c 	bl	800980c <_free_r>
 8009754:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009756:	b111      	cbz	r1, 800975e <_reclaim_reent+0x76>
 8009758:	4620      	mov	r0, r4
 800975a:	f000 f857 	bl	800980c <_free_r>
 800975e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009760:	b111      	cbz	r1, 8009768 <_reclaim_reent+0x80>
 8009762:	4620      	mov	r0, r4
 8009764:	f000 f852 	bl	800980c <_free_r>
 8009768:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800976a:	b111      	cbz	r1, 8009772 <_reclaim_reent+0x8a>
 800976c:	4620      	mov	r0, r4
 800976e:	f000 f84d 	bl	800980c <_free_r>
 8009772:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009774:	b111      	cbz	r1, 800977c <_reclaim_reent+0x94>
 8009776:	4620      	mov	r0, r4
 8009778:	f000 f848 	bl	800980c <_free_r>
 800977c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800977e:	b111      	cbz	r1, 8009786 <_reclaim_reent+0x9e>
 8009780:	4620      	mov	r0, r4
 8009782:	f000 f843 	bl	800980c <_free_r>
 8009786:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009788:	b111      	cbz	r1, 8009790 <_reclaim_reent+0xa8>
 800978a:	4620      	mov	r0, r4
 800978c:	f000 f83e 	bl	800980c <_free_r>
 8009790:	6a23      	ldr	r3, [r4, #32]
 8009792:	b11b      	cbz	r3, 800979c <_reclaim_reent+0xb4>
 8009794:	4620      	mov	r0, r4
 8009796:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800979a:	4718      	bx	r3
 800979c:	bd70      	pop	{r4, r5, r6, pc}
 800979e:	bf00      	nop
 80097a0:	24000014 	.word	0x24000014

080097a4 <__libc_init_array>:
 80097a4:	b570      	push	{r4, r5, r6, lr}
 80097a6:	4d0d      	ldr	r5, [pc, #52]	@ (80097dc <__libc_init_array+0x38>)
 80097a8:	4c0d      	ldr	r4, [pc, #52]	@ (80097e0 <__libc_init_array+0x3c>)
 80097aa:	1b64      	subs	r4, r4, r5
 80097ac:	10a4      	asrs	r4, r4, #2
 80097ae:	2600      	movs	r6, #0
 80097b0:	42a6      	cmp	r6, r4
 80097b2:	d109      	bne.n	80097c8 <__libc_init_array+0x24>
 80097b4:	4d0b      	ldr	r5, [pc, #44]	@ (80097e4 <__libc_init_array+0x40>)
 80097b6:	4c0c      	ldr	r4, [pc, #48]	@ (80097e8 <__libc_init_array+0x44>)
 80097b8:	f000 f87e 	bl	80098b8 <_init>
 80097bc:	1b64      	subs	r4, r4, r5
 80097be:	10a4      	asrs	r4, r4, #2
 80097c0:	2600      	movs	r6, #0
 80097c2:	42a6      	cmp	r6, r4
 80097c4:	d105      	bne.n	80097d2 <__libc_init_array+0x2e>
 80097c6:	bd70      	pop	{r4, r5, r6, pc}
 80097c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80097cc:	4798      	blx	r3
 80097ce:	3601      	adds	r6, #1
 80097d0:	e7ee      	b.n	80097b0 <__libc_init_array+0xc>
 80097d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80097d6:	4798      	blx	r3
 80097d8:	3601      	adds	r6, #1
 80097da:	e7f2      	b.n	80097c2 <__libc_init_array+0x1e>
 80097dc:	080099a4 	.word	0x080099a4
 80097e0:	080099a4 	.word	0x080099a4
 80097e4:	080099a4 	.word	0x080099a4
 80097e8:	080099a8 	.word	0x080099a8

080097ec <__retarget_lock_acquire_recursive>:
 80097ec:	4770      	bx	lr

080097ee <__retarget_lock_release_recursive>:
 80097ee:	4770      	bx	lr

080097f0 <memcpy>:
 80097f0:	440a      	add	r2, r1
 80097f2:	4291      	cmp	r1, r2
 80097f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80097f8:	d100      	bne.n	80097fc <memcpy+0xc>
 80097fa:	4770      	bx	lr
 80097fc:	b510      	push	{r4, lr}
 80097fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009802:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009806:	4291      	cmp	r1, r2
 8009808:	d1f9      	bne.n	80097fe <memcpy+0xe>
 800980a:	bd10      	pop	{r4, pc}

0800980c <_free_r>:
 800980c:	b538      	push	{r3, r4, r5, lr}
 800980e:	4605      	mov	r5, r0
 8009810:	2900      	cmp	r1, #0
 8009812:	d041      	beq.n	8009898 <_free_r+0x8c>
 8009814:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009818:	1f0c      	subs	r4, r1, #4
 800981a:	2b00      	cmp	r3, #0
 800981c:	bfb8      	it	lt
 800981e:	18e4      	addlt	r4, r4, r3
 8009820:	f000 f83e 	bl	80098a0 <__malloc_lock>
 8009824:	4a1d      	ldr	r2, [pc, #116]	@ (800989c <_free_r+0x90>)
 8009826:	6813      	ldr	r3, [r2, #0]
 8009828:	b933      	cbnz	r3, 8009838 <_free_r+0x2c>
 800982a:	6063      	str	r3, [r4, #4]
 800982c:	6014      	str	r4, [r2, #0]
 800982e:	4628      	mov	r0, r5
 8009830:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009834:	f000 b83a 	b.w	80098ac <__malloc_unlock>
 8009838:	42a3      	cmp	r3, r4
 800983a:	d908      	bls.n	800984e <_free_r+0x42>
 800983c:	6820      	ldr	r0, [r4, #0]
 800983e:	1821      	adds	r1, r4, r0
 8009840:	428b      	cmp	r3, r1
 8009842:	bf01      	itttt	eq
 8009844:	6819      	ldreq	r1, [r3, #0]
 8009846:	685b      	ldreq	r3, [r3, #4]
 8009848:	1809      	addeq	r1, r1, r0
 800984a:	6021      	streq	r1, [r4, #0]
 800984c:	e7ed      	b.n	800982a <_free_r+0x1e>
 800984e:	461a      	mov	r2, r3
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	b10b      	cbz	r3, 8009858 <_free_r+0x4c>
 8009854:	42a3      	cmp	r3, r4
 8009856:	d9fa      	bls.n	800984e <_free_r+0x42>
 8009858:	6811      	ldr	r1, [r2, #0]
 800985a:	1850      	adds	r0, r2, r1
 800985c:	42a0      	cmp	r0, r4
 800985e:	d10b      	bne.n	8009878 <_free_r+0x6c>
 8009860:	6820      	ldr	r0, [r4, #0]
 8009862:	4401      	add	r1, r0
 8009864:	1850      	adds	r0, r2, r1
 8009866:	4283      	cmp	r3, r0
 8009868:	6011      	str	r1, [r2, #0]
 800986a:	d1e0      	bne.n	800982e <_free_r+0x22>
 800986c:	6818      	ldr	r0, [r3, #0]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	6053      	str	r3, [r2, #4]
 8009872:	4408      	add	r0, r1
 8009874:	6010      	str	r0, [r2, #0]
 8009876:	e7da      	b.n	800982e <_free_r+0x22>
 8009878:	d902      	bls.n	8009880 <_free_r+0x74>
 800987a:	230c      	movs	r3, #12
 800987c:	602b      	str	r3, [r5, #0]
 800987e:	e7d6      	b.n	800982e <_free_r+0x22>
 8009880:	6820      	ldr	r0, [r4, #0]
 8009882:	1821      	adds	r1, r4, r0
 8009884:	428b      	cmp	r3, r1
 8009886:	bf04      	itt	eq
 8009888:	6819      	ldreq	r1, [r3, #0]
 800988a:	685b      	ldreq	r3, [r3, #4]
 800988c:	6063      	str	r3, [r4, #4]
 800988e:	bf04      	itt	eq
 8009890:	1809      	addeq	r1, r1, r0
 8009892:	6021      	streq	r1, [r4, #0]
 8009894:	6054      	str	r4, [r2, #4]
 8009896:	e7ca      	b.n	800982e <_free_r+0x22>
 8009898:	bd38      	pop	{r3, r4, r5, pc}
 800989a:	bf00      	nop
 800989c:	24004d68 	.word	0x24004d68

080098a0 <__malloc_lock>:
 80098a0:	4801      	ldr	r0, [pc, #4]	@ (80098a8 <__malloc_lock+0x8>)
 80098a2:	f7ff bfa3 	b.w	80097ec <__retarget_lock_acquire_recursive>
 80098a6:	bf00      	nop
 80098a8:	24004d64 	.word	0x24004d64

080098ac <__malloc_unlock>:
 80098ac:	4801      	ldr	r0, [pc, #4]	@ (80098b4 <__malloc_unlock+0x8>)
 80098ae:	f7ff bf9e 	b.w	80097ee <__retarget_lock_release_recursive>
 80098b2:	bf00      	nop
 80098b4:	24004d64 	.word	0x24004d64

080098b8 <_init>:
 80098b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ba:	bf00      	nop
 80098bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098be:	bc08      	pop	{r3}
 80098c0:	469e      	mov	lr, r3
 80098c2:	4770      	bx	lr

080098c4 <_fini>:
 80098c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098c6:	bf00      	nop
 80098c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ca:	bc08      	pop	{r3}
 80098cc:	469e      	mov	lr, r3
 80098ce:	4770      	bx	lr
