// Seed: 3263127549
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3
    , id_6,
    input wor id_4
);
  logic [1 : 1] id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input uwire id_4,
    input tri module_2,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wand id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    output wire id_18,
    input tri1 id_19
    , id_22, id_23,
    output wor id_20
);
  wire id_24;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_19,
      id_10,
      id_3
  );
endmodule
