$date
	Thu Nov 17 08:18:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder $end
$var wire 6 ! Funct [5:0] $end
$upscope $end
$scope module decoder $end
$var wire 4 " Rd [3:0] $end
$upscope $end
$scope module decoder $end
$var reg 2 # FlagW [1:0] $end
$upscope $end
$scope module decoder $end
$var wire 1 $ PCS $end
$upscope $end
$scope module decoder $end
$var wire 1 % RegW $end
$upscope $end
$scope module decoder $end
$var wire 1 & MemW $end
$upscope $end
$scope module decoder $end
$var wire 1 ' MemtoReg $end
$upscope $end
$scope module decoder $end
$var wire 1 ( ALUSrc $end
$upscope $end
$scope module decoder $end
$var wire 2 ) ImmSrc [1:0] $end
$upscope $end
$scope module decoder $end
$var wire 2 * RegSrc [1:0] $end
$upscope $end
$scope module decoder $end
$var reg 2 + ALUControl [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
b0 )
0(
0'
0&
1%
x$
bzx #
bz "
bz !
$end
#1
