$date
	Sun Oct 23 06:37:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#136294
b10100 &
b10100 %
1$
b10100 !
1"
#136295
0"
#136298
b1010 &
b1010 %
#136302
b101 &
b101 %
#136306
b10000 &
b10000 %
#136310
b1000 &
b1000 %
#136314
b100 &
b100 %
#136318
b10 &
b10 %
#136322
b1 &
b1 %
1#
#136326
b0 &
0#
b0 %
0$
#1086105
b10110 !
1"
#1086106
b10110 &
b10110 %
1$
#1086107
0"
#1086110
b1011 &
b1011 %
#1086114
b100010 &
b100010 %
#1086118
b10001 &
b10001 %
#1086122
b110100 &
b110100 %
#1086126
b11010 &
b11010 %
#1086130
b1101 &
b1101 %
#1086134
b101000 &
b101000 %
#1086138
b10100 &
b10100 %
#1086142
b1010 &
b1010 %
#1086146
b101 &
b101 %
#1086150
b10000 &
b10000 %
#1086154
b1000 &
b1000 %
#1086158
b100 &
b100 %
#1086162
b10 &
b10 %
#1086166
b1 &
1#
b1 %
#1086170
b0 &
b0 %
0#
0$
#2061591
b1000 !
1"
#2061594
b1000 &
b1000 %
1$
#2061595
0"
#2061598
b100 &
b100 %
#2061602
b10 &
b10 %
#2061606
b1 &
1#
b1 %
#2061610
b0 &
b0 %
0#
0$
#4500012
