###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 14:32:31 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.352
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.125 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.123 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.026 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.029 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.033 | 0.172 |   0.202 |    0.200 | 
     | sb_1b/FE_RC_0_0          |              | AOI22D3BWP40               | 0.033 | 0.000 |   0.202 |    0.201 | 
     | sb_1b/FE_RC_0_0          | A2 v -> ZN ^ | AOI22D3BWP40               | 0.099 | 0.079 |   0.281 |    0.279 | 
     | sb_1b/FE_RC_18_0         |              | INVD2BWP40                 | 0.099 | 0.000 |   0.281 |    0.279 | 
     | sb_1b/FE_RC_18_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.067 | 0.070 |   0.351 |    0.349 | 
     | sb_1b                    | out_0_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.352 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.067 | 0.001 |   0.352 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.060 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.030 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.033 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.034 | 0.172 |   0.202 |    0.204 | 
     | sb_1b/FE_RC_20_0         |              | AOI22D3BWP40               | 0.034 | 0.000 |   0.202 |    0.205 | 
     | sb_1b/FE_RC_20_0         | A2 v -> ZN ^ | AOI22D3BWP40               | 0.085 | 0.078 |   0.280 |    0.283 | 
     | sb_1b/FE_RC_21_0         |              | INVD2BWP40                 | 0.085 | 0.001 |   0.281 |    0.283 | 
     | sb_1b/FE_RC_21_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.065 | 0.065 |   0.346 |    0.349 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.348 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.065 | 0.001 |   0.348 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.060 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.030 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.033 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.166 |   0.196 |    0.198 | 
     | sb_1b/U39                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.196 |    0.199 | 
     | sb_1b/U39                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.164 | 0.127 |   0.323 |    0.326 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.169 | 0.024 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.057 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.050 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.033 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.036 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.165 |   0.196 |    0.201 | 
     | sb_1b/U46                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.196 |    0.201 | 
     | sb_1b/U46                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.134 | 0.135 |   0.331 |    0.336 | 
     | sb_1b                    | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.345 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.136 | 0.014 |   0.345 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.344
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.056 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.049 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.034 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.036 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.042 | 0.164 |   0.195 |    0.201 | 
     | sb_1b/U12                |              | MUX2D4BWP40                | 0.042 | 0.000 |   0.195 |    0.201 | 
     | sb_1b/U12                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.150 | 0.128 |   0.322 |    0.328 | 
     | sb_1b                    | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.344 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.153 | 0.022 |   0.344 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.342
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.113 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.054 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.046 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.036 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.039 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.192 |   0.223 |    0.231 | 
     | sb_1b/U137               |              | IOA21D2BWP40               | 0.072 | 0.000 |   0.223 |    0.231 | 
     | sb_1b/U137               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.112 | 0.118 |   0.340 |    0.349 | 
     | sb_1b                    | out_3_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.342 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.112 | 0.001 |   0.342 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.341
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.112 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.053 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.045 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.037 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.039 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.043 | 0.165 |   0.195 |    0.204 | 
     | sb_1b/U58                |              | MUX2D4BWP40                | 0.043 | 0.000 |   0.195 |    0.205 | 
     | sb_1b/U58                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.132 | 0.130 |   0.325 |    0.334 | 
     | sb_1b                    | out_2_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.341 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.134 | 0.016 |   0.341 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.340
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.113 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.112 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.052 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.045 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.038 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.040 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.191 |   0.221 |    0.231 | 
     | sb_1b/U76                |              | MUX2D2BWP40                | 0.072 | 0.000 |   0.221 |    0.231 | 
     | sb_1b/U76                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.108 | 0.118 |   0.339 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.340 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.108 | 0.001 |   0.340 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.112 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.110 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.043 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.042 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.166 |   0.196 |    0.208 | 
     | sb_1b/U27                |              | MUX2D3BWP40                | 0.044 | 0.000 |   0.196 |    0.208 | 
     | sb_1b/U27                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.152 | 0.130 |   0.326 |    0.338 | 
     | sb_1b                    | out_1_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.153 | 0.012 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.167 |   0.197 |    0.210 | 
     | sb_1b/FE_RC_1_0          |              | AOI22D2BWP40               | 0.027 | 0.000 |   0.198 |    0.210 | 
     | sb_1b/FE_RC_1_0          | A2 v -> ZN ^ | AOI22D2BWP40               | 0.095 | 0.069 |   0.267 |    0.279 | 
     | sb_1b/FE_RC_24_0         |              | INVD2BWP40                 | 0.095 | 0.000 |   0.267 |    0.279 | 
     | sb_1b/FE_RC_24_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.068 | 0.069 |   0.336 |    0.349 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.068 | 0.001 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_2_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.048 | 0.168 |   0.198 |    0.210 | 
     | sb_1b/U52                |              | MUX2D4BWP40                | 0.048 | 0.000 |   0.198 |    0.210 | 
     | sb_1b/U52                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.129 | 0.128 |   0.326 |    0.338 | 
     | sb_1b                    | out_2_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.131 | 0.012 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.067 | 0.186 |   0.217 |    0.229 | 
     | sb_1b/U130               |              | IOA21D2BWP40               | 0.067 | 0.000 |   0.217 |    0.230 | 
     | sb_1b/U130               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.122 | 0.118 |   0.335 |    0.348 | 
     | sb_1b                    | out_3_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.337 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.122 | 0.002 |   0.337 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.336
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.110 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.108 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.049 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.041 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.041 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.045 | 0.166 |   0.196 |    0.210 | 
     | sb_1b/U17                |              | MUX2D3BWP40                | 0.045 | 0.000 |   0.196 |    0.210 | 
     | sb_1b/U17                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.136 | 0.129 |   0.325 |    0.339 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.336 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.138 | 0.011 |   0.336 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.109 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.107 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.048 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.040 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.042 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.045 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.074 | 0.186 |   0.217 |    0.231 | 
     | sb_1b/U132               |              | IOA21D2BWP40               | 0.074 | 0.000 |   0.217 |    0.232 | 
     | sb_1b/U132               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.113 | 0.117 |   0.334 |    0.348 | 
     | sb_1b                    | out_3_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.335 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.113 | 0.002 |   0.335 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.107 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.105 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.046 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.039 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.044 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.046 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.040 | 0.163 |   0.193 |    0.209 | 
     | sb_1b/U22                |              | MUX2D3BWP40                | 0.040 | 0.000 |   0.193 |    0.209 | 
     | sb_1b/U22                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.135 | 0.133 |   0.326 |    0.342 | 
     | sb_1b                    | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.334 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.137 | 0.008 |   0.334 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.104 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.045 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.037 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.045 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.048 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.036 | 0.161 |   0.192 |    0.209 | 
     | sb_1b/U33                |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.192 |    0.209 | 
     | sb_1b/U33                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.148 | 0.131 |   0.323 |    0.340 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.333 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.149 | 0.010 |   0.333 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.102 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.100 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.040 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.033 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.050 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.052 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.036 | 0.161 |   0.191 |    0.213 | 
     | sb_1b/U7                 |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.191 |    0.213 | 
     | sb_1b/U7                 | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.148 | 0.126 |   0.317 |    0.339 | 
     | sb_1b                    | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.149 | 0.011 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.322
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.095 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.093 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.034 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.056 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.059 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.060 | 0.174 |   0.205 |    0.233 | 
     | sb_1b/U84                |              | MUX2D2BWP40                | 0.060 | 0.000 |   0.205 |    0.233 | 
     | sb_1b/U84                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.115 | 0.115 |   0.320 |    0.348 | 
     | sb_1b                    | out_3_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.322 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.115 | 0.002 |   0.322 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.320
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.093 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.091 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.032 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.025 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.058 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.061 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.039 | 0.163 |   0.193 |    0.223 | 
     | sb_1b/U88                |              | CKMUX2D2BWP40              | 0.039 | 0.000 |   0.193 |    0.223 | 
     | sb_1b/U88                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.129 | 0.124 |   0.317 |    0.347 | 
     | sb_1b                    | out_0_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.320 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.129 | 0.003 |   0.320 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.310
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.083 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.081 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.014 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.068 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.071 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.032 | 0.158 |   0.189 |    0.229 | 
     | sb_1b/U80                |              | CKMUX2D2BWP40              | 0.032 | 0.000 |   0.189 |    0.229 | 
     | sb_1b/U80                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.123 | 0.119 |   0.307 |    0.348 | 
     | sb_1b                    | out_0_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.310 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.123 | 0.002 |   0.310 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   gout                      (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_1_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.300
+ CPPR Adjustment               0.000
= Required Time                 4.300
- Arrival Time                  4.221
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.062 |       |  -0.124 |   -0.045 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |   -0.044 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.021 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    0.104 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    0.107 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.122 | 0.192 |   0.220 |    0.298 | 
     | test_pe/test_opt_reg_a/U19                         |              | IND2D2BWP40                     | 0.122 | 0.001 |   0.220 |    0.299 | 
     | test_pe/test_opt_reg_a/U19                         | B1 ^ -> ZN v | IND2D2BWP40                     | 0.135 | 0.115 |   0.336 |    0.414 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                |              | CKND3BWP40                      | 0.135 | 0.002 |   0.338 |    0.417 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                | I v -> ZN ^  | CKND3BWP40                      | 0.090 | 0.090 |   0.428 |    0.507 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D0BWP40                     | 0.090 | 0.001 |   0.429 |    0.507 | 
     | test_pe/test_opt_reg_a/U33                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.339 | 0.269 |   0.698 |    0.776 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   |              | XNR2D1BWP40                     | 0.339 | 0.002 |   0.700 |    0.778 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.262 | 0.226 |   0.925 |    1.004 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   |              | ND2D1BWP40                      | 0.262 | 0.000 |   0.925 |    1.004 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   | A2 ^ -> ZN v | ND2D1BWP40                      | 0.241 | 0.230 |   1.156 |    1.235 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  |              | OAI22D0BWP40                    | 0.241 | 0.001 |   1.157 |    1.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.255 | 0.240 |   1.397 |    1.476 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  |              | FA1D0BWP40                      | 0.255 | 0.000 |   1.397 |    1.476 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  | B ^ -> S v   | FA1D0BWP40                      | 0.054 | 0.197 |   1.595 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  |              | FA1D0BWP40                      | 0.054 | 0.000 |   1.595 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  | A v -> S ^   | FA1D0BWP40                      | 0.050 | 0.164 |   1.759 |    1.837 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  |              | FA1D0BWP40                      | 0.050 | 0.000 |   1.759 |    1.837 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  | CI ^ -> S v  | FA1D0BWP40                      | 0.047 | 0.134 |   1.892 |    1.971 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  |              | NR2D0BWP40                      | 0.047 | 0.000 |   1.892 |    1.971 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  | A1 v -> ZN ^ | NR2D0BWP40                      | 0.082 | 0.066 |   1.958 |    2.036 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.958 |    2.036 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.065 |   2.023 |    2.102 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   2.023 |    2.102 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.069 |   2.092 |    2.171 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.086 | 0.000 |   2.092 |    2.171 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.050 |   2.143 |    2.221 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.143 |    2.221 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.085 | 0.068 |   2.211 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.085 | 0.000 |   2.211 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.078 | 0.079 |   2.290 |    2.369 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.078 | 0.000 |   2.290 |    2.369 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.070 |   2.361 |    2.439 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.361 |    2.439 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.047 | 0.048 |   2.408 |    2.487 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.047 | 0.000 |   2.408 |    2.487 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.065 |   2.474 |    2.552 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.474 |    2.552 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.057 | 0.056 |   2.530 |    2.609 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D2BWP40                    | 0.057 | 0.000 |   2.530 |    2.609 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D2BWP40                    | 0.075 | 0.061 |   2.592 |    2.670 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  |              | OAI21D2BWP40                    | 0.075 | 0.000 |   2.592 |    2.670 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.047 | 0.046 |   2.637 |    2.716 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  |              | AOI21D3BWP40                    | 0.047 | 0.000 |   2.637 |    2.716 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.060 | 0.048 |   2.685 |    2.764 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.060 | 0.000 |   2.685 |    2.764 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.041 | 0.035 |   2.720 |    2.799 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D1BWP40                    | 0.041 | 0.000 |   2.721 |    2.799 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.051 | 0.041 |   2.761 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  |              | INVD1BWP40                      | 0.051 | 0.000 |   2.762 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  | I ^ -> ZN v  | INVD1BWP40                      | 0.024 | 0.026 |   2.788 |    2.867 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.024 | 0.000 |   2.788 |    2.867 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.100 |   2.888 |    2.967 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.048 | 0.000 |   2.888 |    2.967 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.049 | 0.109 |   2.998 |    3.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.049 | 0.000 |   2.998 |    3.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.052 | 0.113 |   3.110 |    3.189 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.052 | 0.000 |   3.110 |    3.189 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> CO v | FA1D0BWP40                      | 0.045 | 0.107 |   3.218 |    3.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  |              | CKXOR2D1BWP40                   | 0.045 | 0.000 |   3.218 |    3.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  | A1 v -> Z v  | CKXOR2D1BWP40                   | 0.045 | 0.082 |   3.299 |    3.378 | 
     | test_pe/test_pe_comp/U69                           |              | AOI211D1BWP40                   | 0.045 | 0.000 |   3.300 |    3.378 | 
     | test_pe/test_pe_comp/U69                           | A1 v -> ZN ^ | AOI211D1BWP40                   | 0.086 | 0.060 |   3.360 |    3.439 | 
     | test_pe/test_pe_comp/U70                           |              | OAI211D1BWP40                   | 0.086 | 0.000 |   3.360 |    3.439 | 
     | test_pe/test_pe_comp/U70                           | C ^ -> ZN v  | OAI211D1BWP40                   | 0.111 | 0.081 |   3.441 |    3.520 | 
     | test_pe/FE_OFC109_comp_res_15                      |              | INVD2BWP40                      | 0.111 | 0.000 |   3.441 |    3.520 | 
     | test_pe/FE_OFC109_comp_res_15                      | I v -> ZN ^  | INVD2BWP40                      | 0.049 | 0.051 |   3.493 |    3.571 | 
     | test_pe/U62                                        |              | MAOI22D1BWP40                   | 0.049 | 0.000 |   3.493 |    3.571 | 
     | test_pe/U62                                        | A1 ^ -> ZN v | MAOI22D1BWP40                   | 0.089 | 0.044 |   3.537 |    3.616 | 
     | test_pe/FE_OFC3_pe_out_res_15                      |              | BUFFD12BWP40                    | 0.089 | 0.000 |   3.537 |    3.616 | 
     | test_pe/FE_OFC3_pe_out_res_15                      | I v -> Z v   | BUFFD12BWP40                    | 0.061 | 0.079 |   3.617 |    3.695 | 
     | test_pe/test_debug_data/U12                        |              | AOI22D0BWP40                    | 0.085 | 0.009 |   3.625 |    3.704 | 
     | test_pe/test_debug_data/U12                        | B1 v -> ZN ^ | AOI22D0BWP40                    | 0.082 | 0.079 |   3.705 |    3.783 | 
     | test_pe/test_debug_data/U13                        |              | OAI221D0BWP40                   | 0.082 | 0.000 |   3.705 |    3.783 | 
     | test_pe/test_debug_data/U13                        | C ^ -> ZN v  | OAI221D0BWP40                   | 0.125 | 0.099 |   3.803 |    3.882 | 
     | test_pe/test_debug_data/FE_RC_9_0                  |              | NR4D2BWP40                      | 0.125 | 0.000 |   3.803 |    3.882 | 
     | test_pe/test_debug_data/FE_RC_9_0                  | A1 v -> ZN ^ | NR4D2BWP40                      | 0.127 | 0.118 |   3.922 |    4.000 | 
     | test_pe/test_debug_data/U36                        |              | ND2D0BWP40                      | 0.127 | 0.000 |   3.922 |    4.000 | 
     | test_pe/test_debug_data/U36                        | A1 ^ -> ZN v | ND2D0BWP40                      | 0.069 | 0.076 |   3.997 |    4.076 | 
     | test_pe/U39                                        |              | AO22D0BWP40                     | 0.069 | 0.000 |   3.997 |    4.076 | 
     | test_pe/U39                                        | B2 v -> Z v  | AO22D0BWP40                     | 0.036 | 0.108 |   4.106 |    4.184 | 
     | test_pe                                            | irq v        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.106 |    4.184 | 
     | U323                                               |              | AN2D2BWP40                      | 0.036 | 0.000 |   4.106 |    4.184 | 
     | U323                                               | A2 v -> Z v  | AN2D2BWP40                      | 0.102 | 0.107 |   4.213 |    4.291 | 
     |                                                    |              | pe_tile_new_unq1                | 0.104 | 0.009 |   4.221 |    4.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   read_data[7]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  2.141
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    0.735 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    0.737 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    0.796 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.054 | 0.008 |  -0.054 |    0.805 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.071 | 0.079 |   0.025 |    0.883 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             |                | DFQD0BWP40                 | 0.071 | 0.000 |   0.025 |    0.884 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.165 | 0.213 |   0.238 |    1.097 | 
     | sb_wide/FE_OFC48_out_1_4_id1_bar_7         |                | BUFFD0BWP40                | 0.165 | 0.000 |   0.239 |    1.097 | 
     | sb_wide/FE_OFC48_out_1_4_id1_bar_7         | I ^ -> Z ^     | BUFFD0BWP40                | 0.365 | 0.393 |   0.632 |    1.490 | 
     | sb_wide/U186                               |                | OAI22D0BWP40               | 0.365 | 0.003 |   0.635 |    1.494 | 
     | sb_wide/U186                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.216 | 0.238 |   0.874 |    1.732 | 
     | sb_wide/U190                               |                | NR4D1BWP40                 | 0.216 | 0.000 |   0.874 |    1.732 | 
     | sb_wide/U190                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.148 | 0.155 |   1.028 |    1.887 | 
     | sb_wide/U191                               |                | ND2D0BWP40                 | 0.148 | 0.000 |   1.028 |    1.887 | 
     | sb_wide/U191                               | A2 ^ -> ZN v   | ND2D0BWP40                 | 0.292 | 0.249 |   1.277 |    2.136 | 
     | sb_wide/U192                               |                | OAI31D0BWP40               | 0.292 | 0.002 |   1.279 |    2.138 | 
     | sb_wide/U192                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.188 | 0.185 |   1.464 |    2.323 | 
     | sb_wide/U193                               |                | OAI211D0BWP40              | 0.188 | 0.000 |   1.464 |    2.323 | 
     | sb_wide/U193                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.100 | 0.102 |   1.566 |    2.424 | 
     | sb_wide                                    | read_data[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.566 |    2.424 | 
     | U532                                       |                | AOI21D1BWP40               | 0.100 | 0.000 |   1.566 |    2.424 | 
     | U532                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.333 | 0.304 |   1.870 |    2.728 | 
     | U533                                       |                | ND3D0BWP40                 | 0.333 | 0.002 |   1.871 |    2.730 | 
     | U533                                       | A3 ^ -> ZN v   | ND3D0BWP40                 | 0.237 | 0.270 |   2.141 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.237 | 0.000 |   2.141 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   read_data[3]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.923
= Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    0.953 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    0.955 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.015 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.023 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.076 | 0.081 |   0.027 |    1.104 | 
     | sb_wide/out_3_4_id1_bar_reg_3_             |                | DFQD0BWP40                 | 0.076 | 0.001 |   0.028 |    1.105 | 
     | sb_wide/out_3_4_id1_bar_reg_3_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.146 | 0.191 |   0.219 |    1.296 | 
     | sb_wide/FE_OFC354_out_3_4_id1_bar_3        |                | BUFFD0BWP40                | 0.146 | 0.000 |   0.219 |    1.296 | 
     | sb_wide/FE_OFC354_out_3_4_id1_bar_3        | I ^ -> Z ^     | BUFFD0BWP40                | 0.299 | 0.307 |   0.527 |    1.604 | 
     | sb_wide/U303                               |                | OAI22D0BWP40               | 0.299 | 0.002 |   0.529 |    1.606 | 
     | sb_wide/U303                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.111 | 0.112 |   0.642 |    1.719 | 
     | sb_wide/U304                               |                | NR4D1BWP40                 | 0.111 | 0.000 |   0.642 |    1.719 | 
     | sb_wide/U304                               | A4 v -> ZN ^   | NR4D1BWP40                 | 0.279 | 0.261 |   0.903 |    1.980 | 
     | sb_wide/U310                               |                | ND2D0BWP40                 | 0.279 | 0.001 |   0.903 |    1.980 | 
     | sb_wide/U310                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.176 | 0.205 |   1.108 |    2.185 | 
     | sb_wide/U311                               |                | OAI31D0BWP40               | 0.176 | 0.000 |   1.108 |    2.185 | 
     | sb_wide/U311                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.116 | 0.108 |   1.216 |    2.293 | 
     | sb_wide/U312                               |                | OAI211D0BWP40              | 0.116 | 0.000 |   1.216 |    2.293 | 
     | sb_wide/U312                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.168 | 0.158 |   1.373 |    2.450 | 
     | sb_wide                                    | read_data[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.373 |    2.450 | 
     | U581                                       |                | AOI21D0BWP40               | 0.168 | 0.000 |   1.373 |    2.450 | 
     | U581                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.299 | 0.292 |   1.665 |    2.742 | 
     | U582                                       |                | ND3D1BWP40                 | 0.299 | 0.000 |   1.665 |    2.742 | 
     | U582                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.247 | 0.256 |   1.921 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.246 | 0.002 |   1.923 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   read_data[4]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.746
= Slack Time                    1.254
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.130 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.132 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.191 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.200 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.083 | 0.085 |   0.031 |    1.285 | 
     | sb_wide/out_3_3_id1_bar_reg_4_             |                | DFQD2BWP40                 | 0.083 | 0.001 |   0.032 |    1.285 | 
     | sb_wide/out_3_3_id1_bar_reg_4_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.047 | 0.146 |   0.178 |    1.431 | 
     | sb_wide/FE_OFC3_out_3_3_id1_bar_4          |                | BUFFD0BWP40                | 0.047 | 0.000 |   0.178 |    1.432 | 
     | sb_wide/FE_OFC3_out_3_3_id1_bar_4          | I ^ -> Z ^     | BUFFD0BWP40                | 0.251 | 0.219 |   0.397 |    1.650 | 
     | sb_wide/U352                               |                | OAI22D0BWP40               | 0.251 | 0.002 |   0.398 |    1.652 | 
     | sb_wide/U352                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.090 | 0.117 |   0.515 |    1.769 | 
     | sb_wide/U355                               |                | NR4D1BWP40                 | 0.090 | 0.000 |   0.515 |    1.769 | 
     | sb_wide/U355                               | A2 v -> ZN ^   | NR4D1BWP40                 | 0.305 | 0.262 |   0.778 |    2.031 | 
     | sb_wide/U361                               |                | ND2D0BWP40                 | 0.305 | 0.001 |   0.779 |    2.032 | 
     | sb_wide/U361                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.208 | 0.221 |   1.000 |    2.254 | 
     | sb_wide/U362                               |                | OAI31D1BWP40               | 0.208 | 0.001 |   1.001 |    2.255 | 
     | sb_wide/U362                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.126 | 0.135 |   1.137 |    2.390 | 
     | sb_wide/U363                               |                | OAI211D0BWP40              | 0.126 | 0.000 |   1.137 |    2.390 | 
     | sb_wide/U363                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.135 | 0.123 |   1.260 |    2.514 | 
     | sb_wide                                    | read_data[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.260 |    2.514 | 
     | U602                                       |                | AOI21D1BWP40               | 0.135 | 0.000 |   1.260 |    2.514 | 
     | U602                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.343 | 0.303 |   1.563 |    2.816 | 
     | U603                                       |                | ND3D1BWP40                 | 0.343 | 0.002 |   1.565 |    2.818 | 
     | U603                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.160 | 0.181 |   1.746 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.160 | 0.001 |   1.746 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   read_data[0]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.717
= Slack Time                    1.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.159 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.062 | 0.001 |  -0.122 |    1.160 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.055 | 0.064 |  -0.058 |    1.225 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.056 | 0.003 |  -0.055 |    1.228 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.075 | 0.081 |   0.026 |    1.309 | 
     | sb_wide/out_2_4_id1_bar_reg_0_             |                | DFQD2BWP40                 | 0.075 | 0.001 |   0.027 |    1.310 | 
     | sb_wide/out_2_4_id1_bar_reg_0_             | CP ^ -> Q ^    | DFQD2BWP40                 | 0.053 | 0.149 |   0.176 |    1.458 | 
     | sb_wide/FE_OCPC22_out_2_4_id1_bar_0        |                | BUFFD0BWP40                | 0.053 | 0.000 |   0.176 |    1.459 | 
     | sb_wide/FE_OCPC22_out_2_4_id1_bar_0        | I ^ -> Z ^     | BUFFD0BWP40                | 0.229 | 0.266 |   0.442 |    1.724 | 
     | sb_wide/U368                               |                | OAI22D0BWP40               | 0.229 | 0.001 |   0.443 |    1.726 | 
     | sb_wide/U368                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.114 | 0.124 |   0.567 |    1.850 | 
     | sb_wide/U372                               |                | NR4D0BWP40                 | 0.114 | 0.000 |   0.567 |    1.850 | 
     | sb_wide/U372                               | A1 v -> ZN ^   | NR4D0BWP40                 | 0.276 | 0.241 |   0.808 |    2.091 | 
     | sb_wide/U378                               |                | ND2D0BWP40                 | 0.276 | 0.000 |   0.808 |    2.091 | 
     | sb_wide/U378                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.146 | 0.171 |   0.979 |    2.262 | 
     | sb_wide/U379                               |                | OAI31D1BWP40               | 0.146 | 0.000 |   0.979 |    2.262 | 
     | sb_wide/U379                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.100 | 0.093 |   1.072 |    2.355 | 
     | sb_wide/U380                               |                | OAI211D1BWP40              | 0.100 | 0.000 |   1.072 |    2.355 | 
     | sb_wide/U380                               | C ^ -> ZN v    | OAI211D1BWP40              | 0.162 | 0.131 |   1.204 |    2.486 | 
     | sb_wide                                    | read_data[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.204 |    2.487 | 
     | U606                                       |                | AOI22D1BWP40               | 0.162 | 0.001 |   1.204 |    2.487 | 
     | U606                                       | B2 v -> ZN ^   | AOI22D1BWP40               | 0.231 | 0.280 |   1.484 |    2.767 | 
     | U611                                       |                | ND4D2BWP40                 | 0.231 | 0.000 |   1.484 |    2.767 | 
     | U611                                       | A3 ^ -> ZN v   | ND4D2BWP40                 | 0.208 | 0.231 |   1.715 |    2.998 | 
     |                                            |                | pe_tile_new_unq1           | 0.208 | 0.002 |   1.717 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   read_data[1]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.695
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                              |                |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                              | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.181 | 
     | CTS_ccl_a_buf_00013                          |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.183 | 
     | CTS_ccl_a_buf_00013                          | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.242 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch   |                | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.250 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch   | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.076 | 0.081 |   0.027 |    1.332 | 
     | sb_wide/out_3_4_id1_bar_reg_1_               |                | DFQD0BWP40                 | 0.076 | 0.001 |   0.028 |    1.333 | 
     | sb_wide/out_3_4_id1_bar_reg_1_               | CP ^ -> Q ^    | DFQD0BWP40                 | 0.139 | 0.187 |   0.215 |    1.520 | 
     | sb_wide/FE_OCPC20_FE_OFN65_out_3_4_id1_bar_1 |                | BUFFD0BWP40                | 0.139 | 0.000 |   0.215 |    1.520 | 
     | sb_wide/FE_OCPC20_FE_OFN65_out_3_4_id1_bar_1 | I ^ -> Z ^     | BUFFD0BWP40                | 0.300 | 0.280 |   0.495 |    1.800 | 
     | sb_wide/U337                                 |                | OAI22D0BWP40               | 0.300 | 0.002 |   0.498 |    1.802 | 
     | sb_wide/U337                                 | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.098 | 0.087 |   0.584 |    1.889 | 
     | sb_wide/U338                                 |                | NR4D1BWP40                 | 0.098 | 0.000 |   0.584 |    1.889 | 
     | sb_wide/U338                                 | A4 v -> ZN ^   | NR4D1BWP40                 | 0.161 | 0.161 |   0.746 |    2.050 | 
     | sb_wide/U344                                 |                | ND2D0BWP40                 | 0.161 | 0.000 |   0.746 |    2.050 | 
     | sb_wide/U344                                 | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.115 | 0.130 |   0.876 |    2.180 | 
     | sb_wide/U345                                 |                | OAI31D1BWP40               | 0.115 | 0.000 |   0.876 |    2.180 | 
     | sb_wide/U345                                 | A3 v -> ZN ^   | OAI31D1BWP40               | 0.086 | 0.079 |   0.955 |    2.259 | 
     | sb_wide/U346                                 |                | OAI211D0BWP40              | 0.086 | 0.000 |   0.955 |    2.259 | 
     | sb_wide/U346                                 | C ^ -> ZN v    | OAI211D0BWP40              | 0.280 | 0.225 |   1.180 |    2.484 | 
     | sb_wide                                      | read_data[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.181 |    2.485 | 
     | U595                                         |                | AOI21D0BWP40               | 0.280 | 0.001 |   1.181 |    2.485 | 
     | U595                                         | A1 v -> ZN ^   | AOI21D0BWP40               | 0.247 | 0.248 |   1.428 |    2.733 | 
     | U596                                         |                | ND3D1BWP40                 | 0.247 | 0.001 |   1.429 |    2.733 | 
     | U596                                         | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.249 | 0.265 |   1.694 |    2.998 | 
     |                                              |                | pe_tile_new_unq1           | 0.249 | 0.002 |   1.695 |    3.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   read_data[10]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.645
= Slack Time                    1.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.231 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.233 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.293 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.301 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.083 | 0.085 |   0.031 |    1.386 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            |                 | DFQD2BWP40                 | 0.083 | 0.001 |   0.031 |    1.386 | 
     | sb_wide/out_3_3_id1_bar_reg_10_            | CP ^ -> Q ^     | DFQD2BWP40                 | 0.051 | 0.148 |   0.180 |    1.535 | 
     | sb_wide/FE_OFC5_out_3_3_id1_bar_10         |                 | BUFFD0BWP40                | 0.051 | 0.000 |   0.180 |    1.535 | 
     | sb_wide/FE_OFC5_out_3_3_id1_bar_10         | I ^ -> Z ^      | BUFFD0BWP40                | 0.235 | 0.210 |   0.391 |    1.745 | 
     | sb_wide/U233                               |                 | OAI22D0BWP40               | 0.235 | 0.001 |   0.392 |    1.747 | 
     | sb_wide/U233                               | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.123 | 0.155 |   0.547 |    1.902 | 
     | sb_wide/U236                               |                 | NR4D1BWP40                 | 0.123 | 0.000 |   0.547 |    1.902 | 
     | sb_wide/U236                               | A2 v -> ZN ^    | NR4D1BWP40                 | 0.196 | 0.177 |   0.724 |    2.079 | 
     | sb_wide/U242                               |                 | ND2D0BWP40                 | 0.196 | 0.000 |   0.724 |    2.079 | 
     | sb_wide/U242                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.110 | 0.127 |   0.851 |    2.206 | 
     | sb_wide/U243                               |                 | OAI31D0BWP40               | 0.110 | 0.000 |   0.851 |    2.206 | 
     | sb_wide/U243                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.106 | 0.092 |   0.943 |    2.298 | 
     | sb_wide/U244                               |                 | OAI211D0BWP40              | 0.106 | 0.000 |   0.943 |    2.298 | 
     | sb_wide/U244                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.217 | 0.182 |   1.125 |    2.480 | 
     | sb_wide                                    | read_data[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.125 |    2.480 | 
     | U553                                       |                 | AOI21D1BWP40               | 0.217 | 0.000 |   1.125 |    2.480 | 
     | U553                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.266 | 0.246 |   1.371 |    2.726 | 
     | U554                                       |                 | ND3D0BWP40                 | 0.266 | 0.001 |   1.372 |    2.727 | 
     | U554                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.266 | 0.273 |   1.645 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.266 | 0.000 |   1.645 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   read_data[6]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.638
= Slack Time                    1.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.239 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.241 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.300 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.054 | 0.008 |  -0.054 |    1.308 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.071 | 0.079 |   0.025 |    1.387 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             |                | DFQD0BWP40                 | 0.071 | 0.000 |   0.025 |    1.387 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.177 | 0.206 |   0.231 |    1.593 | 
     | sb_wide/FE_OFC50_out_1_4_id1_bar_6         |                | BUFFD0BWP40                | 0.177 | 0.000 |   0.231 |    1.594 | 
     | sb_wide/FE_OFC50_out_1_4_id1_bar_6         | I ^ -> Z ^     | BUFFD0BWP40                | 0.229 | 0.268 |   0.499 |    1.861 | 
     | sb_wide/U271                               |                | OAI22D0BWP40               | 0.229 | 0.002 |   0.501 |    1.863 | 
     | sb_wide/U271                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.124 | 0.142 |   0.642 |    2.004 | 
     | sb_wide/U275                               |                | NR4D1BWP40                 | 0.124 | 0.000 |   0.642 |    2.004 | 
     | sb_wide/U275                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.145 | 0.117 |   0.759 |    2.121 | 
     | sb_wide/U276                               |                | ND2D1BWP40                 | 0.145 | 0.000 |   0.759 |    2.121 | 
     | sb_wide/U276                               | A2 ^ -> ZN v   | ND2D1BWP40                 | 0.208 | 0.194 |   0.953 |    2.316 | 
     | sb_wide/U277                               |                | OAI31D1BWP40               | 0.208 | 0.003 |   0.957 |    2.319 | 
     | sb_wide/U277                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.106 | 0.099 |   1.056 |    2.418 | 
     | sb_wide/U278                               |                | OAI211D0BWP40              | 0.106 | 0.000 |   1.056 |    2.418 | 
     | sb_wide/U278                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.131 | 0.114 |   1.170 |    2.532 | 
     | sb_wide                                    | read_data[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.170 |    2.532 | 
     | U567                                       |                | AOI21D1BWP40               | 0.131 | 0.000 |   1.170 |    2.532 | 
     | U567                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.279 | 0.232 |   1.402 |    2.764 | 
     | U568                                       |                | ND3D0BWP40                 | 0.280 | 0.001 |   1.403 |    2.765 | 
     | U568                                       | A3 ^ -> ZN v   | ND3D0BWP40                 | 0.226 | 0.235 |   1.637 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.226 | 0.001 |   1.638 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   read_data[5]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.634
= Slack Time                    1.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.243 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.062 | 0.001 |  -0.122 |    1.244 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.055 | 0.064 |  -0.058 |    1.309 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.056 | 0.006 |  -0.052 |    1.314 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.068 | 0.078 |   0.026 |    1.392 | 
     | sb_wide/out_0_2_id1_bar_reg_5_             |                | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    1.392 | 
     | sb_wide/out_0_2_id1_bar_reg_5_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.219 | 0.258 |   0.284 |    1.651 | 
     | sb_wide/U285                               |                | OAI22D0BWP40               | 0.219 | 0.000 |   0.284 |    1.651 | 
     | sb_wide/U285                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.135 | 0.157 |   0.442 |    1.808 | 
     | sb_wide/U287                               |                | NR4D1BWP40                 | 0.135 | 0.000 |   0.442 |    1.808 | 
     | sb_wide/U287                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.186 | 0.201 |   0.643 |    2.009 | 
     | sb_wide/U293                               |                | ND2D0BWP40                 | 0.186 | 0.000 |   0.643 |    2.009 | 
     | sb_wide/U293                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.158 | 0.163 |   0.806 |    2.172 | 
     | sb_wide/U294                               |                | OAI31D1BWP40               | 0.158 | 0.000 |   0.806 |    2.172 | 
     | sb_wide/U294                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.088 | 0.083 |   0.889 |    2.255 | 
     | sb_wide/U295                               |                | OAI211D0BWP40              | 0.088 | 0.000 |   0.889 |    2.255 | 
     | sb_wide/U295                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.178 | 0.141 |   1.029 |    2.396 | 
     | sb_wide                                    | read_data[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.030 |    2.396 | 
     | U574                                       |                | AOI21D1BWP40               | 0.178 | 0.000 |   1.030 |    2.396 | 
     | U574                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.322 | 0.319 |   1.349 |    2.715 | 
     | U575                                       |                | ND3D0BWP40                 | 0.322 | 0.002 |   1.350 |    2.717 | 
     | U575                                       | A3 ^ -> ZN v   | ND3D0BWP40                 | 0.271 | 0.283 |   1.634 |    3.000 | 
     |                                            |                | pe_tile_new_unq1           | 0.271 | 0.000 |   1.634 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   read_data[8]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.629
= Slack Time                    1.371
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                              |                |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                              | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.247 | 
     | CTS_ccl_a_buf_00013                          |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.249 | 
     | CTS_ccl_a_buf_00013                          | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.308 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch   |                | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.316 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch   | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.076 | 0.081 |   0.027 |    1.398 | 
     | sb_wide/out_3_4_id1_bar_reg_8_               |                | DFQD0BWP40                 | 0.076 | 0.001 |   0.028 |    1.399 | 
     | sb_wide/out_3_4_id1_bar_reg_8_               | CP ^ -> Q ^    | DFQD0BWP40                 | 0.157 | 0.197 |   0.225 |    1.596 | 
     | sb_wide/FE_OCPC19_FE_OFN60_out_3_4_id1_bar_8 |                | BUFFD0BWP40                | 0.157 | 0.000 |   0.226 |    1.596 | 
     | sb_wide/FE_OCPC19_FE_OFN60_out_3_4_id1_bar_8 | I ^ -> Z ^     | BUFFD0BWP40                | 0.214 | 0.217 |   0.442 |    1.813 | 
     | sb_wide/U201                                 |                | OAI22D0BWP40               | 0.215 | 0.001 |   0.443 |    1.814 | 
     | sb_wide/U201                                 | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.082 | 0.079 |   0.522 |    1.893 | 
     | sb_wide/U202                                 |                | NR4D1BWP40                 | 0.082 | 0.000 |   0.522 |    1.893 | 
     | sb_wide/U202                                 | A4 v -> ZN ^   | NR4D1BWP40                 | 0.229 | 0.221 |   0.744 |    2.114 | 
     | sb_wide/U208                                 |                | ND2D0BWP40                 | 0.229 | 0.000 |   0.744 |    2.114 | 
     | sb_wide/U208                                 | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.181 | 0.215 |   0.958 |    2.329 | 
     | sb_wide/U209                                 |                | OAI31D0BWP40               | 0.181 | 0.000 |   0.958 |    2.329 | 
     | sb_wide/U209                                 | A3 v -> ZN ^   | OAI31D0BWP40               | 0.169 | 0.155 |   1.113 |    2.483 | 
     | sb_wide/U210                                 |                | OAI211D0BWP40              | 0.169 | 0.000 |   1.113 |    2.484 | 
     | sb_wide/U210                                 | C ^ -> ZN v    | OAI211D0BWP40              | 0.104 | 0.100 |   1.213 |    2.584 | 
     | sb_wide                                      | read_data[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.213 |    2.584 | 
     | U539                                         |                | AOI21D1BWP40               | 0.104 | 0.000 |   1.213 |    2.584 | 
     | U539                                         | A1 v -> ZN ^   | AOI21D1BWP40               | 0.263 | 0.231 |   1.444 |    2.815 | 
     | U540                                         |                | ND3D1BWP40                 | 0.263 | 0.001 |   1.445 |    2.815 | 
     | U540                                         | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.176 | 0.185 |   1.629 |    3.000 | 
     |                                              |                | pe_tile_new_unq1           | 0.176 | 0.000 |   1.629 |    3.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   read_data[13]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.616
= Slack Time                    1.384
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.261 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.062 | 0.001 |  -0.122 |    1.262 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.055 | 0.064 |  -0.058 |    1.327 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.056 | 0.004 |  -0.054 |    1.330 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.104 | 0.091 |   0.037 |    1.421 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |                 | DFQD0BWP40                 | 0.104 | 0.001 |   0.037 |    1.422 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.164 | 0.208 |   0.246 |    1.630 | 
     | sb_wide/U130                               |                 | OAI22D0BWP40               | 0.164 | 0.000 |   0.246 |    1.631 | 
     | sb_wide/U130                               | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.172 | 0.187 |   0.433 |    1.818 | 
     | sb_wide/U134                               |                 | NR4D1BWP40                 | 0.172 | 0.000 |   0.433 |    1.818 | 
     | sb_wide/U134                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.208 | 0.186 |   0.620 |    2.004 | 
     | sb_wide/U140                               |                 | ND2D0BWP40                 | 0.208 | 0.000 |   0.620 |    2.004 | 
     | sb_wide/U140                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.114 | 0.125 |   0.744 |    2.129 | 
     | sb_wide/U141                               |                 | OAI31D0BWP40               | 0.114 | 0.000 |   0.744 |    2.129 | 
     | sb_wide/U141                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.123 | 0.108 |   0.853 |    2.237 | 
     | sb_wide/U142                               |                 | OAI211D0BWP40              | 0.123 | 0.000 |   0.853 |    2.237 | 
     | sb_wide/U142                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.202 | 0.184 |   1.037 |    2.422 | 
     | sb_wide                                    | read_data[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.038 |    2.422 | 
     | U511                                       |                 | AOI21D1BWP40               | 0.202 | 0.000 |   1.038 |    2.422 | 
     | U511                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.343 | 0.355 |   1.393 |    2.777 | 
     | U512                                       |                 | ND3D1BWP40                 | 0.343 | 0.002 |   1.395 |    2.779 | 
     | U512                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.185 | 0.221 |   1.616 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.185 | 0.000 |   1.616 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   read_data[2]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.613
= Slack Time                    1.387
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.263 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.062 | 0.001 |  -0.122 |    1.264 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.055 | 0.064 |  -0.058 |    1.329 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                | CKLNQD2BWP40               | 0.056 | 0.004 |  -0.054 |    1.333 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD2BWP40               | 0.104 | 0.091 |   0.037 |    1.423 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |                | DFQD0BWP40                 | 0.104 | 0.001 |   0.037 |    1.424 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.147 | 0.200 |   0.237 |    1.624 | 
     | sb_wide/U317                               |                | OAI22D0BWP40               | 0.147 | 0.000 |   0.237 |    1.624 | 
     | sb_wide/U317                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.162 | 0.183 |   0.420 |    1.807 | 
     | sb_wide/U321                               |                | NR4D1BWP40                 | 0.162 | 0.000 |   0.420 |    1.807 | 
     | sb_wide/U321                               | A1 v -> ZN ^   | NR4D1BWP40                 | 0.264 | 0.243 |   0.664 |    2.050 | 
     | sb_wide/U327                               |                | ND2D0BWP40                 | 0.264 | 0.000 |   0.664 |    2.051 | 
     | sb_wide/U327                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.131 | 0.140 |   0.804 |    2.190 | 
     | sb_wide/U328                               |                | OAI31D1BWP40               | 0.131 | 0.000 |   0.804 |    2.190 | 
     | sb_wide/U328                               | A3 v -> ZN ^   | OAI31D1BWP40               | 0.083 | 0.078 |   0.882 |    2.268 | 
     | sb_wide/U329                               |                | OAI211D0BWP40              | 0.083 | 0.000 |   0.882 |    2.268 | 
     | sb_wide/U329                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.172 | 0.154 |   1.036 |    2.423 | 
     | sb_wide                                    | read_data[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.036 |    2.423 | 
     | U588                                       |                | AOI21D0BWP40               | 0.172 | 0.000 |   1.036 |    2.423 | 
     | U588                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.308 | 0.339 |   1.375 |    2.762 | 
     | U589                                       |                | ND3D1BWP40                 | 0.308 | 0.000 |   1.375 |    2.762 | 
     | U589                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.219 | 0.237 |   1.612 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.219 | 0.001 |   1.613 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   read_data[12]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.607
= Slack Time                    1.393
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.270 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.272 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.331 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.339 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.083 | 0.085 |   0.031 |    1.424 | 
     | sb_wide/out_3_3_id1_bar_reg_12_            |                 | DFQD0BWP40                 | 0.083 | 0.001 |   0.032 |    1.425 | 
     | sb_wide/out_3_3_id1_bar_reg_12_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.337 | 0.337 |   0.369 |    1.762 | 
     | sb_wide/U99                                |                 | OAI22D0BWP40               | 0.337 | 0.002 |   0.370 |    1.763 | 
     | sb_wide/U99                                | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.110 | 0.166 |   0.536 |    1.930 | 
     | sb_wide/U106                               |                 | NR4D1BWP40                 | 0.110 | 0.000 |   0.536 |    1.930 | 
     | sb_wide/U106                               | A2 v -> ZN ^    | NR4D1BWP40                 | 0.237 | 0.214 |   0.750 |    2.143 | 
     | sb_wide/U123                               |                 | ND2D0BWP40                 | 0.237 | 0.000 |   0.750 |    2.143 | 
     | sb_wide/U123                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.145 | 0.151 |   0.901 |    2.294 | 
     | sb_wide/U124                               |                 | OAI31D0BWP40               | 0.145 | 0.000 |   0.901 |    2.294 | 
     | sb_wide/U124                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.112 | 0.102 |   1.003 |    2.396 | 
     | sb_wide/U125                               |                 | OAI211D0BWP40              | 0.112 | 0.000 |   1.003 |    2.396 | 
     | sb_wide/U125                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.155 | 0.149 |   1.152 |    2.545 | 
     | sb_wide                                    | read_data[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.152 |    2.545 | 
     | U504                                       |                 | AOI21D1BWP40               | 0.155 | 0.000 |   1.152 |    2.545 | 
     | U504                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.294 | 0.272 |   1.424 |    2.817 | 
     | U505                                       |                 | ND3D1BWP40                 | 0.294 | 0.001 |   1.425 |    2.818 | 
     | U505                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.162 | 0.182 |   1.607 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.162 | 0.000 |   1.607 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   read_data[9]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.596
= Slack Time                    1.404
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.062 |       |  -0.124 |    1.281 | 
     | CTS_ccl_a_buf_00013                        |                | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.283 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^     | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.342 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.350 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.076 | 0.081 |   0.027 |    1.432 | 
     | sb_wide/out_3_4_id1_bar_reg_9_             |                | DFQD0BWP40                 | 0.076 | 0.001 |   0.028 |    1.433 | 
     | sb_wide/out_3_4_id1_bar_reg_9_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.151 | 0.197 |   0.225 |    1.630 | 
     | sb_wide/FE_OFC372_out_3_4_id1_bar_9        |                | BUFFD0BWP40                | 0.151 | 0.000 |   0.225 |    1.630 | 
     | sb_wide/FE_OFC372_out_3_4_id1_bar_9        | I ^ -> Z ^     | BUFFD0BWP40                | 0.217 | 0.208 |   0.434 |    1.838 | 
     | sb_wide/U218                               |                | OAI22D0BWP40               | 0.217 | 0.001 |   0.435 |    1.840 | 
     | sb_wide/U218                               | A1 ^ -> ZN v   | OAI22D0BWP40               | 0.098 | 0.099 |   0.534 |    1.939 | 
     | sb_wide/U219                               |                | NR4D1BWP40                 | 0.098 | 0.000 |   0.534 |    1.939 | 
     | sb_wide/U219                               | A4 v -> ZN ^   | NR4D1BWP40                 | 0.251 | 0.212 |   0.746 |    2.151 | 
     | sb_wide/U225                               |                | ND2D0BWP40                 | 0.251 | 0.001 |   0.747 |    2.151 | 
     | sb_wide/U225                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.169 | 0.178 |   0.925 |    2.329 | 
     | sb_wide/U226                               |                | OAI31D0BWP40               | 0.169 | 0.001 |   0.926 |    2.330 | 
     | sb_wide/U226                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.145 | 0.137 |   1.062 |    2.467 | 
     | sb_wide/U227                               |                | OAI211D0BWP40              | 0.145 | 0.000 |   1.062 |    2.467 | 
     | sb_wide/U227                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.124 | 0.112 |   1.174 |    2.579 | 
     | sb_wide                                    | read_data[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.174 |    2.579 | 
     | U546                                       |                | AOI21D1BWP40               | 0.124 | 0.000 |   1.174 |    2.579 | 
     | U546                                       | A1 v -> ZN ^   | AOI21D1BWP40               | 0.275 | 0.234 |   1.408 |    2.813 | 
     | U547                                       |                | ND3D1BWP40                 | 0.275 | 0.001 |   1.409 |    2.814 | 
     | U547                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.185 | 0.185 |   1.595 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.185 | 0.001 |   1.596 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   read_data[14]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.580
= Slack Time                    1.420
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.297 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.299 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.358 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.366 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.076 | 0.081 |   0.027 |    1.448 | 
     | sb_wide/out_3_4_id1_bar_reg_14_            |                 | DFQD0BWP40                 | 0.076 | 0.001 |   0.028 |    1.448 | 
     | sb_wide/out_3_4_id1_bar_reg_14_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.140 | 0.188 |   0.216 |    1.636 | 
     | sb_wide/FE_OFC379_out_3_4_id1_bar_14       |                 | BUFFD0BWP40                | 0.140 | 0.000 |   0.216 |    1.637 | 
     | sb_wide/FE_OFC379_out_3_4_id1_bar_14       | I ^ -> Z ^      | BUFFD0BWP40                | 0.193 | 0.207 |   0.424 |    1.844 | 
     | sb_wide/U150                               |                 | OAI22D0BWP40               | 0.193 | 0.001 |   0.425 |    1.845 | 
     | sb_wide/U150                               | A1 ^ -> ZN v    | OAI22D0BWP40               | 0.089 | 0.088 |   0.513 |    1.933 | 
     | sb_wide/U151                               |                 | NR4D1BWP40                 | 0.089 | 0.000 |   0.513 |    1.933 | 
     | sb_wide/U151                               | A4 v -> ZN ^    | NR4D1BWP40                 | 0.251 | 0.225 |   0.738 |    2.158 | 
     | sb_wide/U157                               |                 | ND2D1BWP40                 | 0.251 | 0.000 |   0.738 |    2.158 | 
     | sb_wide/U157                               | A1 ^ -> ZN v    | ND2D1BWP40                 | 0.095 | 0.093 |   0.831 |    2.251 | 
     | sb_wide/U158                               |                 | OAI31D0BWP40               | 0.095 | 0.000 |   0.831 |    2.251 | 
     | sb_wide/U158                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.104 | 0.089 |   0.920 |    2.340 | 
     | sb_wide/U159                               |                 | OAI211D0BWP40              | 0.104 | 0.000 |   0.920 |    2.340 | 
     | sb_wide/U159                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.157 | 0.144 |   1.064 |    2.484 | 
     | sb_wide                                    | read_data[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.064 |    2.484 | 
     | U518                                       |                 | AOI21D1BWP40               | 0.157 | 0.000 |   1.064 |    2.484 | 
     | U518                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.280 | 0.281 |   1.345 |    2.765 | 
     | U519                                       |                 | ND3D0BWP40                 | 0.280 | 0.001 |   1.346 |    2.766 | 
     | U519                                       | A3 ^ -> ZN v    | ND3D0BWP40                 | 0.233 | 0.234 |   1.580 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.233 | 0.000 |   1.580 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   read_data[15]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.550
= Slack Time                    1.450
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.326 | 
     | CTS_ccl_a_buf_00013                        |                 | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |    1.328 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^      | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |    1.388 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                 | CKLNQD3BWP40               | 0.053 | 0.008 |  -0.054 |    1.396 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD3BWP40               | 0.083 | 0.085 |   0.031 |    1.481 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            |                 | DFQD0BWP40                 | 0.083 | 0.000 |   0.031 |    1.481 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.266 | 0.271 |   0.303 |    1.752 | 
     | sb_wide/U165                               |                 | OAI22D0BWP40               | 0.266 | 0.000 |   0.303 |    1.753 | 
     | sb_wide/U165                               | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.121 | 0.160 |   0.463 |    1.913 | 
     | sb_wide/U168                               |                 | NR4D1BWP40                 | 0.121 | 0.000 |   0.463 |    1.913 | 
     | sb_wide/U168                               | A2 v -> ZN ^    | NR4D1BWP40                 | 0.239 | 0.247 |   0.711 |    2.161 | 
     | sb_wide/U174                               |                 | ND2D0BWP40                 | 0.239 | 0.000 |   0.711 |    2.161 | 
     | sb_wide/U174                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.142 | 0.154 |   0.864 |    2.314 | 
     | sb_wide/U175                               |                 | OAI31D0BWP40               | 0.142 | 0.000 |   0.864 |    2.314 | 
     | sb_wide/U175                               | A3 v -> ZN ^    | OAI31D0BWP40               | 0.121 | 0.108 |   0.972 |    2.422 | 
     | sb_wide/U176                               |                 | OAI211D0BWP40              | 0.121 | 0.000 |   0.972 |    2.422 | 
     | sb_wide/U176                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.163 | 0.145 |   1.117 |    2.566 | 
     | sb_wide                                    | read_data[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.117 |    2.567 | 
     | U525                                       |                 | AOI21D1BWP40               | 0.163 | 0.000 |   1.117 |    2.567 | 
     | U525                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.273 | 0.261 |   1.378 |    2.827 | 
     | U526                                       |                 | ND3D1BWP40                 | 0.273 | 0.001 |   1.379 |    2.828 | 
     | U526                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.159 | 0.172 |   1.550 |    3.000 | 
     |                                            |                 | pe_tile_new_unq1           | 0.159 | 0.000 |   1.550 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   read_data[11]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.497
= Slack Time                    1.503
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                 |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^        |                            | 0.062 |       |  -0.124 |    1.380 | 
     | CTS_ccl_a_buf_00011                        |                 | CKBD20BWP40                | 0.062 | 0.001 |  -0.122 |    1.381 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^      | CKBD20BWP40                | 0.055 | 0.064 |  -0.058 |    1.446 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                 | CKLNQD2BWP40               | 0.056 | 0.004 |  -0.054 |    1.449 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^     | CKLNQD2BWP40               | 0.104 | 0.091 |   0.037 |    1.540 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                 | DFQD0BWP40                 | 0.104 | 0.001 |   0.037 |    1.541 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^     | DFQD0BWP40                 | 0.174 | 0.225 |   0.262 |    1.766 | 
     | sb_wide/U249                               |                 | OAI22D0BWP40               | 0.174 | 0.000 |   0.263 |    1.766 | 
     | sb_wide/U249                               | B1 ^ -> ZN v    | OAI22D0BWP40               | 0.127 | 0.147 |   0.410 |    1.914 | 
     | sb_wide/U253                               |                 | NR4D1BWP40                 | 0.127 | 0.000 |   0.410 |    1.914 | 
     | sb_wide/U253                               | A1 v -> ZN ^    | NR4D1BWP40                 | 0.256 | 0.238 |   0.648 |    2.152 | 
     | sb_wide/U259                               |                 | ND2D0BWP40                 | 0.256 | 0.000 |   0.648 |    2.152 | 
     | sb_wide/U259                               | A1 ^ -> ZN v    | ND2D0BWP40                 | 0.140 | 0.150 |   0.798 |    2.302 | 
     | sb_wide/U260                               |                 | OAI31D1BWP40               | 0.140 | 0.000 |   0.798 |    2.302 | 
     | sb_wide/U260                               | A3 v -> ZN ^    | OAI31D1BWP40               | 0.096 | 0.089 |   0.887 |    2.391 | 
     | sb_wide/U261                               |                 | OAI211D0BWP40              | 0.096 | 0.000 |   0.887 |    2.391 | 
     | sb_wide/U261                               | C ^ -> ZN v     | OAI211D0BWP40              | 0.180 | 0.154 |   1.041 |    2.545 | 
     | sb_wide                                    | read_data[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.041 |    2.545 | 
     | U560                                       |                 | AOI21D1BWP40               | 0.180 | 0.000 |   1.041 |    2.545 | 
     | U560                                       | A1 v -> ZN ^    | AOI21D1BWP40               | 0.294 | 0.288 |   1.329 |    2.833 | 
     | U561                                       |                 | ND3D1BWP40                 | 0.294 | 0.001 |   1.331 |    2.834 | 
     | U561                                       | A3 ^ -> ZN v    | ND3D1BWP40                 | 0.159 | 0.165 |   1.496 |    2.999 | 
     |                                            |                 | pe_tile_new_unq1           | 0.159 | 0.001 |   1.497 |    3.000 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   read_data[20]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_4_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.282
= Slack Time                    1.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.594 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.596 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.660 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.666 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.666 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    1.743 | 
     | test_pe/inp_code_reg_4_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    1.746 | 
     | test_pe/inp_code_reg_4_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.034 | 0.160 |   0.189 |    1.907 | 
     | test_pe/U105                       |                 | INR2D1BWP40                     | 0.034 | 0.000 |   0.189 |    1.907 | 
     | test_pe/U105                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.061 | 0.048 |   0.237 |    1.955 | 
     | test_pe                            | read_data[20] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    1.955 | 
     | U486                               |                 | AOI22D0BWP40                    | 0.061 | 0.000 |   0.237 |    1.955 | 
     | U486                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.162 | 0.121 |   0.358 |    2.076 | 
     | U487                               |                 | ND2D0BWP40                      | 0.162 | 0.000 |   0.358 |    2.076 | 
     | U487                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.093 | 0.104 |   0.462 |    2.180 | 
     | U488                               |                 | AOI21D0BWP40                    | 0.093 | 0.000 |   0.462 |    2.180 | 
     | U488                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.240 | 0.226 |   0.688 |    2.406 | 
     | FE_PDC5_n592                       |                 | BUFFD0BWP40                     | 0.240 | 0.000 |   0.688 |    2.406 | 
     | FE_PDC5_n592                       | I ^ -> Z ^      | BUFFD0BWP40                     | 0.316 | 0.328 |   1.016 |    2.734 | 
     | U489                               |                 | ND3D0BWP40                      | 0.316 | 0.003 |   1.019 |    2.737 | 
     | U489                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.241 | 0.263 |   1.282 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.241 | 0.000 |   1.282 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   read_data[25]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_9_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.098
= Slack Time                    1.902
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.779 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.780 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.844 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.850 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.850 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    1.928 | 
     | test_pe/inp_code_reg_9_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    1.931 | 
     | test_pe/inp_code_reg_9_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.030 | 0.157 |   0.186 |    2.088 | 
     | test_pe/U101                       |                 | INR2D1BWP40                     | 0.030 | 0.000 |   0.186 |    2.088 | 
     | test_pe/U101                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.069 | 0.051 |   0.237 |    2.139 | 
     | test_pe                            | read_data[25] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    2.139 | 
     | U458                               |                 | AOI22D0BWP40                    | 0.069 | 0.000 |   0.237 |    2.139 | 
     | U458                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.168 | 0.134 |   0.371 |    2.273 | 
     | U459                               |                 | ND2D0BWP40                      | 0.168 | 0.000 |   0.371 |    2.274 | 
     | U459                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.058 | 0.068 |   0.439 |    2.342 | 
     | U460                               |                 | AOI21D0BWP40                    | 0.058 | 0.000 |   0.439 |    2.342 | 
     | U460                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.200 | 0.152 |   0.591 |    2.493 | 
     | FE_PDC2_n559                       |                 | BUFFD1BWP40                     | 0.200 | 0.000 |   0.592 |    2.494 | 
     | FE_PDC2_n559                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.248 | 0.259 |   0.850 |    2.752 | 
     | U461                               |                 | ND3D0BWP40                      | 0.248 | 0.004 |   0.855 |    2.757 | 
     | U461                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.247 | 0.243 |   1.097 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.247 | 0.001 |   1.098 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   read_data[19]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_3_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.071
= Slack Time                    1.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.805 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.807 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.871 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.877 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.877 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    1.954 | 
     | test_pe/inp_code_reg_3_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    1.957 | 
     | test_pe/inp_code_reg_3_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.033 | 0.160 |   0.189 |    2.118 | 
     | test_pe/U98                        |                 | CKND1BWP40                      | 0.033 | 0.000 |   0.189 |    2.118 | 
     | test_pe/U98                        | I v -> ZN ^     | CKND1BWP40                      | 0.021 | 0.022 |   0.211 |    2.140 | 
     | test_pe/U99                        |                 | NR2D0BWP40                      | 0.021 | 0.000 |   0.211 |    2.140 | 
     | test_pe/U99                        | A2 ^ -> ZN v    | NR2D0BWP40                      | 0.076 | 0.029 |   0.240 |    2.169 | 
     | test_pe                            | read_data[19] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.240 |    2.169 | 
     | U444                               |                 | AOI22D0BWP40                    | 0.076 | 0.000 |   0.240 |    2.169 | 
     | U444                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.129 | 0.083 |   0.323 |    2.252 | 
     | U445                               |                 | ND2D0BWP40                      | 0.129 | 0.000 |   0.323 |    2.252 | 
     | U445                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.083 | 0.095 |   0.418 |    2.347 | 
     | U446                               |                 | AOI21D0BWP40                    | 0.083 | 0.000 |   0.418 |    2.347 | 
     | U446                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.192 | 0.169 |   0.588 |    2.516 | 
     | FE_PDC4_n547                       |                 | BUFFD1BWP40                     | 0.192 | 0.000 |   0.588 |    2.516 | 
     | FE_PDC4_n547                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.237 | 0.249 |   0.836 |    2.765 | 
     | U447                               |                 | ND3D1BWP40                      | 0.237 | 0.004 |   0.840 |    2.769 | 
     | U447                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.198 | 0.230 |   1.070 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.198 | 0.001 |   1.071 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   read_data[24]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_8_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.064
= Slack Time                    1.936
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.812 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.814 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.878 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.884 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.884 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    1.961 | 
     | test_pe/inp_code_reg_8_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    1.964 | 
     | test_pe/inp_code_reg_8_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.027 | 0.156 |   0.184 |    2.120 | 
     | test_pe/U96                        |                 | INR2D1BWP40                     | 0.027 | 0.000 |   0.184 |    2.120 | 
     | test_pe/U96                        | A1 v -> ZN v    | INR2D1BWP40                     | 0.071 | 0.052 |   0.236 |    2.172 | 
     | test_pe                            | read_data[24] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |    2.173 | 
     | U430                               |                 | AOI22D0BWP40                    | 0.071 | 0.000 |   0.237 |    2.173 | 
     | U430                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.179 | 0.149 |   0.386 |    2.321 | 
     | U431                               |                 | ND2D0BWP40                      | 0.179 | 0.000 |   0.386 |    2.321 | 
     | U431                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.068 | 0.085 |   0.470 |    2.406 | 
     | U432                               |                 | AOI21D1BWP40                    | 0.068 | 0.000 |   0.470 |    2.406 | 
     | U432                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.197 | 0.160 |   0.631 |    2.567 | 
     | FE_PDC0_n535                       |                 | BUFFD1BWP40                     | 0.197 | 0.000 |   0.631 |    2.567 | 
     | FE_PDC0_n535                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.196 | 0.226 |   0.857 |    2.793 | 
     | U433                               |                 | ND3D0BWP40                      | 0.197 | 0.002 |   0.859 |    2.795 | 
     | U433                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.214 | 0.204 |   1.064 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.214 | 0.001 |   1.064 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   read_data[23]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_7_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.982
= Slack Time                    2.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.894 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.895 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.960 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.965 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.965 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.043 | 
     | test_pe/inp_code_reg_7_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    2.046 | 
     | test_pe/inp_code_reg_7_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.018 | 0.148 |   0.177 |    2.194 | 
     | test_pe/U90                        |                 | AN2D1BWP40                      | 0.018 | 0.000 |   0.177 |    2.194 | 
     | test_pe/U90                        | A1 v -> Z v     | AN2D1BWP40                      | 0.030 | 0.045 |   0.221 |    2.239 | 
     | test_pe                            | read_data[23] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.222 |    2.239 | 
     | U388                               |                 | AOI22D0BWP40                    | 0.030 | 0.000 |   0.222 |    2.239 | 
     | U388                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.130 | 0.071 |   0.292 |    2.310 | 
     | U389                               |                 | ND2D0BWP40                      | 0.130 | 0.000 |   0.292 |    2.310 | 
     | U389                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.069 | 0.077 |   0.370 |    2.387 | 
     | U390                               |                 | AOI21D0BWP40                    | 0.069 | 0.000 |   0.370 |    2.387 | 
     | U390                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.164 | 0.111 |   0.481 |    2.498 | 
     | FE_PDC3_n499                       |                 | BUFFD1BWP40                     | 0.164 | 0.000 |   0.481 |    2.499 | 
     | FE_PDC3_n499                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.254 | 0.252 |   0.733 |    2.751 | 
     | U391                               |                 | ND3D0BWP40                      | 0.253 | 0.005 |   0.738 |    2.756 | 
     | U391                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.227 | 0.244 |   0.982 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.227 | 0.000 |   0.982 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   read_data[27]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_11_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.958
= Slack Time                    2.042
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.919 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.920 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    1.985 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    1.990 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    1.990 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.068 | 
     | test_pe/inp_code_reg_11_           |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    2.071 | 
     | test_pe/inp_code_reg_11_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.029 | 0.157 |   0.185 |    2.227 | 
     | test_pe/U100                       |                 | INR2D0BWP40                     | 0.029 | 0.000 |   0.185 |    2.227 | 
     | test_pe/U100                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.092 | 0.069 |   0.254 |    2.297 | 
     | test_pe                            | read_data[27] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.255 |    2.297 | 
     | U451                               |                 | AOI22D0BWP40                    | 0.092 | 0.000 |   0.255 |    2.297 | 
     | U451                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.146 | 0.108 |   0.363 |    2.405 | 
     | U452                               |                 | ND2D0BWP40                      | 0.146 | 0.000 |   0.363 |    2.405 | 
     | U452                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.097 | 0.103 |   0.466 |    2.509 | 
     | U453                               |                 | AOI21D1BWP40                    | 0.097 | 0.000 |   0.466 |    2.509 | 
     | U453                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.250 | 0.242 |   0.708 |    2.751 | 
     | U454                               |                 | ND3D0BWP40                      | 0.250 | 0.001 |   0.709 |    2.752 | 
     | U454                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.279 | 0.247 |   0.957 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.279 | 0.001 |   0.958 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   read_data[21]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_5_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.929
= Slack Time                    2.071
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.948 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.949 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.013 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.019 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.019 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.097 | 
     | test_pe/inp_code_reg_5_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.029 |    2.100 | 
     | test_pe/inp_code_reg_5_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.017 | 0.148 |   0.176 |    2.248 | 
     | test_pe/U92                        |                 | AN2D1BWP40                      | 0.017 | 0.000 |   0.176 |    2.248 | 
     | test_pe/U92                        | A1 v -> Z v     | AN2D1BWP40                      | 0.026 | 0.040 |   0.216 |    2.288 | 
     | test_pe                            | read_data[21] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.216 |    2.288 | 
     | U402                               |                 | AOI22D0BWP40                    | 0.026 | 0.000 |   0.216 |    2.288 | 
     | U402                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.131 | 0.070 |   0.286 |    2.357 | 
     | U403                               |                 | ND2D0BWP40                      | 0.131 | 0.000 |   0.286 |    2.357 | 
     | U403                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.130 | 0.141 |   0.427 |    2.498 | 
     | U404                               |                 | AOI21D1BWP40                    | 0.130 | 0.000 |   0.427 |    2.498 | 
     | U404                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.305 | 0.247 |   0.674 |    2.745 | 
     | U405                               |                 | ND3D0BWP40                      | 0.305 | 0.002 |   0.675 |    2.747 | 
     | U405                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.253 | 0.252 |   0.928 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.253 | 0.001 |   0.929 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   read_data[22]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_6_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.918
= Slack Time                    2.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.958 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.959 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.024 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.029 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.029 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.107 | 
     | test_pe/inp_code_reg_6_            |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.029 |    2.110 | 
     | test_pe/inp_code_reg_6_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.019 | 0.149 |   0.177 |    2.259 | 
     | test_pe/U91                        |                 | AN2D1BWP40                      | 0.019 | 0.000 |   0.178 |    2.259 | 
     | test_pe/U91                        | A1 v -> Z v     | AN2D1BWP40                      | 0.023 | 0.038 |   0.216 |    2.298 | 
     | test_pe                            | read_data[22] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.216 |    2.298 | 
     | U395                               |                 | AOI22D0BWP40                    | 0.023 | 0.000 |   0.216 |    2.298 | 
     | U395                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.141 | 0.076 |   0.292 |    2.374 | 
     | U396                               |                 | ND2D0BWP40                      | 0.141 | 0.000 |   0.292 |    2.374 | 
     | U396                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.098 | 0.102 |   0.394 |    2.476 | 
     | U397                               |                 | AOI21D1BWP40                    | 0.098 | 0.000 |   0.394 |    2.476 | 
     | U397                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.302 | 0.238 |   0.632 |    2.714 | 
     | U398                               |                 | ND3D0BWP40                      | 0.302 | 0.001 |   0.633 |    2.715 | 
     | U398                               | A3 ^ -> ZN v    | ND3D0BWP40                      | 0.257 | 0.285 |   0.918 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.257 | 0.000 |   0.918 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   read_data[29]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_13_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.907
= Slack Time                    2.093
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.969 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.971 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.035 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.041 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.041 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.118 | 
     | test_pe/inp_code_reg_13_           |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.029 |    2.121 | 
     | test_pe/inp_code_reg_13_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.035 | 0.163 |   0.192 |    2.284 | 
     | test_pe/U102                       |                 | INR2D0BWP40                     | 0.035 | 0.000 |   0.192 |    2.285 | 
     | test_pe/U102                       | A1 v -> ZN v    | INR2D0BWP40                     | 0.066 | 0.048 |   0.240 |    2.333 | 
     | test_pe                            | read_data[29] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.240 |    2.333 | 
     | U465                               |                 | AOI22D0BWP40                    | 0.066 | 0.000 |   0.240 |    2.333 | 
     | U465                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.153 | 0.109 |   0.349 |    2.442 | 
     | U466                               |                 | ND2D0BWP40                      | 0.153 | 0.000 |   0.349 |    2.442 | 
     | U466                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.129 | 0.144 |   0.493 |    2.586 | 
     | U467                               |                 | AOI21D1BWP40                    | 0.129 | 0.000 |   0.493 |    2.586 | 
     | U467                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.246 | 0.232 |   0.725 |    2.817 | 
     | U468                               |                 | ND3D1BWP40                      | 0.246 | 0.001 |   0.725 |    2.818 | 
     | U468                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.179 | 0.181 |   0.906 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.179 | 0.001 |   0.907 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   read_data[30]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_14_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.906
= Slack Time                    2.094
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.971 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.972 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.037 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.042 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.042 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.120 | 
     | test_pe/inp_code_reg_14_           |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.029 |    2.123 | 
     | test_pe/inp_code_reg_14_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.014 | 0.145 |   0.173 |    2.268 | 
     | test_pe/U93                        |                 | AN2D1BWP40                      | 0.014 | 0.000 |   0.173 |    2.268 | 
     | test_pe/U93                        | A1 v -> Z v     | AN2D1BWP40                      | 0.024 | 0.037 |   0.210 |    2.305 | 
     | test_pe                            | read_data[30] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.210 |    2.305 | 
     | U409                               |                 | AOI22D0BWP40                    | 0.024 | 0.000 |   0.210 |    2.305 | 
     | U409                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.113 | 0.055 |   0.265 |    2.359 | 
     | U410                               |                 | ND2D0BWP40                      | 0.113 | 0.000 |   0.265 |    2.359 | 
     | U410                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.098 | 0.103 |   0.368 |    2.463 | 
     | U411                               |                 | AOI21D0BWP40                    | 0.098 | 0.000 |   0.368 |    2.463 | 
     | U411                               | B v -> ZN ^     | AOI21D0BWP40                    | 0.165 | 0.125 |   0.494 |    2.588 | 
     | FE_PDC6_n517                       |                 | BUFFD1BWP40                     | 0.165 | 0.000 |   0.494 |    2.588 | 
     | FE_PDC6_n517                       | I ^ -> Z ^      | BUFFD1BWP40                     | 0.252 | 0.224 |   0.718 |    2.812 | 
     | U412                               |                 | ND3D1BWP40                      | 0.252 | 0.006 |   0.723 |    2.818 | 
     | U412                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.174 | 0.181 |   0.904 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.174 | 0.001 |   0.906 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   read_data[17]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_1_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.891
= Slack Time                    2.109
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.985 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.987 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.051 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.057 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.057 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.134 | 
     | test_pe/inp_code_reg_1_            |                 | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    2.137 | 
     | test_pe/inp_code_reg_1_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.069 | 0.183 |   0.211 |    2.319 | 
     | test_pe/U97                        |                 | INR2D1BWP40                     | 0.069 | 0.000 |   0.211 |    2.320 | 
     | test_pe/U97                        | A1 v -> ZN v    | INR2D1BWP40                     | 0.057 | 0.058 |   0.269 |    2.377 | 
     | test_pe                            | read_data[17] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.269 |    2.377 | 
     | U437                               |                 | AOI22D0BWP40                    | 0.057 | 0.000 |   0.269 |    2.377 | 
     | U437                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.123 | 0.083 |   0.351 |    2.460 | 
     | U438                               |                 | ND2D0BWP40                      | 0.123 | 0.000 |   0.351 |    2.460 | 
     | U438                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.077 | 0.076 |   0.428 |    2.537 | 
     | U439                               |                 | AOI21D1BWP40                    | 0.077 | 0.000 |   0.428 |    2.537 | 
     | U439                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.277 | 0.251 |   0.679 |    2.787 | 
     | U440                               |                 | ND3D1BWP40                      | 0.277 | 0.001 |   0.680 |    2.788 | 
     | U440                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.177 | 0.212 |   0.891 |    3.000 | 
     |                                    |                 | pe_tile_new_unq1                | 0.177 | 0.000 |   0.891 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   read_data[26]              (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_10_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.889
= Slack Time                    2.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    1.988 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    1.989 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.053 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.059 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.059 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.137 | 
     | test_pe/inp_code_reg_10_           |                 | DFCNQD1BWP40                    | 0.051 | 0.003 |   0.028 |    2.139 | 
     | test_pe/inp_code_reg_10_           | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.031 | 0.159 |   0.187 |    2.298 | 
     | test_pe/U95                        |                 | INR2D0BWP40                     | 0.031 | 0.000 |   0.187 |    2.298 | 
     | test_pe/U95                        | A1 v -> ZN v    | INR2D0BWP40                     | 0.082 | 0.055 |   0.243 |    2.354 | 
     | test_pe                            | read_data[26] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.243 |    2.354 | 
     | U423                               |                 | AOI22D0BWP40                    | 0.082 | 0.000 |   0.243 |    2.354 | 
     | U423                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.141 | 0.100 |   0.343 |    2.454 | 
     | U424                               |                 | ND2D0BWP40                      | 0.141 | 0.000 |   0.343 |    2.454 | 
     | U424                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.089 | 0.107 |   0.450 |    2.561 | 
     | U425                               |                 | AOI21D1BWP40                    | 0.089 | 0.000 |   0.450 |    2.561 | 
     | U425                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.262 | 0.259 |   0.709 |    2.820 | 
     | U426                               |                 | ND3D1BWP40                      | 0.262 | 0.001 |   0.710 |    2.821 | 
     | U426                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.174 | 0.178 |   0.888 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.174 | 0.001 |   0.889 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   read_data[18]             (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_2_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  0.852
= Slack Time                    2.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc       |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |                 |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^        |                                 | 0.062 |       |  -0.124 |    2.025 | 
     | CTS_ccl_a_buf_00011                |                 | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    2.026 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^      | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    2.091 | 
     | test_pe                            | clk ^           | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    2.096 | 
     | test_pe/clk_gate_op_code_reg/latch |                 | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    2.096 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^     | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    2.174 | 
     | test_pe/inp_code_reg_2_            |                 | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    2.177 | 
     | test_pe/inp_code_reg_2_            | CP ^ -> Q v     | DFCNQD1BWP40                    | 0.030 | 0.159 |   0.187 |    2.335 | 
     | test_pe/U104                       |                 | INR2D1BWP40                     | 0.030 | 0.000 |   0.187 |    2.335 | 
     | test_pe/U104                       | A1 v -> ZN v    | INR2D1BWP40                     | 0.065 | 0.049 |   0.236 |    2.384 | 
     | test_pe                            | read_data[18] v | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.236 |    2.384 | 
     | U479                               |                 | AOI22D0BWP40                    | 0.065 | 0.000 |   0.236 |    2.384 | 
     | U479                               | A2 v -> ZN ^    | AOI22D0BWP40                    | 0.130 | 0.080 |   0.316 |    2.464 | 
     | U480                               |                 | ND2D0BWP40                      | 0.130 | 0.000 |   0.316 |    2.464 | 
     | U480                               | A2 ^ -> ZN v    | ND2D0BWP40                      | 0.089 | 0.093 |   0.409 |    2.557 | 
     | U481                               |                 | AOI21D1BWP40                    | 0.089 | 0.000 |   0.409 |    2.557 | 
     | U481                               | B v -> ZN ^     | AOI21D1BWP40                    | 0.234 | 0.232 |   0.641 |    2.789 | 
     | U482                               |                 | ND3D1BWP40                      | 0.234 | 0.000 |   0.641 |    2.789 | 
     | U482                               | A3 ^ -> ZN v    | ND3D1BWP40                      | 0.203 | 0.210 |   0.850 |    2.999 | 
     |                                    |                 | pe_tile_new_unq1                | 0.203 | 0.001 |   0.852 |    3.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

