
F411RE_Car_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a514  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  0800a6b4  0800a6b4  0001a6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeb4  0800aeb4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800aeb4  0800aeb4  0001aeb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aebc  0800aebc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aebc  0800aebc  0001aebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aec0  0800aec0  0001aec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800aec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c3c  20000070  0800af34  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00003804  20009cac  0800af34  00029cac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005e1ac  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008d1b  00000000  00000000  0007e24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020d8  00000000  00000000  00086f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00005c10  00000000  00000000  00089040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021bfd  00000000  00000000  0008ec50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00045ca8  00000000  00000000  000b084d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4a5d  00000000  00000000  000f64f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001aaf52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d80  00000000  00000000  001aafa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00032288  00000000  00000000  001b2d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a69c 	.word	0x0800a69c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800a69c 	.word	0x0800a69c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <Motor_Init>:
 * @note
 */
void Motor_Init(void)
{
	/* Initialize hardware layer (motor shield driver) */
	__MOTOR_HWInit();
 8000578:	f000 b896 	b.w	80006a8 <__MOTOR_HWInit>

0800057c <Motor_ApplyWheelChanges>:
 * @note	Update g_ShiftRegisterByteToSet value through Motor_ConfigWheelDirection() prior to calling
 * 			this function
 */
void Motor_ApplyWheelChanges(void)
{
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 800057c:	4b01      	ldr	r3, [pc, #4]	; (8000584 <Motor_ApplyWheelChanges+0x8>)
 800057e:	7818      	ldrb	r0, [r3, #0]
 8000580:	f000 b89a 	b.w	80006b8 <__MOTOR_SetShiftRegister>
 8000584:	2000008c 	.word	0x2000008c

08000588 <Motor_ConfigWheelDirection>:
 * @param
 * @note	SR output pin QA might represent LSbit, while QH might represent MSbit
 */
void Motor_ConfigWheelDirection(E_MotorWheel_Pos MotorWheel, E_Dir_SingleWheel WheelDirection)
{
	switch(MotorWheel)
 8000588:	2833      	cmp	r0, #51	; 0x33
 800058a:	d01b      	beq.n	80005c4 <Motor_ConfigWheelDirection+0x3c>
 800058c:	d80b      	bhi.n	80005a6 <Motor_ConfigWheelDirection+0x1e>
 800058e:	2811      	cmp	r0, #17
 8000590:	d024      	beq.n	80005dc <Motor_ConfigWheelDirection+0x54>
 8000592:	2822      	cmp	r0, #34	; 0x22
 8000594:	f040 8084 	bne.w	80006a0 <Motor_ConfigWheelDirection+0x118>
	{
		case MOTWHEEL_REARRIGHT:
		{
			/* Rear Right Wheel (M2) Selection and direction controlled by pins M2A and M2B */
			switch(WheelDirection)
 8000598:	2901      	cmp	r1, #1
 800059a:	d063      	beq.n	8000664 <Motor_ConfigWheelDirection+0xdc>
 800059c:	2910      	cmp	r1, #16
 800059e:	d043      	beq.n	8000628 <Motor_ConfigWheelDirection+0xa0>
 80005a0:	2900      	cmp	r1, #0
 80005a2:	d03b      	beq.n	800061c <Motor_ConfigWheelDirection+0x94>
				}
			}
			break;
		}
	}
}
 80005a4:	4770      	bx	lr
	switch(MotorWheel)
 80005a6:	2844      	cmp	r0, #68	; 0x44
 80005a8:	d10b      	bne.n	80005c2 <Motor_ConfigWheelDirection+0x3a>
			switch(WheelDirection)
 80005aa:	2901      	cmp	r1, #1
 80005ac:	d06e      	beq.n	800068c <Motor_ConfigWheelDirection+0x104>
 80005ae:	2910      	cmp	r1, #16
 80005b0:	d044      	beq.n	800063c <Motor_ConfigWheelDirection+0xb4>
 80005b2:	2900      	cmp	r1, #0
 80005b4:	d1f6      	bne.n	80005a4 <Motor_ConfigWheelDirection+0x1c>
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80005b6:	4a3b      	ldr	r2, [pc, #236]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 80005b8:	7813      	ldrb	r3, [r2, #0]
 80005ba:	f003 03fa 	and.w	r3, r3, #250	; 0xfa
 80005be:	7013      	strb	r3, [r2, #0]
					break;
 80005c0:	4770      	bx	lr
 80005c2:	4770      	bx	lr
			switch(WheelDirection)
 80005c4:	2901      	cmp	r1, #1
 80005c6:	d057      	beq.n	8000678 <Motor_ConfigWheelDirection+0xf0>
 80005c8:	2910      	cmp	r1, #16
 80005ca:	d01d      	beq.n	8000608 <Motor_ConfigWheelDirection+0x80>
 80005cc:	2900      	cmp	r1, #0
 80005ce:	d1e9      	bne.n	80005a4 <Motor_ConfigWheelDirection+0x1c>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80005d0:	4a34      	ldr	r2, [pc, #208]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 80005d2:	7813      	ldrb	r3, [r2, #0]
 80005d4:	f003 037d 	and.w	r3, r3, #125	; 0x7d
 80005d8:	7013      	strb	r3, [r2, #0]
					break;
 80005da:	4770      	bx	lr
			switch(WheelDirection)
 80005dc:	2901      	cmp	r1, #1
 80005de:	d037      	beq.n	8000650 <Motor_ConfigWheelDirection+0xc8>
 80005e0:	2910      	cmp	r1, #16
 80005e2:	d007      	beq.n	80005f4 <Motor_ConfigWheelDirection+0x6c>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	d1dd      	bne.n	80005a4 <Motor_ConfigWheelDirection+0x1c>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80005e8:	4a2e      	ldr	r2, [pc, #184]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 80005ea:	7813      	ldrb	r3, [r2, #0]
 80005ec:	f003 03cf 	and.w	r3, r3, #207	; 0xcf
 80005f0:	7013      	strb	r3, [r2, #0]
					break;
 80005f2:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80005f4:	4b2b      	ldr	r3, [pc, #172]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 80005f6:	781a      	ldrb	r2, [r3, #0]
 80005f8:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80005fc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 80005fe:	781a      	ldrb	r2, [r3, #0]
 8000600:	f042 0220 	orr.w	r2, r2, #32
 8000604:	701a      	strb	r2, [r3, #0]
					break;
 8000606:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000608:	4b26      	ldr	r3, [pc, #152]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800060a:	781a      	ldrb	r2, [r3, #0]
 800060c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000610:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000612:	781a      	ldrb	r2, [r3, #0]
 8000614:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000618:	701a      	strb	r2, [r3, #0]
					break;
 800061a:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 800061c:	4a21      	ldr	r2, [pc, #132]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800061e:	7813      	ldrb	r3, [r2, #0]
 8000620:	f003 03b7 	and.w	r3, r3, #183	; 0xb7
 8000624:	7013      	strb	r3, [r2, #0]
					break;
 8000626:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000628:	4b1e      	ldr	r3, [pc, #120]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800062a:	781a      	ldrb	r2, [r3, #0]
 800062c:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000630:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000632:	781a      	ldrb	r2, [r3, #0]
 8000634:	f042 0208 	orr.w	r2, r2, #8
 8000638:	701a      	strb	r2, [r3, #0]
					break;
 800063a:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800063c:	4b19      	ldr	r3, [pc, #100]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800063e:	781a      	ldrb	r2, [r3, #0]
 8000640:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000644:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000646:	781a      	ldrb	r2, [r3, #0]
 8000648:	f042 0204 	orr.w	r2, r2, #4
 800064c:	701a      	strb	r2, [r3, #0]
					break;
 800064e:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000650:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 8000652:	781a      	ldrb	r2, [r3, #0]
 8000654:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000658:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	f042 0210 	orr.w	r2, r2, #16
 8000660:	701a      	strb	r2, [r3, #0]
					break;
 8000662:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 8000666:	781a      	ldrb	r2, [r3, #0]
 8000668:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800066c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 800066e:	781a      	ldrb	r2, [r3, #0]
 8000670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000674:	701a      	strb	r2, [r3, #0]
					break;
 8000676:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800067a:	781a      	ldrb	r2, [r3, #0]
 800067c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000680:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000682:	781a      	ldrb	r2, [r3, #0]
 8000684:	f042 0202 	orr.w	r2, r2, #2
 8000688:	701a      	strb	r2, [r3, #0]
					break;
 800068a:	4770      	bx	lr
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800068c:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <Motor_ConfigWheelDirection+0x11c>)
 800068e:	781a      	ldrb	r2, [r3, #0]
 8000690:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000694:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 8000696:	781a      	ldrb	r2, [r3, #0]
 8000698:	f042 0201 	orr.w	r2, r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
}
 800069e:	e781      	b.n	80005a4 <Motor_ConfigWheelDirection+0x1c>
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	2000008c 	.word	0x2000008c

080006a8 <__MOTOR_HWInit>:
 * @note
 */
static void __MOTOR_EnableShiftRegister(void)
{
	/* The input pin is negated, and by default, the Shift Register is disabled */
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 80006a8:	4802      	ldr	r0, [pc, #8]	; (80006b4 <__MOTOR_HWInit+0xc>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	2120      	movs	r1, #32
 80006ae:	f002 be81 	b.w	80033b4 <HAL_GPIO_WritePin>
 80006b2:	bf00      	nop
 80006b4:	40020400 	.word	0x40020400

080006b8 <__MOTOR_SetShiftRegister>:
 * 			QF = 0
 * 			QG = 0
 * 			QH = 0
 */
void __MOTOR_SetShiftRegister(uint8_t cByte)
{
 80006b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Variable declarations and assignments */
	g_RecentShiftRegisterByte = cByte;
 80006bc:	4b63      	ldr	r3, [pc, #396]	; (800084c <__MOTOR_SetShiftRegister+0x194>)
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 80006be:	4f64      	ldr	r7, [pc, #400]	; (8000850 <__MOTOR_SetShiftRegister+0x198>)
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 80006c0:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8000854 <__MOTOR_SetShiftRegister+0x19c>
	g_RecentShiftRegisterByte = cByte;
 80006c4:	7018      	strb	r0, [r3, #0]
{
 80006c6:	b084      	sub	sp, #16
 80006c8:	4605      	mov	r5, r0
	g_RecentShiftRegisterByte = cByte;
 80006ca:	2408      	movs	r4, #8
	for(volatile uint8_t i=0; i<0x7F; i++);
 80006cc:	2600      	movs	r6, #0

	/* Iterate through all 8-bits */
	for(uint8_t i=0; i<8; i++)
	{
		/* Check the zeroth bit each iteration. Note that bits sent must be from least order to highest order */
		if(temp & 0x1)
 80006ce:	f015 0301 	ands.w	r3, r5, #1
 80006d2:	f000 808e 	beq.w	80007f2 <__MOTOR_SetShiftRegister+0x13a>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 80006d6:	2201      	movs	r2, #1
 80006d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006dc:	4640      	mov	r0, r8
 80006de:	f002 fe69 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 80006e2:	f88d 600a 	strb.w	r6, [sp, #10]
 80006e6:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80006ea:	2b3e      	cmp	r3, #62	; 0x3e
 80006ec:	d809      	bhi.n	8000702 <__MOTOR_SetShiftRegister+0x4a>
 80006ee:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80006f2:	3301      	adds	r3, #1
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	f88d 300a 	strb.w	r3, [sp, #10]
 80006fa:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80006fe:	2b3e      	cmp	r3, #62	; 0x3e
 8000700:	d9f5      	bls.n	80006ee <__MOTOR_SetShiftRegister+0x36>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	4611      	mov	r1, r2
 8000706:	4638      	mov	r0, r7
 8000708:	f002 fe54 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 800070c:	f88d 600b 	strb.w	r6, [sp, #11]
 8000710:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000714:	2b7e      	cmp	r3, #126	; 0x7e
 8000716:	d809      	bhi.n	800072c <__MOTOR_SetShiftRegister+0x74>
 8000718:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800071c:	3301      	adds	r3, #1
 800071e:	b2db      	uxtb	r3, r3
 8000720:	f88d 300b 	strb.w	r3, [sp, #11]
 8000724:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000728:	2b7e      	cmp	r3, #126	; 0x7e
 800072a:	d9f5      	bls.n	8000718 <__MOTOR_SetShiftRegister+0x60>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000732:	4640      	mov	r0, r8
 8000734:	f002 fe3e 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000738:	f88d 600c 	strb.w	r6, [sp, #12]
 800073c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000740:	2b3e      	cmp	r3, #62	; 0x3e
 8000742:	d809      	bhi.n	8000758 <__MOTOR_SetShiftRegister+0xa0>
 8000744:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000748:	3301      	adds	r3, #1
 800074a:	b2db      	uxtb	r3, r3
 800074c:	f88d 300c 	strb.w	r3, [sp, #12]
 8000750:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000754:	2b3e      	cmp	r3, #62	; 0x3e
 8000756:	d9f5      	bls.n	8000744 <__MOTOR_SetShiftRegister+0x8c>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2101      	movs	r1, #1
 800075c:	4638      	mov	r0, r7
 800075e:	f002 fe29 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000762:	f88d 6007 	strb.w	r6, [sp, #7]
 8000766:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800076a:	2b3e      	cmp	r3, #62	; 0x3e
			/* Send a LO over DIR_SER */
			__MOTOR_SetShiftRegisterBit(RESET);
		}

		/* Parse the following bits and set a small delay in between bit transfers */
		temp = temp >> 1;
 800076c:	ea4f 0555 	mov.w	r5, r5, lsr #1
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000770:	d809      	bhi.n	8000786 <__MOTOR_SetShiftRegister+0xce>
 8000772:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000776:	3301      	adds	r3, #1
 8000778:	b2db      	uxtb	r3, r3
 800077a:	f88d 3007 	strb.w	r3, [sp, #7]
 800077e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000782:	2b3e      	cmp	r3, #62	; 0x3e
 8000784:	d9f5      	bls.n	8000772 <__MOTOR_SetShiftRegister+0xba>
	for(uint8_t i=0; i<8; i++)
 8000786:	3c01      	subs	r4, #1
 8000788:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800078c:	d19f      	bne.n	80006ce <__MOTOR_SetShiftRegister+0x16>
#if PRIORITIZE_SR_DATA_TRF
	taskEXIT_CRITICAL();
#endif

	/* A pulse must be sent to DIR_LATCH to output byte configured in Shift Register to its output pins */
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 800078e:	4831      	ldr	r0, [pc, #196]	; (8000854 <__MOTOR_SetShiftRegister+0x19c>)
 8000790:	2201      	movs	r2, #1
 8000792:	2140      	movs	r1, #64	; 0x40
 8000794:	f002 fe0e 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000798:	f88d 4009 	strb.w	r4, [sp, #9]
 800079c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80007a0:	2bff      	cmp	r3, #255	; 0xff
 80007a2:	d009      	beq.n	80007b8 <__MOTOR_SetShiftRegister+0x100>
 80007a4:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80007a8:	3301      	adds	r3, #1
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	f88d 3009 	strb.w	r3, [sp, #9]
 80007b0:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80007b4:	2bff      	cmp	r3, #255	; 0xff
 80007b6:	d1f5      	bne.n	80007a4 <__MOTOR_SetShiftRegister+0xec>
	__MOTOR_ShiftRegister_Delay();
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 80007b8:	4826      	ldr	r0, [pc, #152]	; (8000854 <__MOTOR_SetShiftRegister+0x19c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	2140      	movs	r1, #64	; 0x40
 80007be:	f002 fdf9 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 80007c2:	2300      	movs	r3, #0
 80007c4:	f88d 3008 	strb.w	r3, [sp, #8]
 80007c8:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80007cc:	2bff      	cmp	r3, #255	; 0xff
 80007ce:	d009      	beq.n	80007e4 <__MOTOR_SetShiftRegister+0x12c>
 80007d0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80007d4:	3301      	adds	r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	f88d 3008 	strb.w	r3, [sp, #8]
 80007dc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80007e0:	2bff      	cmp	r3, #255	; 0xff
 80007e2:	d1f5      	bne.n	80007d0 <__MOTOR_SetShiftRegister+0x118>
	__MOTOR_ShiftRegister_Delay();

}
 80007e4:	b004      	add	sp, #16
 80007e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for(volatile uint8_t i=0; i<0x3F; i++);
 80007ea:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80007ee:	3301      	adds	r3, #1
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f88d 300d 	strb.w	r3, [sp, #13]
 80007f6:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80007fa:	2b3e      	cmp	r3, #62	; 0x3e
 80007fc:	d9f5      	bls.n	80007ea <__MOTOR_SetShiftRegister+0x132>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	4611      	mov	r1, r2
 8000802:	4638      	mov	r0, r7
 8000804:	f002 fdd6 	bl	80033b4 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000808:	f88d 600e 	strb.w	r6, [sp, #14]
 800080c:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000810:	2b7e      	cmp	r3, #126	; 0x7e
 8000812:	d809      	bhi.n	8000828 <__MOTOR_SetShiftRegister+0x170>
 8000814:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000818:	3301      	adds	r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	f88d 300e 	strb.w	r3, [sp, #14]
 8000820:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000824:	2b7e      	cmp	r3, #126	; 0x7e
 8000826:	d9f5      	bls.n	8000814 <__MOTOR_SetShiftRegister+0x15c>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000828:	f88d 600f 	strb.w	r6, [sp, #15]
 800082c:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000830:	2b3e      	cmp	r3, #62	; 0x3e
 8000832:	d891      	bhi.n	8000758 <__MOTOR_SetShiftRegister+0xa0>
 8000834:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000838:	3301      	adds	r3, #1
 800083a:	b2db      	uxtb	r3, r3
 800083c:	f88d 300f 	strb.w	r3, [sp, #15]
 8000840:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000844:	2b3e      	cmp	r3, #62	; 0x3e
 8000846:	d9f5      	bls.n	8000834 <__MOTOR_SetShiftRegister+0x17c>
 8000848:	e786      	b.n	8000758 <__MOTOR_SetShiftRegister+0xa0>
 800084a:	bf00      	nop
 800084c:	2000008d 	.word	0x2000008d
 8000850:	40020800 	.word	0x40020800
 8000854:	40020400 	.word	0x40020400

08000858 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085c:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <HCI_TL_SPI_Init+0x70>)

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800085e:	481b      	ldr	r0, [pc, #108]	; (80008cc <HCI_TL_SPI_Init+0x74>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	2100      	movs	r1, #0
 8000862:	9101      	str	r1, [sp, #4]
 8000864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000866:	f042 0201 	orr.w	r2, r2, #1
 800086a:	631a      	str	r2, [r3, #48]	; 0x30
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	9104      	str	r1, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000870:	f003 0301 	and.w	r3, r3, #1
 8000874:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000876:	4b16      	ldr	r3, [pc, #88]	; (80008d0 <HCI_TL_SPI_Init+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000878:	9c01      	ldr	r4, [sp, #4]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800087a:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 800087c:	2201      	movs	r2, #1
 800087e:	e9cd 2302 	strd	r2, r3, [sp, #8]

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000882:	2400      	movs	r4, #0
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000884:	f002 fb7e 	bl	8002f84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000888:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800088a:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800088c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000890:	2301      	movs	r3, #1
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000892:	480e      	ldr	r0, [pc, #56]	; (80008cc <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000894:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000898:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800089c:	f002 fb72 	bl	8002f84 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80008a0:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80008a2:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80008a4:	2202      	movs	r2, #2
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80008a6:	4809      	ldr	r0, [pc, #36]	; (80008cc <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80008a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80008ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80008b0:	f002 fb68 	bl	8002f84 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80008b4:	2201      	movs	r2, #1
 80008b6:	2102      	movs	r1, #2
 80008b8:	4804      	ldr	r0, [pc, #16]	; (80008cc <HCI_TL_SPI_Init+0x74>)
 80008ba:	f002 fd7b 	bl	80033b4 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 80008be:	f000 ff63 	bl	8001788 <BSP_SPI1_Init>
}
 80008c2:	b009      	add	sp, #36	; 0x24
 80008c4:	bd30      	pop	{r4, r5, pc}
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020000 	.word	0x40020000
 80008d0:	10110000 	.word	0x10110000

080008d4 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80008d4:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80008d6:	4807      	ldr	r0, [pc, #28]	; (80008f4 <HCI_TL_SPI_DeInit+0x20>)
 80008d8:	2101      	movs	r1, #1
 80008da:	f002 fca3 	bl	8003224 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <HCI_TL_SPI_DeInit+0x20>)
 80008e0:	2102      	movs	r1, #2
 80008e2:	f002 fc9f 	bl	8003224 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 80008e6:	4803      	ldr	r0, [pc, #12]	; (80008f4 <HCI_TL_SPI_DeInit+0x20>)
 80008e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ec:	f002 fc9a 	bl	8003224 <HAL_GPIO_DeInit>
  return 0;
}
 80008f0:	2000      	movs	r0, #0
 80008f2:	bd08      	pop	{r3, pc}
 80008f4:	40020000 	.word	0x40020000

080008f8 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80008f8:	b510      	push	{r4, lr}
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80008fa:	4c0d      	ldr	r4, [pc, #52]	; (8000930 <HCI_TL_SPI_Reset+0x38>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	4620      	mov	r0, r4
 8000900:	2102      	movs	r1, #2
 8000902:	f002 fd57 	bl	80033b4 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000906:	4620      	mov	r0, r4
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800090e:	f002 fd51 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000912:	2005      	movs	r0, #5
 8000914:	f001 fda0 	bl	8002458 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000918:	4620      	mov	r0, r4
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000920:	f002 fd48 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000924:	2005      	movs	r0, #5
 8000926:	f001 fd97 	bl	8002458 <HAL_Delay>
  return 0;
}
 800092a:	2000      	movs	r0, #0
 800092c:	bd10      	pop	{r4, pc}
 800092e:	bf00      	nop
 8000930:	40020000 	.word	0x40020000

08000934 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000934:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_00 = 0x00;
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000936:	4b1f      	ldr	r3, [pc, #124]	; (80009b4 <HCI_TL_SPI_Receive+0x80>)
{
 8000938:	4606      	mov	r6, r0
 800093a:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800093c:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000940:	b087      	sub	sp, #28
  uint8_t char_00 = 0x00;
 8000942:	2400      	movs	r4, #0
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000944:	9002      	str	r0, [sp, #8]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000946:	2006      	movs	r0, #6
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000948:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t char_00 = 0x00;
 800094c:	f88d 4006 	strb.w	r4, [sp, #6]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000950:	f002 f856 	bl	8002a00 <HAL_NVIC_DisableIRQ>
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000954:	4818      	ldr	r0, [pc, #96]	; (80009b8 <HCI_TL_SPI_Receive+0x84>)
 8000956:	4622      	mov	r2, r4
 8000958:	2102      	movs	r1, #2
 800095a:	f002 fd2b 	bl	80033b4 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800095e:	2205      	movs	r2, #5
 8000960:	a904      	add	r1, sp, #16
 8000962:	a802      	add	r0, sp, #8
 8000964:	f000 feda 	bl	800171c <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000968:	f89d 5014 	ldrb.w	r5, [sp, #20]
 800096c:	f89d 3013 	ldrb.w	r3, [sp, #19]

  if(byte_count > 0)
 8000970:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
 8000974:	d013      	beq.n	800099e <HCI_TL_SPI_Receive+0x6a>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000976:	42bd      	cmp	r5, r7
 8000978:	bf28      	it	cs
 800097a:	463d      	movcs	r5, r7
    {
      byte_count = size;
    }

    for(len = 0; len < byte_count; len++)
 800097c:	b17d      	cbz	r5, 800099e <HCI_TL_SPI_Receive+0x6a>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 800097e:	2201      	movs	r2, #1
 8000980:	f10d 0107 	add.w	r1, sp, #7
 8000984:	f10d 0006 	add.w	r0, sp, #6
 8000988:	f000 fec8 	bl	800171c <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 800098c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8000990:	5532      	strb	r2, [r6, r4]
    for(len = 0; len < byte_count; len++)
 8000992:	1c63      	adds	r3, r4, #1
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4295      	cmp	r5, r2
 8000998:	4614      	mov	r4, r2
 800099a:	d8f0      	bhi.n	800097e <HCI_TL_SPI_Receive+0x4a>
 800099c:	4615      	mov	r5, r2
    }
  }

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800099e:	2201      	movs	r2, #1
 80009a0:	2102      	movs	r1, #2
 80009a2:	4805      	ldr	r0, [pc, #20]	; (80009b8 <HCI_TL_SPI_Receive+0x84>)
 80009a4:	f002 fd06 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 80009a8:	2006      	movs	r0, #6
 80009aa:	f002 f815 	bl	80029d8 <HAL_NVIC_EnableIRQ>

  HCI_TL_SPI_Enable_IRQ();

  return len;
}
 80009ae:	4628      	mov	r0, r5
 80009b0:	b007      	add	sp, #28
 80009b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009b4:	0800a6b4 	.word	0x0800a6b4
 80009b8:	40020000 	.word	0x40020000

080009bc <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 80009bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80009c0:	4b2f      	ldr	r3, [pc, #188]	; (8000a80 <HCI_TL_SPI_Send+0xc4>)
    uint32_t tickstart_data_available = HAL_GetTick();

    result = 0;

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80009c2:	4e30      	ldr	r6, [pc, #192]	; (8000a84 <HCI_TL_SPI_Send+0xc8>)
{
 80009c4:	4681      	mov	r9, r0
 80009c6:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80009c8:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 80009cc:	b085      	sub	sp, #20
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80009ce:	9000      	str	r0, [sp, #0]
 80009d0:	f88d 1004 	strb.w	r1, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80009d4:	f001 fd3a 	bl	800244c <HAL_GetTick>
 80009d8:	4680      	mov	r8, r0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 80009da:	2006      	movs	r0, #6
 80009dc:	f002 f810 	bl	8002a00 <HAL_NVIC_DisableIRQ>
    uint32_t tickstart_data_available = HAL_GetTick();
 80009e0:	f001 fd34 	bl	800244c <HAL_GetTick>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
    uint32_t tickstart_data_available = HAL_GetTick();
 80009e6:	4605      	mov	r5, r0
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80009e8:	2102      	movs	r1, #2
 80009ea:	4630      	mov	r0, r6
 80009ec:	f002 fce2 	bl	80033b4 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80009f0:	e004      	b.n	80009fc <HCI_TL_SPI_Send+0x40>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80009f2:	f001 fd2b 	bl	800244c <HAL_GetTick>
 80009f6:	1b40      	subs	r0, r0, r5
 80009f8:	280f      	cmp	r0, #15
 80009fa:	d83a      	bhi.n	8000a72 <HCI_TL_SPI_Send+0xb6>
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80009fc:	4821      	ldr	r0, [pc, #132]	; (8000a84 <HCI_TL_SPI_Send+0xc8>)
 80009fe:	2101      	movs	r1, #1
 8000a00:	f002 fcc6 	bl	8003390 <HAL_GPIO_ReadPin>
    while(!IsDataAvailable())
 8000a04:	2801      	cmp	r0, #1
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000a06:	4604      	mov	r4, r0
    while(!IsDataAvailable())
 8000a08:	d1f3      	bne.n	80009f2 <HCI_TL_SPI_Send+0x36>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000a0a:	2205      	movs	r2, #5
 8000a0c:	a902      	add	r1, sp, #8
 8000a0e:	4668      	mov	r0, sp
 8000a10:	f000 fe84 	bl	800171c <BSP_SPI1_SendRecv>
    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000a14:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8000a18:	f89d 3009 	ldrb.w	r3, [sp, #9]
    if(rx_bytes >= size)
 8000a1c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a20:	42bb      	cmp	r3, r7
 8000a22:	d213      	bcs.n	8000a4c <HCI_TL_SPI_Send+0x90>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000a24:	4622      	mov	r2, r4
 8000a26:	2102      	movs	r1, #2
 8000a28:	4630      	mov	r0, r6
 8000a2a:	f002 fcc3 	bl	80033b4 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000a2e:	f001 fd0d 	bl	800244c <HAL_GetTick>
 8000a32:	eba0 0008 	sub.w	r0, r0, r8
 8000a36:	280f      	cmp	r0, #15
 8000a38:	d9d2      	bls.n	80009e0 <HCI_TL_SPI_Send+0x24>
      break;
 8000a3a:	f06f 0402 	mvn.w	r4, #2
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000a3e:	2006      	movs	r0, #6
 8000a40:	f001 ffca 	bl	80029d8 <HAL_NVIC_EnableIRQ>
}
 8000a44:	4620      	mov	r0, r4
 8000a46:	b005      	add	sp, #20
 8000a48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000a4c:	490e      	ldr	r1, [pc, #56]	; (8000a88 <HCI_TL_SPI_Send+0xcc>)
 8000a4e:	463a      	mov	r2, r7
 8000a50:	4648      	mov	r0, r9
 8000a52:	f000 fe63 	bl	800171c <BSP_SPI1_SendRecv>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000a56:	4622      	mov	r2, r4
 8000a58:	480a      	ldr	r0, [pc, #40]	; (8000a84 <HCI_TL_SPI_Send+0xc8>)
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	f002 fcaa 	bl	80033b4 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000a60:	f001 fcf4 	bl	800244c <HAL_GetTick>
 8000a64:	eba0 0008 	sub.w	r0, r0, r8
 8000a68:	280f      	cmp	r0, #15
 8000a6a:	bf98      	it	ls
 8000a6c:	2400      	movls	r4, #0
 8000a6e:	d9e6      	bls.n	8000a3e <HCI_TL_SPI_Send+0x82>
 8000a70:	e7e3      	b.n	8000a3a <HCI_TL_SPI_Send+0x7e>
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000a72:	4804      	ldr	r0, [pc, #16]	; (8000a84 <HCI_TL_SPI_Send+0xc8>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	2102      	movs	r1, #2
 8000a78:	f002 fc9c 	bl	80033b4 <HAL_GPIO_WritePin>
 8000a7c:	e7dd      	b.n	8000a3a <HCI_TL_SPI_Send+0x7e>
 8000a7e:	bf00      	nop
 8000a80:	0800a6bc 	.word	0x0800a6bc
 8000a84:	40020000 	.word	0x40020000
 8000a88:	20000090 	.word	0x20000090

08000a8c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8000a8c:	b510      	push	{r4, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000a8e:	4c07      	ldr	r4, [pc, #28]	; (8000aac <hci_tl_lowlevel_isr+0x20>)
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8000a90:	e002      	b.n	8000a98 <hci_tl_lowlevel_isr+0xc>
  {
    if (hci_notify_asynch_evt(NULL))
 8000a92:	f006 fb23 	bl	80070dc <hci_notify_asynch_evt>
 8000a96:	b940      	cbnz	r0, 8000aaa <hci_tl_lowlevel_isr+0x1e>
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000a98:	2101      	movs	r1, #1
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f002 fc78 	bl	8003390 <HAL_GPIO_ReadPin>
 8000aa0:	4603      	mov	r3, r0
  while(IsDataAvailable())
 8000aa2:	2b01      	cmp	r3, #1
    if (hci_notify_asynch_evt(NULL))
 8000aa4:	f04f 0000 	mov.w	r0, #0
  while(IsDataAvailable())
 8000aa8:	d0f3      	beq.n	8000a92 <hci_tl_lowlevel_isr+0x6>
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8000aaa:	bd10      	pop	{r4, pc}
 8000aac:	40020000 	.word	0x40020000

08000ab0 <hci_tl_lowlevel_init>:
{
 8000ab0:	b530      	push	{r4, r5, lr}
 8000ab2:	b089      	sub	sp, #36	; 0x24
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8000ab4:	4c11      	ldr	r4, [pc, #68]	; (8000afc <hci_tl_lowlevel_init+0x4c>)
  fops.Receive = HCI_TL_SPI_Receive;
 8000ab6:	4912      	ldr	r1, [pc, #72]	; (8000b00 <hci_tl_lowlevel_init+0x50>)
  fops.Init    = HCI_TL_SPI_Init;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <hci_tl_lowlevel_init+0x54>)
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8000aba:	4813      	ldr	r0, [pc, #76]	; (8000b08 <hci_tl_lowlevel_init+0x58>)
  fops.Send    = HCI_TL_SPI_Send;
 8000abc:	4d13      	ldr	r5, [pc, #76]	; (8000b0c <hci_tl_lowlevel_init+0x5c>)
  fops.Reset   = HCI_TL_SPI_Reset;
 8000abe:	4a14      	ldr	r2, [pc, #80]	; (8000b10 <hci_tl_lowlevel_init+0x60>)
  fops.Init    = HCI_TL_SPI_Init;
 8000ac0:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8000ac2:	9002      	str	r0, [sp, #8]
  fops.GetTick = BSP_GetTick;
 8000ac4:	4b13      	ldr	r3, [pc, #76]	; (8000b14 <hci_tl_lowlevel_init+0x64>)
 8000ac6:	9307      	str	r3, [sp, #28]
  hci_register_io_bus (&fops);
 8000ac8:	a801      	add	r0, sp, #4
  fops.Reset   = HCI_TL_SPI_Reset;
 8000aca:	9203      	str	r2, [sp, #12]
  fops.Receive = HCI_TL_SPI_Receive;
 8000acc:	e9cd 1504 	strd	r1, r5, [sp, #16]
  hci_register_io_bus (&fops);
 8000ad0:	f006 f9ea 	bl	8006ea8 <hci_register_io_bus>
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8000ad4:	4620      	mov	r0, r4
 8000ad6:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8000ada:	f002 fa1b 	bl	8002f14 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8000ade:	4a0e      	ldr	r2, [pc, #56]	; (8000b18 <hci_tl_lowlevel_init+0x68>)
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f002 fa10 	bl	8002f08 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2105      	movs	r1, #5
 8000aec:	2006      	movs	r0, #6
 8000aee:	f001 ff29 	bl	8002944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000af2:	2006      	movs	r0, #6
 8000af4:	f001 ff70 	bl	80029d8 <HAL_NVIC_EnableIRQ>
}
 8000af8:	b009      	add	sp, #36	; 0x24
 8000afa:	bd30      	pop	{r4, r5, pc}
 8000afc:	200098a4 	.word	0x200098a4
 8000b00:	08000935 	.word	0x08000935
 8000b04:	08000859 	.word	0x08000859
 8000b08:	080008d5 	.word	0x080008d5
 8000b0c:	080009bd 	.word	0x080009bd
 8000b10:	080008f9 	.word	0x080008f9
 8000b14:	08001749 	.word	0x08001749
 8000b18:	08000a8d 	.word	0x08000a8d

08000b1c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b1c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b1e:	4818      	ldr	r0, [pc, #96]	; (8000b80 <MX_ADC1_Init+0x64>)
 8000b20:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <MX_ADC1_Init+0x68>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b22:	4919      	ldr	r1, [pc, #100]	; (8000b88 <MX_ADC1_Init+0x6c>)
  hadc1.Instance = ADC1;
 8000b24:	6003      	str	r3, [r0, #0]
{
 8000b26:	b084      	sub	sp, #16
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b28:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b2c:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b2e:	6042      	str	r2, [r0, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8000b30:	2201      	movs	r2, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b32:	e9cd 3301 	strd	r3, r3, [sp, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b36:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b38:	6083      	str	r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3a:	9300      	str	r3, [sp, #0]
  hadc1.Init.ScanConvMode = DISABLE;
 8000b3c:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b3e:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b40:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b44:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b46:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b48:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4c:	9303      	str	r3, [sp, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b4e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b50:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b52:	f001 fc93 	bl	800247c <HAL_ADC_Init>
 8000b56:	b960      	cbnz	r0, 8000b72 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b58:	2202      	movs	r2, #2
 8000b5a:	2301      	movs	r3, #1
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b5c:	2400      	movs	r4, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b5e:	4808      	ldr	r0, [pc, #32]	; (8000b80 <MX_ADC1_Init+0x64>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b60:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b62:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_2;
 8000b64:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b68:	f001 fde4 	bl	8002734 <HAL_ADC_ConfigChannel>
 8000b6c:	b920      	cbnz	r0, 8000b78 <MX_ADC1_Init+0x5c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b6e:	b004      	add	sp, #16
 8000b70:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b72:	f001 f87b 	bl	8001c6c <Error_Handler>
 8000b76:	e7ef      	b.n	8000b58 <MX_ADC1_Init+0x3c>
    Error_Handler();
 8000b78:	f001 f878 	bl	8001c6c <Error_Handler>
}
 8000b7c:	b004      	add	sp, #16
 8000b7e:	bd10      	pop	{r4, pc}
 8000b80:	200098ac 	.word	0x200098ac
 8000b84:	40012000 	.word	0x40012000
 8000b88:	0f000001 	.word	0x0f000001

08000b8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b8c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000b8e:	6802      	ldr	r2, [r0, #0]
 8000b90:	4b24      	ldr	r3, [pc, #144]	; (8000c24 <HAL_ADC_MspInit+0x98>)
{
 8000b92:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8000b96:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000b9c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000ba0:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 8000ba2:	d001      	beq.n	8000ba8 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ba4:	b008      	add	sp, #32
 8000ba6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ba8:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000bac:	9400      	str	r4, [sp, #0]
 8000bae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 8000bb0:	4e1d      	ldr	r6, [pc, #116]	; (8000c28 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000bb6:	645a      	str	r2, [r3, #68]	; 0x44
 8000bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000bba:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000bbe:	9200      	str	r2, [sp, #0]
 8000bc0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	9401      	str	r4, [sp, #4]
 8000bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000bc6:	f042 0201 	orr.w	r2, r2, #1
 8000bca:	631a      	str	r2, [r3, #48]	; 0x30
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	a902      	add	r1, sp, #8
 8000bdc:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be0:	4812      	ldr	r0, [pc, #72]	; (8000c2c <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000be2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f002 f9cd 	bl	8002f84 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000bea:	4811      	ldr	r0, [pc, #68]	; (8000c30 <HAL_ADC_MspInit+0xa4>)
 8000bec:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000bee:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bf6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000bfa:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bfc:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c00:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c04:	e9c6 1204 	strd	r1, r2, [r6, #16]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000c08:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c0a:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c0c:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c0e:	f001 ff11 	bl	8002a34 <HAL_DMA_Init>
 8000c12:	b918      	cbnz	r0, 8000c1c <HAL_ADC_MspInit+0x90>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c14:	63ae      	str	r6, [r5, #56]	; 0x38
 8000c16:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8000c18:	b008      	add	sp, #32
 8000c1a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8000c1c:	f001 f826 	bl	8001c6c <Error_Handler>
 8000c20:	e7f8      	b.n	8000c14 <HAL_ADC_MspInit+0x88>
 8000c22:	bf00      	nop
 8000c24:	40012000 	.word	0x40012000
 8000c28:	200098f4 	.word	0x200098f4
 8000c2c:	40020000 	.word	0x40020000
 8000c30:	40026410 	.word	0x40026410

08000c34 <APP_UserEvtRx>:
{
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;

  if(hci_pckt->type == HCI_EVENT_PKT)
 8000c34:	7803      	ldrb	r3, [r0, #0]
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	d000      	beq.n	8000c3c <APP_UserEvtRx+0x8>
 8000c3a:	4770      	bx	lr
{
 8000c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000c3e:	7843      	ldrb	r3, [r0, #1]
 8000c40:	2b3e      	cmp	r3, #62	; 0x3e
{
 8000c42:	b083      	sub	sp, #12
 8000c44:	4605      	mov	r5, r0
    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000c46:	d042      	beq.n	8000cce <APP_UserEvtRx+0x9a>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
        }
      }
    }
    else if(event_pckt->evt == EVT_VENDOR)
 8000c48:	2bff      	cmp	r3, #255	; 0xff
 8000c4a:	d02f      	beq.n	8000cac <APP_UserEvtRx+0x78>
    }
    else
    {
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
      {
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c4c:	4c48      	ldr	r4, [pc, #288]	; (8000d70 <APP_UserEvtRx+0x13c>)
 8000c4e:	8822      	ldrh	r2, [r4, #0]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d103      	bne.n	8000c5c <APP_UserEvtRx+0x28>
        {
          hci_events_table[i].process((void *)event_pckt->data);
 8000c54:	6863      	ldr	r3, [r4, #4]
 8000c56:	3003      	adds	r0, #3
 8000c58:	4798      	blx	r3
 8000c5a:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c5c:	8922      	ldrh	r2, [r4, #8]
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d103      	bne.n	8000c6a <APP_UserEvtRx+0x36>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c62:	68e3      	ldr	r3, [r4, #12]
 8000c64:	1ce8      	adds	r0, r5, #3
 8000c66:	4798      	blx	r3
 8000c68:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c6a:	8a22      	ldrh	r2, [r4, #16]
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d103      	bne.n	8000c78 <APP_UserEvtRx+0x44>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c70:	6963      	ldr	r3, [r4, #20]
 8000c72:	1ce8      	adds	r0, r5, #3
 8000c74:	4798      	blx	r3
 8000c76:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c78:	8b22      	ldrh	r2, [r4, #24]
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d103      	bne.n	8000c86 <APP_UserEvtRx+0x52>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c7e:	69e3      	ldr	r3, [r4, #28]
 8000c80:	1ce8      	adds	r0, r5, #3
 8000c82:	4798      	blx	r3
 8000c84:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c86:	8c22      	ldrh	r2, [r4, #32]
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d103      	bne.n	8000c94 <APP_UserEvtRx+0x60>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c8e:	1ce8      	adds	r0, r5, #3
 8000c90:	4798      	blx	r3
 8000c92:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c94:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d103      	bne.n	8000ca2 <APP_UserEvtRx+0x6e>
          hci_events_table[i].process((void *)event_pckt->data);
 8000c9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c9c:	1ce8      	adds	r0, r5, #3
 8000c9e:	4798      	blx	r3
 8000ca0:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000ca2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d05c      	beq.n	8000d62 <APP_UserEvtRx+0x12e>
        }
      }
    }
  }
}
 8000ca8:	b003      	add	sp, #12
 8000caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cac:	4c31      	ldr	r4, [pc, #196]	; (8000d74 <APP_UserEvtRx+0x140>)
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000cae:	1d47      	adds	r7, r0, #5
 8000cb0:	f504 76ac 	add.w	r6, r4, #344	; 0x158
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8000cb4:	f8b5 2003 	ldrh.w	r2, [r5, #3]
 8000cb8:	f834 3c04 	ldrh.w	r3, [r4, #-4]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d102      	bne.n	8000cc6 <APP_UserEvtRx+0x92>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000cc0:	6823      	ldr	r3, [r4, #0]
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000cc6:	3408      	adds	r4, #8
 8000cc8:	42b4      	cmp	r4, r6
 8000cca:	d1f3      	bne.n	8000cb4 <APP_UserEvtRx+0x80>
 8000ccc:	e7ec      	b.n	8000ca8 <APP_UserEvtRx+0x74>
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000cce:	4c2a      	ldr	r4, [pc, #168]	; (8000d78 <APP_UserEvtRx+0x144>)
 8000cd0:	78c3      	ldrb	r3, [r0, #3]
 8000cd2:	8822      	ldrh	r2, [r4, #0]
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d103      	bne.n	8000ce0 <APP_UserEvtRx+0xac>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000cd8:	6863      	ldr	r3, [r4, #4]
 8000cda:	3004      	adds	r0, #4
 8000cdc:	4798      	blx	r3
 8000cde:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000ce0:	8922      	ldrh	r2, [r4, #8]
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d103      	bne.n	8000cee <APP_UserEvtRx+0xba>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000ce6:	68e3      	ldr	r3, [r4, #12]
 8000ce8:	1d28      	adds	r0, r5, #4
 8000cea:	4798      	blx	r3
 8000cec:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000cee:	8a22      	ldrh	r2, [r4, #16]
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d103      	bne.n	8000cfc <APP_UserEvtRx+0xc8>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000cf4:	6963      	ldr	r3, [r4, #20]
 8000cf6:	1d28      	adds	r0, r5, #4
 8000cf8:	4798      	blx	r3
 8000cfa:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000cfc:	8b22      	ldrh	r2, [r4, #24]
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d103      	bne.n	8000d0a <APP_UserEvtRx+0xd6>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d02:	69e3      	ldr	r3, [r4, #28]
 8000d04:	1d28      	adds	r0, r5, #4
 8000d06:	4798      	blx	r3
 8000d08:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d0a:	8c22      	ldrh	r2, [r4, #32]
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d103      	bne.n	8000d18 <APP_UserEvtRx+0xe4>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d12:	1d28      	adds	r0, r5, #4
 8000d14:	4798      	blx	r3
 8000d16:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d18:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d103      	bne.n	8000d26 <APP_UserEvtRx+0xf2>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d1e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d20:	1d28      	adds	r0, r5, #4
 8000d22:	4798      	blx	r3
 8000d24:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d26:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d103      	bne.n	8000d34 <APP_UserEvtRx+0x100>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d2e:	1d28      	adds	r0, r5, #4
 8000d30:	4798      	blx	r3
 8000d32:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d34:	8f22      	ldrh	r2, [r4, #56]	; 0x38
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d103      	bne.n	8000d42 <APP_UserEvtRx+0x10e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d3c:	1d28      	adds	r0, r5, #4
 8000d3e:	4798      	blx	r3
 8000d40:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d42:	f8b4 2040 	ldrh.w	r2, [r4, #64]	; 0x40
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d103      	bne.n	8000d52 <APP_UserEvtRx+0x11e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d4c:	1d28      	adds	r0, r5, #4
 8000d4e:	4798      	blx	r3
 8000d50:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000d52:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d1a6      	bne.n	8000ca8 <APP_UserEvtRx+0x74>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000d5a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d5c:	9301      	str	r3, [sp, #4]
 8000d5e:	1d28      	adds	r0, r5, #4
 8000d60:	e002      	b.n	8000d68 <APP_UserEvtRx+0x134>
          hci_events_table[i].process((void *)event_pckt->data);
 8000d62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d64:	9301      	str	r3, [sp, #4]
 8000d66:	1ce8      	adds	r0, r5, #3
}
 8000d68:	b003      	add	sp, #12
 8000d6a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hci_events_table[i].process((void *)event_pckt->data);
 8000d6e:	4718      	bx	r3
 8000d70:	0800ac24 	.word	0x0800ac24
 8000d74:	0800acb0 	.word	0x0800acb0
 8000d78:	0800ac5c 	.word	0x0800ac5c

08000d7c <BlueNRG_Init>:
{
 8000d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	hci_init(APP_UserEvtRx, NULL);
 8000d80:	2100      	movs	r1, #0
{
 8000d82:	b0b7      	sub	sp, #220	; 0xdc
	hci_init(APP_UserEvtRx, NULL);
 8000d84:	48d2      	ldr	r0, [pc, #840]	; (80010d0 <BlueNRG_Init+0x354>)
 8000d86:	f006 f863 	bl	8006e50 <hci_init>
	hci_reset();
 8000d8a:	f005 fd8b 	bl	80068a4 <hci_reset>
	HAL_Delay(2000);
 8000d8e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000d92:	f001 fb61 	bl	8002458 <HAL_Delay>
	ret = aci_hal_set_tx_power_level(1, 4);
 8000d96:	2104      	movs	r1, #4
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f006 f837 	bl	8006e0c <aci_hal_set_tx_power_level>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8000d9e:	2800      	cmp	r0, #0
 8000da0:	f040 81ec 	bne.w	800117c <BlueNRG_Init+0x400>
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000da4:	4bcb      	ldr	r3, [pc, #812]	; (80010d4 <BlueNRG_Init+0x358>)
 8000da6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000daa:	902e      	str	r0, [sp, #184]	; 0xb8
	ret = hci_le_rand(random_number);
 8000dac:	a832      	add	r0, sp, #200	; 0xc8
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000dae:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
	ret = hci_le_rand(random_number);
 8000db2:	f005 fdcb 	bl	800694c <hci_le_rand>
		discovery_time += (2*random_number[i]);
 8000db6:	f89d 10c8 	ldrb.w	r1, [sp, #200]	; 0xc8
 8000dba:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 8000dbe:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 8000dc2:	f89d 00cb 	ldrb.w	r0, [sp, #203]	; 0xcb
	bdaddr[0] = (uint8_t) (random_number[0]);
 8000dc6:	f88d 10b8 	strb.w	r1, [sp, #184]	; 0xb8
		discovery_time += (2*random_number[i]);
 8000dca:	440a      	add	r2, r1
 8000dcc:	4413      	add	r3, r2
 8000dce:	f89d 10cc 	ldrb.w	r1, [sp, #204]	; 0xcc
 8000dd2:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
	bdaddr[1] = (uint8_t) (random_number[3]);
 8000dd6:	f88d 00b9 	strb.w	r0, [sp, #185]	; 0xb9
		discovery_time += (2*random_number[i]);
 8000dda:	4403      	add	r3, r0
 8000ddc:	4419      	add	r1, r3
 8000dde:	f89d 00ce 	ldrb.w	r0, [sp, #206]	; 0xce
 8000de2:	f89d 30cf 	ldrb.w	r3, [sp, #207]	; 0xcf
	bdaddr[2] = (uint8_t) (random_number[6]);
 8000de6:	f88d 00ba 	strb.w	r0, [sp, #186]	; 0xba
		discovery_time += (2*random_number[i]);
 8000dea:	440a      	add	r2, r1
 8000dec:	4402      	add	r2, r0
 8000dee:	4413      	add	r3, r2
 8000df0:	48b9      	ldr	r0, [pc, #740]	; (80010d8 <BlueNRG_Init+0x35c>)
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8000df8:	ac2e      	add	r4, sp, #184	; 0xb8
 8000dfa:	8003      	strh	r3, [r0, #0]
 8000dfc:	4622      	mov	r2, r4
 8000dfe:	2106      	movs	r1, #6
 8000e00:	2000      	movs	r0, #0
 8000e02:	f005 ffd9 	bl	8006db8 <aci_hal_write_config_data>
	ret = aci_gatt_init();
 8000e06:	f005 fe51 	bl	8006aac <aci_gatt_init>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8000e0a:	2800      	cmp	r0, #0
 8000e0c:	f040 81bb 	bne.w	8001186 <BlueNRG_Init+0x40a>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 8000e10:	4ab2      	ldr	r2, [pc, #712]	; (80010dc <BlueNRG_Init+0x360>)
 8000e12:	4bb3      	ldr	r3, [pc, #716]	; (80010e0 <BlueNRG_Init+0x364>)
	const uint8_t char1_uuid[16] =
 8000e14:	4db3      	ldr	r5, [pc, #716]	; (80010e4 <BlueNRG_Init+0x368>)
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8000e16:	4fb4      	ldr	r7, [pc, #720]	; (80010e8 <BlueNRG_Init+0x36c>)
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8000e18:	f8df b300 	ldr.w	fp, [pc, #768]	; 800111c <BlueNRG_Init+0x3a0>
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8000e1c:	f8df a300 	ldr.w	sl, [pc, #768]	; 8001120 <BlueNRG_Init+0x3a4>
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 8000e20:	f8df 9300 	ldr.w	r9, [pc, #768]	; 8001124 <BlueNRG_Init+0x3a8>
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8000e24:	f8df 8300 	ldr.w	r8, [pc, #768]	; 8001128 <BlueNRG_Init+0x3ac>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 8000e28:	e9cd 3200 	strd	r3, r2, [sp]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4baf      	ldr	r3, [pc, #700]	; (80010ec <BlueNRG_Init+0x370>)
 8000e30:	2217      	movs	r2, #23
 8000e32:	2001      	movs	r0, #1
 8000e34:	f005 fe04 	bl	8006a40 <aci_gap_init>
	const uint8_t service_uuid[16] =
 8000e38:	4bad      	ldr	r3, [pc, #692]	; (80010f0 <BlueNRG_Init+0x374>)
 8000e3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e3c:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8000e40:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	const uint8_t char1_uuid[16] =
 8000e44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 8000e48:	f105 0e10 	add.w	lr, r5, #16
	const uint8_t char1_uuid[16] =
 8000e4c:	ae1e      	add	r6, sp, #120	; 0x78
 8000e4e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 8000e52:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8000e56:	ae22      	add	r6, sp, #136	; 0x88
	const uint8_t char3_uuid[16] =
 8000e58:	f105 0e20 	add.w	lr, r5, #32
	const uint8_t char2_uuid[16] =
 8000e5c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char3_uuid[16] =
 8000e60:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8000e64:	ae26      	add	r6, sp, #152	; 0x98
	const uint8_t char4_uuid[16] =
 8000e66:	f105 0e30 	add.w	lr, r5, #48	; 0x30
	const uint8_t char3_uuid[16] =
 8000e6a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char4_uuid[16] =
 8000e6e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8000e72:	f105 0e40 	add.w	lr, r5, #64	; 0x40
	const uint8_t char4_uuid[16] =
 8000e76:	ad2a      	add	r5, sp, #168	; 0xa8
 8000e78:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8000e7c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8000e80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8000e84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000e88:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 800112c <BlueNRG_Init+0x3b0>
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8000e8c:	9700      	str	r7, [sp, #0]
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8000e8e:	ae1e      	add	r6, sp, #120	; 0x78
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8000e90:	f8cc 0000 	str.w	r0, [ip]
 8000e94:	f8cc 1004 	str.w	r1, [ip, #4]
 8000e98:	f8cc 2008 	str.w	r2, [ip, #8]
 8000e9c:	f8cc 300c 	str.w	r3, [ip, #12]
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8000ea0:	4661      	mov	r1, ip
 8000ea2:	2314      	movs	r3, #20
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2002      	movs	r0, #2
 8000ea8:	f005 fe1c 	bl	8006ae4 <aci_gatt_add_service>
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8000eac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000eae:	f8df c280 	ldr.w	ip, [pc, #640]	; 8001130 <BlueNRG_Init+0x3b4>
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8000eb2:	ae22      	add	r6, sp, #136	; 0x88
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8000eb4:	f8cc 0000 	str.w	r0, [ip]
 8000eb8:	f8cc 1004 	str.w	r1, [ip, #4]
 8000ebc:	f8cc 2008 	str.w	r2, [ip, #8]
 8000ec0:	f8cc 300c 	str.w	r3, [ip, #12]
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8000ec4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8000ec6:	ae26      	add	r6, sp, #152	; 0x98
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8000ec8:	f8cb 0000 	str.w	r0, [fp]
 8000ecc:	f8cb 1004 	str.w	r1, [fp, #4]
 8000ed0:	f8cb 2008 	str.w	r2, [fp, #8]
 8000ed4:	f8cb 300c 	str.w	r3, [fp, #12]
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8000ed8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000eda:	f8ca 0000 	str.w	r0, [sl]
 8000ede:	f8ca 1004 	str.w	r1, [sl, #4]
 8000ee2:	f8ca 2008 	str.w	r2, [sl, #8]
 8000ee6:	f8ca 300c 	str.w	r3, [sl, #12]
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 8000eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eec:	f8c9 0000 	str.w	r0, [r9]
 8000ef0:	f8c9 1004 	str.w	r1, [r9, #4]
 8000ef4:	f8c9 2008 	str.w	r2, [r9, #8]
 8000ef8:	f8c9 300c 	str.w	r3, [r9, #12]
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8000efc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000efe:	f8c8 300c 	str.w	r3, [r8, #12]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 8000f02:	4b7c      	ldr	r3, [pc, #496]	; (80010f4 <BlueNRG_Init+0x378>)
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8000f04:	f8c8 0000 	str.w	r0, [r8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 8000f08:	2400      	movs	r4, #0
 8000f0a:	2607      	movs	r6, #7
 8000f0c:	2510      	movs	r5, #16
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8000f0e:	f8c8 1004 	str.w	r1, [r8, #4]
 8000f12:	f8c8 2008 	str.w	r2, [r8, #8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 8000f16:	2102      	movs	r1, #2
 8000f18:	4662      	mov	r2, ip
 8000f1a:	e9cd 4304 	strd	r4, r3, [sp, #16]
 8000f1e:	9500      	str	r5, [sp, #0]
 8000f20:	2304      	movs	r3, #4
 8000f22:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000f26:	8838      	ldrh	r0, [r7, #0]
 8000f28:	9603      	str	r6, [sp, #12]
 8000f2a:	f005 fe29 	bl	8006b80 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 8000f2e:	9500      	str	r5, [sp, #0]
 8000f30:	4d71      	ldr	r5, [pc, #452]	; (80010f8 <BlueNRG_Init+0x37c>)
 8000f32:	9505      	str	r5, [sp, #20]
 8000f34:	465a      	mov	r2, fp
 8000f36:	2102      	movs	r1, #2
 8000f38:	2304      	movs	r3, #4
 8000f3a:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8000f3e:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000f42:	8838      	ldrh	r0, [r7, #0]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 8000f44:	468b      	mov	fp, r1
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 8000f46:	f005 fe1b 	bl	8006b80 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 8000f4a:	4b6c      	ldr	r3, [pc, #432]	; (80010fc <BlueNRG_Init+0x380>)
 8000f4c:	9305      	str	r3, [sp, #20]
 8000f4e:	4652      	mov	r2, sl
 8000f50:	4659      	mov	r1, fp
 8000f52:	f8cd b000 	str.w	fp, [sp]
 8000f56:	2304      	movs	r3, #4
 8000f58:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8000f5c:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000f60:	8838      	ldrh	r0, [r7, #0]
 8000f62:	f005 fe0d 	bl	8006b80 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_4, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP,
 8000f66:	2501      	movs	r5, #1
 8000f68:	f04f 0c0c 	mov.w	ip, #12
 8000f6c:	4b64      	ldr	r3, [pc, #400]	; (8001100 <BlueNRG_Init+0x384>)
 8000f6e:	f8cd c000 	str.w	ip, [sp]
 8000f72:	464a      	mov	r2, r9
 8000f74:	4659      	mov	r1, fp
 8000f76:	9305      	str	r3, [sp, #20]
 8000f78:	8838      	ldrh	r0, [r7, #0]
 8000f7a:	9404      	str	r4, [sp, #16]
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	9603      	str	r6, [sp, #12]
 8000f80:	9401      	str	r4, [sp, #4]
 8000f82:	9502      	str	r5, [sp, #8]
 8000f84:	f005 fdfc 	bl	8006b80 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8000f88:	4b5e      	ldr	r3, [pc, #376]	; (8001104 <BlueNRG_Init+0x388>)
 8000f8a:	f8cd b000 	str.w	fp, [sp]
 8000f8e:	4642      	mov	r2, r8
 8000f90:	4659      	mov	r1, fp
 8000f92:	9305      	str	r3, [sp, #20]
 8000f94:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8000f98:	2306      	movs	r3, #6
 8000f9a:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000f9e:	8838      	ldrh	r0, [r7, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8000fa0:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8001134 <BlueNRG_Init+0x3b8>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8000fa4:	f005 fdec 	bl	8006b80 <aci_gatt_add_char>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 8000fa8:	4b57      	ldr	r3, [pc, #348]	; (8001108 <BlueNRG_Init+0x38c>)
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8000faa:	f8df e18c 	ldr.w	lr, [pc, #396]	; 8001138 <BlueNRG_Init+0x3bc>
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8000fae:	f8df c18c 	ldr.w	ip, [pc, #396]	; 800113c <BlueNRG_Init+0x3c0>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 8000fb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000fb6:	ab0b      	add	r3, sp, #44	; 0x2c
 8000fb8:	c303      	stmia	r3!, {r0, r1}
 8000fba:	701a      	strb	r2, [r3, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8000fbc:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8000fc0:	ab0e      	add	r3, sp, #56	; 0x38
 8000fc2:	c303      	stmia	r3!, {r0, r1}
 8000fc4:	701a      	strb	r2, [r3, #0]
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8000fc6:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8000fca:	ab11      	add	r3, sp, #68	; 0x44
 8000fcc:	c303      	stmia	r3!, {r0, r1}
 8000fce:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000fd2:	f823 2b02 	strh.w	r2, [r3], #2
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8000fd6:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8000fda:	f8df c164 	ldr.w	ip, [pc, #356]	; 8001140 <BlueNRG_Init+0x3c4>
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 8000fde:	f8df e164 	ldr.w	lr, [pc, #356]	; 8001144 <BlueNRG_Init+0x3c8>
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8000fe2:	f883 8000 	strb.w	r8, [r3]
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8000fe6:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8000fea:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8000fee:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8000ff2:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 8000ff6:	f642 1c01 	movw	ip, #10497	; 0x2901
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8000ffa:	e889 0007 	stmia.w	r9, {r0, r1, r2}
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 8000ffe:	f8ad c0c8 	strh.w	ip, [sp, #200]	; 0xc8
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 8001002:	e9cd 4e07 	strd	r4, lr, [sp, #28]
 8001006:	e9cd 4605 	strd	r4, r6, [sp, #20]
 800100a:	e9cd 4503 	strd	r4, r5, [sp, #12]
 800100e:	4939      	ldr	r1, [pc, #228]	; (80010f4 <BlueNRG_Init+0x378>)
 8001010:	8838      	ldrh	r0, [r7, #0]
 8001012:	8809      	ldrh	r1, [r1, #0]
 8001014:	f04f 081e 	mov.w	r8, #30
 8001018:	f04f 0b09 	mov.w	fp, #9
 800101c:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 8001020:	ab0b      	add	r3, sp, #44	; 0x2c
 8001022:	e9cd b301 	strd	fp, r3, [sp, #4]
 8001026:	462a      	mov	r2, r5
 8001028:	4663      	mov	r3, ip
 800102a:	f8cd 8000 	str.w	r8, [sp]
 800102e:	f005 fe0d 	bl	8006c4c <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientNotify_Crash, UUID_TYPE_16, &DescriptorProperty,
 8001032:	e9cd 8b00 	strd	r8, fp, [sp]
 8001036:	e9cd 4605 	strd	r4, r6, [sp, #20]
 800103a:	e9cd 4503 	strd	r4, r5, [sp, #12]
 800103e:	492e      	ldr	r1, [pc, #184]	; (80010f8 <BlueNRG_Init+0x37c>)
 8001040:	4a32      	ldr	r2, [pc, #200]	; (800110c <BlueNRG_Init+0x390>)
 8001042:	9407      	str	r4, [sp, #28]
 8001044:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 8001048:	ab0e      	add	r3, sp, #56	; 0x38
 800104a:	8809      	ldrh	r1, [r1, #0]
 800104c:	8838      	ldrh	r0, [r7, #0]
 800104e:	9208      	str	r2, [sp, #32]
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	462a      	mov	r2, r5
 8001054:	4663      	mov	r3, ip
 8001056:	f005 fdf9 	bl	8006c4c <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_Velocity, UUID_TYPE_16, &DescriptorProperty,
 800105a:	e9cd 4605 	strd	r4, r6, [sp, #20]
 800105e:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8001062:	4926      	ldr	r1, [pc, #152]	; (80010fc <BlueNRG_Init+0x380>)
 8001064:	4a2a      	ldr	r2, [pc, #168]	; (8001110 <BlueNRG_Init+0x394>)
 8001066:	9407      	str	r4, [sp, #28]
 8001068:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 800106c:	f04f 0b0b 	mov.w	fp, #11
 8001070:	ab11      	add	r3, sp, #68	; 0x44
 8001072:	f8cd 8000 	str.w	r8, [sp]
 8001076:	8809      	ldrh	r1, [r1, #0]
 8001078:	8838      	ldrh	r0, [r7, #0]
 800107a:	9208      	str	r2, [sp, #32]
 800107c:	e9cd b301 	strd	fp, r3, [sp, #4]
 8001080:	462a      	mov	r2, r5
 8001082:	4663      	mov	r3, ip
 8001084:	f005 fde2 	bl	8006c4c <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientWrite_Direction, UUID_TYPE_16, &DescriptorProperty,
 8001088:	e9cd 6406 	strd	r6, r4, [sp, #24]
 800108c:	491c      	ldr	r1, [pc, #112]	; (8001100 <BlueNRG_Init+0x384>)
 800108e:	4a21      	ldr	r2, [pc, #132]	; (8001114 <BlueNRG_Init+0x398>)
 8001090:	f8cd a008 	str.w	sl, [sp, #8]
 8001094:	f04f 0c03 	mov.w	ip, #3
 8001098:	230a      	movs	r3, #10
 800109a:	9405      	str	r4, [sp, #20]
 800109c:	9403      	str	r4, [sp, #12]
 800109e:	f8cd 8000 	str.w	r8, [sp]
 80010a2:	8809      	ldrh	r1, [r1, #0]
 80010a4:	8838      	ldrh	r0, [r7, #0]
 80010a6:	9208      	str	r2, [sp, #32]
 80010a8:	f8cd c010 	str.w	ip, [sp, #16]
 80010ac:	462a      	mov	r2, r5
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	ab32      	add	r3, sp, #200	; 0xc8
 80010b2:	f005 fdcb 	bl	8006c4c <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_VerifyDirection, UUID_TYPE_16, &DescriptorProperty,
 80010b6:	e9cd 6406 	strd	r6, r4, [sp, #24]
 80010ba:	e9cd 5404 	strd	r5, r4, [sp, #16]
 80010be:	e9cd 9402 	strd	r9, r4, [sp, #8]
 80010c2:	e9cd 8b00 	strd	r8, fp, [sp]
 80010c6:	490f      	ldr	r1, [pc, #60]	; (8001104 <BlueNRG_Init+0x388>)
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <BlueNRG_Init+0x39c>)
 80010ca:	8809      	ldrh	r1, [r1, #0]
 80010cc:	e03c      	b.n	8001148 <BlueNRG_Init+0x3cc>
 80010ce:	bf00      	nop
 80010d0:	08000c35 	.word	0x08000c35
 80010d4:	0800a6c4 	.word	0x0800a6c4
 80010d8:	20000192 	.word	0x20000192
 80010dc:	20000194 	.word	0x20000194
 80010e0:	200001a0 	.word	0x200001a0
 80010e4:	0800a6cc 	.word	0x0800a6cc
 80010e8:	200001ac 	.word	0x200001ac
 80010ec:	200001a8 	.word	0x200001a8
 80010f0:	0800a738 	.word	0x0800a738
 80010f4:	20000198 	.word	0x20000198
 80010f8:	20000196 	.word	0x20000196
 80010fc:	2000019a 	.word	0x2000019a
 8001100:	2000019e 	.word	0x2000019e
 8001104:	2000019c 	.word	0x2000019c
 8001108:	0800a74c 	.word	0x0800a74c
 800110c:	200001aa 	.word	0x200001aa
 8001110:	200001ae 	.word	0x200001ae
 8001114:	200001a6 	.word	0x200001a6
 8001118:	200001a2 	.word	0x200001a2
 800111c:	200099b8 	.word	0x200099b8
 8001120:	20009988 	.word	0x20009988
 8001124:	20009954 	.word	0x20009954
 8001128:	200099a8 	.word	0x200099a8
 800112c:	20009998 	.word	0x20009998
 8001130:	20009978 	.word	0x20009978
 8001134:	0800a758 	.word	0x0800a758
 8001138:	0800a764 	.word	0x0800a764
 800113c:	0800a770 	.word	0x0800a770
 8001140:	0800a780 	.word	0x0800a780
 8001144:	200001a4 	.word	0x200001a4
 8001148:	8838      	ldrh	r0, [r7, #0]
 800114a:	9308      	str	r3, [sp, #32]
 800114c:	462a      	mov	r2, r5
 800114e:	ab32      	add	r3, sp, #200	; 0xc8
 8001150:	f005 fd7c 	bl	8006c4c <aci_gatt_add_char_desc>
	if(FunctionAlreadyCalled == SET)
 8001154:	4a19      	ldr	r2, [pc, #100]	; (80011bc <BlueNRG_Init+0x440>)
	Conn_Details.deviceRole = 0xFF;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <BlueNRG_Init+0x444>)
	if(FunctionAlreadyCalled == SET)
 8001158:	7812      	ldrb	r2, [r2, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 800115a:	741c      	strb	r4, [r3, #16]
	Conn_Details.connectionhandle = 0xFFFF;
 800115c:	f04f 31ff 	mov.w	r1, #4294967295
	Conn_Details.deviceRole = 0xFF;
 8001160:	20ff      	movs	r0, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 8001162:	42aa      	cmp	r2, r5
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 8001164:	601c      	str	r4, [r3, #0]
 8001166:	809c      	strh	r4, [r3, #4]
	Conn_Details.deviceRole = 0xFF;
 8001168:	7198      	strb	r0, [r3, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 800116a:	6099      	str	r1, [r3, #8]
 800116c:	60d9      	str	r1, [r3, #12]
	if(FunctionAlreadyCalled == SET)
 800116e:	d00f      	beq.n	8001190 <BlueNRG_Init+0x414>
	FunctionAlreadyCalled = SET;
 8001170:	4a12      	ldr	r2, [pc, #72]	; (80011bc <BlueNRG_Init+0x440>)
 8001172:	2301      	movs	r3, #1
 8001174:	7013      	strb	r3, [r2, #0]
}
 8001176:	b037      	add	sp, #220	; 0xdc
 8001178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 800117c:	4811      	ldr	r0, [pc, #68]	; (80011c4 <BlueNRG_Init+0x448>)
 800117e:	216f      	movs	r1, #111	; 0x6f
 8001180:	f000 fd76 	bl	8001c70 <assert_failed>
 8001184:	e60e      	b.n	8000da4 <BlueNRG_Init+0x28>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001186:	480f      	ldr	r0, [pc, #60]	; (80011c4 <BlueNRG_Init+0x448>)
 8001188:	2176      	movs	r1, #118	; 0x76
 800118a:	f000 fd71 	bl	8001c70 <assert_failed>
 800118e:	e63f      	b.n	8000e10 <BlueNRG_Init+0x94>
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001190:	490d      	ldr	r1, [pc, #52]	; (80011c8 <BlueNRG_Init+0x44c>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001192:	9432      	str	r4, [sp, #200]	; 0xc8
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001194:	ab32      	add	r3, sp, #200	; 0xc8
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	6808      	ldr	r0, [r1, #0]
 800119a:	4623      	mov	r3, r4
 800119c:	4611      	mov	r1, r2
 800119e:	f007 fcff 	bl	8008ba0 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80011a2:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0e3      	beq.n	8001170 <BlueNRG_Init+0x3f4>
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <BlueNRG_Init+0x450>)
 80011aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	f3bf 8f4f 	dsb	sy
 80011b4:	f3bf 8f6f 	isb	sy
 80011b8:	e7da      	b.n	8001170 <BlueNRG_Init+0x3f4>
 80011ba:	bf00      	nop
 80011bc:	2000018f 	.word	0x2000018f
 80011c0:	20009964 	.word	0x20009964
 80011c4:	0800a71c 	.word	0x0800a71c
 80011c8:	200099e0 	.word	0x200099e0
 80011cc:	e000ed04 	.word	0xe000ed04

080011d0 <BlueNRG_MakeDeviceDiscoverable>:
{
 80011d0:	b570      	push	{r4, r5, r6, lr}
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 80011d2:	4b1a      	ldr	r3, [pc, #104]	; (800123c <BlueNRG_MakeDeviceDiscoverable+0x6c>)
	uint8_t uuidscanresponse[18] =
 80011d4:	4d1a      	ldr	r5, [pc, #104]	; (8001240 <BlueNRG_MakeDeviceDiscoverable+0x70>)
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 80011d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
{
 80011da:	b090      	sub	sp, #64	; 0x40
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 80011dc:	ae08      	add	r6, sp, #32
 80011de:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	hci_le_set_scan_response_data(0, NULL);
 80011e2:	2100      	movs	r1, #0
 80011e4:	4608      	mov	r0, r1
 80011e6:	f005 fb77 	bl	80068d8 <hci_le_set_scan_response_data>
	uint8_t uuidscanresponse[18] =
 80011ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ec:	ac0b      	add	r4, sp, #44	; 0x2c
 80011ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011f0:	682b      	ldr	r3, [r5, #0]
 80011f2:	8023      	strh	r3, [r4, #0]
	hci_le_set_scan_response_data(18, uuidscanresponse);
 80011f4:	a90b      	add	r1, sp, #44	; 0x2c
 80011f6:	2012      	movs	r0, #18
 80011f8:	f005 fb6e 	bl	80068d8 <hci_le_set_scan_response_data>
	ret = aci_gap_set_discoverable(ADV_IND, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 80011fc:	2300      	movs	r3, #0
 80011fe:	220c      	movs	r2, #12
 8001200:	9201      	str	r2, [sp, #4]
 8001202:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8001206:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800120a:	9602      	str	r6, [sp, #8]
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001214:	21a0      	movs	r1, #160	; 0xa0
 8001216:	f005 fbbf 	bl	8006998 <aci_gap_set_discoverable>
	assert_param(ret == BLE_STATUS_SUCCESS);
 800121a:	b920      	cbnz	r0, 8001226 <BlueNRG_MakeDeviceDiscoverable+0x56>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 800121e:	2211      	movs	r2, #17
 8001220:	741a      	strb	r2, [r3, #16]
}
 8001222:	b010      	add	sp, #64	; 0x40
 8001224:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001226:	4808      	ldr	r0, [pc, #32]	; (8001248 <BlueNRG_MakeDeviceDiscoverable+0x78>)
 8001228:	f240 11dd 	movw	r1, #477	; 0x1dd
 800122c:	f000 fd20 	bl	8001c70 <assert_failed>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 8001230:	4b04      	ldr	r3, [pc, #16]	; (8001244 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 8001232:	2211      	movs	r2, #17
 8001234:	741a      	strb	r2, [r3, #16]
}
 8001236:	b010      	add	sp, #64	; 0x40
 8001238:	bd70      	pop	{r4, r5, r6, pc}
 800123a:	bf00      	nop
 800123c:	0800a790 	.word	0x0800a790
 8001240:	0800a7a0 	.word	0x0800a7a0
 8001244:	20009964 	.word	0x20009964
 8001248:	0800a71c 	.word	0x0800a71c

0800124c <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 800124c:	b570      	push	{r4, r5, r6, lr}
 800124e:	b084      	sub	sp, #16
	static FlagStatus FunctionAlreadyCalled = RESET;

	/* This callback function/event only saves connection handle */
	Conn_Details.connectionhandle = Connection_Handle;
 8001250:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <hci_le_connection_complete_event+0x6c>)
{
 8001252:	9808      	ldr	r0, [sp, #32]
	Conn_Details.connectionhandle = Connection_Handle;
 8001254:	8119      	strh	r1, [r3, #8]

	/* Role should be slave: 0x01 (if 0x00, it is master and incorrect in this example project) */
	Conn_Details.deviceRole = Role;
 8001256:	719a      	strb	r2, [r3, #6]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;

	/* Update connection status to connected */
	Conn_Details.ConnectionStatus = STATE_CONNECTED;

	if(FunctionAlreadyCalled == SET)
 8001258:	4c18      	ldr	r4, [pc, #96]	; (80012bc <hci_le_connection_complete_event+0x70>)
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 800125a:	6802      	ldr	r2, [r0, #0]
 800125c:	601a      	str	r2, [r3, #0]
	if(FunctionAlreadyCalled == SET)
 800125e:	7822      	ldrb	r2, [r4, #0]
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 8001260:	8881      	ldrh	r1, [r0, #4]
{
 8001262:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
 8001266:	f8bd 5028 	ldrh.w	r5, [sp, #40]	; 0x28
 800126a:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 800126e:	8099      	strh	r1, [r3, #4]
	if(FunctionAlreadyCalled == SET)
 8001270:	2a01      	cmp	r2, #1
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 8001272:	f04f 0199 	mov.w	r1, #153	; 0x99
	Conn_Details.BLE_ConnInterval = Conn_Interval;
 8001276:	815e      	strh	r6, [r3, #10]
	Conn_Details.BLE_ConnLatency = Conn_Latency;
 8001278:	819d      	strh	r5, [r3, #12]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;
 800127a:	81d8      	strh	r0, [r3, #14]
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 800127c:	7419      	strb	r1, [r3, #16]
	if(FunctionAlreadyCalled == SET)
 800127e:	d003      	beq.n	8001288 <hci_le_connection_complete_event+0x3c>
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	/* Indication that function is called already, and can send notifications to FreeRTOS tasks next time it is executed */
	FunctionAlreadyCalled = SET;
 8001280:	2301      	movs	r3, #1
 8001282:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 8001284:	b004      	add	sp, #16
 8001286:	bd70      	pop	{r4, r5, r6, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001288:	480d      	ldr	r0, [pc, #52]	; (80012c0 <hci_le_connection_complete_event+0x74>)
 800128a:	a903      	add	r1, sp, #12
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800128c:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800128e:	6800      	ldr	r0, [r0, #0]
 8001290:	9100      	str	r1, [sp, #0]
 8001292:	2102      	movs	r1, #2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001294:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001296:	f007 fc83 	bl	8008ba0 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800129a:	9b03      	ldr	r3, [sp, #12]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0ef      	beq.n	8001280 <hci_le_connection_complete_event+0x34>
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <hci_le_connection_complete_event+0x78>)
 80012a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	f3bf 8f4f 	dsb	sy
 80012ac:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 80012b0:	2301      	movs	r3, #1
 80012b2:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 80012b4:	b004      	add	sp, #16
 80012b6:	bd70      	pop	{r4, r5, r6, pc}
 80012b8:	20009964 	.word	0x20009964
 80012bc:	20000190 	.word	0x20000190
 80012c0:	200099e0 	.word	0x200099e0
 80012c4:	e000ed04 	.word	0xe000ed04

080012c8 <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 80012c8:	b530      	push	{r4, r5, lr}
	if(FunctionAlreadyCalled == SET)
 80012ca:	4c15      	ldr	r4, [pc, #84]	; (8001320 <hci_disconnection_complete_event+0x58>)
	Conn_Details.deviceRole = 0xFF;
 80012cc:	4915      	ldr	r1, [pc, #84]	; (8001324 <hci_disconnection_complete_event+0x5c>)
	if(FunctionAlreadyCalled == SET)
 80012ce:	7822      	ldrb	r2, [r4, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 80012d0:	2300      	movs	r3, #0
	Conn_Details.connectionhandle = 0xFFFF;
 80012d2:	f04f 30ff 	mov.w	r0, #4294967295
	Conn_Details.deviceRole = 0xFF;
 80012d6:	25ff      	movs	r5, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 80012d8:	2a01      	cmp	r2, #1
{
 80012da:	b085      	sub	sp, #20
	Conn_Details.deviceRole = 0xFF;
 80012dc:	718d      	strb	r5, [r1, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 80012de:	6088      	str	r0, [r1, #8]
 80012e0:	60c8      	str	r0, [r1, #12]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 80012e2:	740b      	strb	r3, [r1, #16]
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 80012e4:	600b      	str	r3, [r1, #0]
 80012e6:	808b      	strh	r3, [r1, #4]
	if(FunctionAlreadyCalled == SET)
 80012e8:	d003      	beq.n	80012f2 <hci_disconnection_complete_event+0x2a>
	FunctionAlreadyCalled = SET;
 80012ea:	2301      	movs	r3, #1
 80012ec:	7023      	strb	r3, [r4, #0]
	/* Resets all connectivity status details */
	Server_ResetConnectionStatus();

} /* end hci_disconnection_complete_event() */
 80012ee:	b005      	add	sp, #20
 80012f0:	bd30      	pop	{r4, r5, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 80012f2:	480d      	ldr	r0, [pc, #52]	; (8001328 <hci_disconnection_complete_event+0x60>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80012f4:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 80012f6:	a903      	add	r1, sp, #12
 80012f8:	6800      	ldr	r0, [r0, #0]
 80012fa:	9100      	str	r1, [sp, #0]
 80012fc:	4611      	mov	r1, r2
 80012fe:	f007 fc4f 	bl	8008ba0 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001302:	9b03      	ldr	r3, [sp, #12]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0f0      	beq.n	80012ea <hci_disconnection_complete_event+0x22>
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <hci_disconnection_complete_event+0x64>)
 800130a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	f3bf 8f4f 	dsb	sy
 8001314:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 8001318:	2301      	movs	r3, #1
 800131a:	7023      	strb	r3, [r4, #0]
} /* end hci_disconnection_complete_event() */
 800131c:	b005      	add	sp, #20
 800131e:	bd30      	pop	{r4, r5, pc}
 8001320:	2000018f 	.word	0x2000018f
 8001324:	20009964 	.word	0x20009964
 8001328:	200099e0 	.word	0x200099e0
 800132c:	e000ed04 	.word	0xe000ed04

08001330 <aci_gatt_notification_event>:
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{


} /* end aci_gatt_notification_event() */
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop

08001334 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 8001334:	b500      	push	{lr}

	/* Determine which characteristic was modified by Client (Indicate and Notify characteristics
	   are modified by Client only if Client acknowledges these features on Server) */
	if(Attr_Handle == hClientWrite_Direction+1)
 8001336:	4b43      	ldr	r3, [pc, #268]	; (8001444 <aci_gatt_attribute_modified_event+0x110>)
 8001338:	881b      	ldrh	r3, [r3, #0]
{
 800133a:	b083      	sub	sp, #12
	if(Attr_Handle == hClientWrite_Direction+1)
 800133c:	3301      	adds	r3, #1
 800133e:	4299      	cmp	r1, r3
{
 8001340:	9a04      	ldr	r2, [sp, #16]
	if(Attr_Handle == hClientWrite_Direction+1)
 8001342:	d002      	beq.n	800134a <aci_gatt_attribute_modified_event+0x16>
			}
		}

	}

} /* end aci_gatt_attribute_modified_event() */
 8001344:	b003      	add	sp, #12
 8001346:	f85d fb04 	ldr.w	pc, [sp], #4
		switch(Attr_Data[0])
 800134a:	7813      	ldrb	r3, [r2, #0]
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 800134c:	493e      	ldr	r1, [pc, #248]	; (8001448 <aci_gatt_attribute_modified_event+0x114>)
 800134e:	3b45      	subs	r3, #69	; 0x45
 8001350:	2b33      	cmp	r3, #51	; 0x33
 8001352:	d81b      	bhi.n	800138c <aci_gatt_attribute_modified_event+0x58>
 8001354:	e8df f003 	tbb	[pc, r3]
 8001358:	1a1a1a67 	.word	0x1a1a1a67
 800135c:	1a1a1a1a 	.word	0x1a1a1a1a
 8001360:	1a1a581a 	.word	0x1a1a581a
 8001364:	1a491a1a 	.word	0x1a491a1a
 8001368:	263a1a1a 	.word	0x263a1a1a
 800136c:	1a1a1a1a 	.word	0x1a1a1a1a
 8001370:	1a1a1a1a 	.word	0x1a1a1a1a
 8001374:	1a1a1a1a 	.word	0x1a1a1a1a
 8001378:	1a1a1a67 	.word	0x1a1a1a67
 800137c:	1a1a1a1a 	.word	0x1a1a1a1a
 8001380:	1a1a581a 	.word	0x1a1a581a
 8001384:	1a491a1a 	.word	0x1a491a1a
 8001388:	263a1a1a 	.word	0x263a1a1a
 800138c:	4a2f      	ldr	r2, [pc, #188]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 800138e:	4b30      	ldr	r3, [pc, #192]	; (8001450 <aci_gatt_attribute_modified_event+0x11c>)
 8001390:	8810      	ldrh	r0, [r2, #0]
 8001392:	8809      	ldrh	r1, [r1, #0]
 8001394:	9304      	str	r3, [sp, #16]
 8001396:	2200      	movs	r2, #0
 8001398:	2306      	movs	r3, #6
} /* end aci_gatt_attribute_modified_event() */
 800139a:	b003      	add	sp, #12
 800139c:	f85d eb04 	ldr.w	lr, [sp], #4
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 80013a0:	f005 bcda 	b.w	8006d58 <aci_gatt_update_char_value>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxForceStopMovingCharBuffer);
 80013a4:	4a29      	ldr	r2, [pc, #164]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 80013a6:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <aci_gatt_attribute_modified_event+0x120>)
 80013a8:	8809      	ldrh	r1, [r1, #0]
 80013aa:	8810      	ldrh	r0, [r2, #0]
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2200      	movs	r2, #0
 80013b0:	2306      	movs	r3, #6
 80013b2:	f005 fcd1 	bl	8006d58 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_FORCESTOP, eSetBits);
 80013b6:	4a28      	ldr	r2, [pc, #160]	; (8001458 <aci_gatt_attribute_modified_event+0x124>)
 80013b8:	2300      	movs	r3, #0
 80013ba:	6810      	ldr	r0, [r2, #0]
 80013bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013c0:	2201      	movs	r2, #1
} /* end aci_gatt_attribute_modified_event() */
 80013c2:	b003      	add	sp, #12
 80013c4:	f85d eb04 	ldr.w	lr, [sp], #4
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 80013c8:	f007 bb72 	b.w	8008ab0 <xTaskGenericNotify>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxWestDirCharBuffer);
 80013cc:	4a1f      	ldr	r2, [pc, #124]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <aci_gatt_attribute_modified_event+0x128>)
 80013d0:	8809      	ldrh	r1, [r1, #0]
 80013d2:	8810      	ldrh	r0, [r2, #0]
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	2200      	movs	r2, #0
 80013d8:	2306      	movs	r3, #6
 80013da:	f005 fcbd 	bl	8006d58 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_WEST, eSetBits);
 80013de:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <aci_gatt_attribute_modified_event+0x124>)
 80013e0:	2300      	movs	r3, #0
 80013e2:	6810      	ldr	r0, [r2, #0]
 80013e4:	2108      	movs	r1, #8
 80013e6:	2201      	movs	r2, #1
 80013e8:	e7eb      	b.n	80013c2 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxSouthDirCharBuffer);
 80013ea:	4a18      	ldr	r2, [pc, #96]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <aci_gatt_attribute_modified_event+0x12c>)
 80013ee:	8809      	ldrh	r1, [r1, #0]
 80013f0:	8810      	ldrh	r0, [r2, #0]
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2200      	movs	r2, #0
 80013f6:	2306      	movs	r3, #6
 80013f8:	f005 fcae 	bl	8006d58 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_SOUTH, eSetBits);
 80013fc:	4a16      	ldr	r2, [pc, #88]	; (8001458 <aci_gatt_attribute_modified_event+0x124>)
 80013fe:	2300      	movs	r3, #0
 8001400:	6810      	ldr	r0, [r2, #0]
 8001402:	2104      	movs	r1, #4
 8001404:	2201      	movs	r2, #1
 8001406:	e7dc      	b.n	80013c2 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxNorthDirCharBuffer);
 8001408:	4a10      	ldr	r2, [pc, #64]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 800140a:	4b16      	ldr	r3, [pc, #88]	; (8001464 <aci_gatt_attribute_modified_event+0x130>)
 800140c:	8809      	ldrh	r1, [r1, #0]
 800140e:	8810      	ldrh	r0, [r2, #0]
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	2306      	movs	r3, #6
 8001416:	f005 fc9f 	bl	8006d58 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_NORTH, eSetBits);
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <aci_gatt_attribute_modified_event+0x124>)
 800141c:	2201      	movs	r2, #1
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	4611      	mov	r1, r2
 8001422:	2300      	movs	r3, #0
 8001424:	e7cd      	b.n	80013c2 <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxEastDirCharBuffer);
 8001426:	4a09      	ldr	r2, [pc, #36]	; (800144c <aci_gatt_attribute_modified_event+0x118>)
 8001428:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <aci_gatt_attribute_modified_event+0x134>)
 800142a:	8809      	ldrh	r1, [r1, #0]
 800142c:	8810      	ldrh	r0, [r2, #0]
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2200      	movs	r2, #0
 8001432:	2306      	movs	r3, #6
 8001434:	f005 fc90 	bl	8006d58 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 8001438:	4a07      	ldr	r2, [pc, #28]	; (8001458 <aci_gatt_attribute_modified_event+0x124>)
 800143a:	2300      	movs	r3, #0
 800143c:	6810      	ldr	r0, [r2, #0]
 800143e:	2102      	movs	r1, #2
 8001440:	2201      	movs	r2, #1
 8001442:	e7be      	b.n	80013c2 <aci_gatt_attribute_modified_event+0x8e>
 8001444:	2000019e 	.word	0x2000019e
 8001448:	2000019c 	.word	0x2000019c
 800144c:	200001ac 	.word	0x200001ac
 8001450:	0800a7c4 	.word	0x0800a7c4
 8001454:	0800a7bc 	.word	0x0800a7bc
 8001458:	200099c8 	.word	0x200099c8
 800145c:	0800a7dc 	.word	0x0800a7dc
 8001460:	0800a7d4 	.word	0x0800a7d4
 8001464:	0800a7cc 	.word	0x0800a7cc
 8001468:	0800a7b4 	.word	0x0800a7b4

0800146c <Task_ManageBLEEvents>:
 * @brief	FreeRTOS Task responsible for managing BLE events. hci_user_evt_proc() needs to be called
 * 			continuously to manage BLE connections and incoming/outgoing messages.
 * @note
 */
static void Task_ManageBLEEvents(void *argument)
{
 800146c:	b510      	push	{r4, lr}
 800146e:	4c08      	ldr	r4, [pc, #32]	; (8001490 <Task_ManageBLEEvents+0x24>)
 8001470:	b082      	sub	sp, #8
	TickType_t LastActiveTime;

	while(1)
	{
		/* Check amount of unused stack. If returned value is 0, stack overflow has occurred */
		g_Task3_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001472:	2000      	movs	r0, #0
 8001474:	f007 fa4a 	bl	800890c <uxTaskGetStackHighWaterMark>
 8001478:	6020      	str	r0, [r4, #0]

		/* Perform accurate blocking delay */
		LastActiveTime = xTaskGetTickCount();
 800147a:	f007 f833 	bl	80084e4 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 800147e:	210f      	movs	r1, #15
		LastActiveTime = xTaskGetTickCount();
 8001480:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001482:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001484:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001486:	f006 fea7 	bl	80081d8 <vTaskDelayUntil>

		/* Need to continuously call this function to process BLE events and connections */
		hci_user_evt_proc();
 800148a:	f005 fe03 	bl	8007094 <hci_user_evt_proc>
	while(1)
 800148e:	e7f0      	b.n	8001472 <Task_ManageBLEEvents+0x6>
 8001490:	200099dc 	.word	0x200099dc

08001494 <Task_BlinkLEDIndicator>:
/**
 * @brief	FreeRTOS Task responsible for blinking on-board microcontroller LED every second
 * @note
 */
static void Task_BlinkLEDIndicator(void *argument)
{
 8001494:	b530      	push	{r4, r5, lr}
 8001496:	4d0a      	ldr	r5, [pc, #40]	; (80014c0 <Task_BlinkLEDIndicator+0x2c>)
		/* Perform accurate blocking delay */
		LastActiveTime = xTaskGetTickCount();
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);

		/* Toggle LED every 1 second */
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001498:	4c0a      	ldr	r4, [pc, #40]	; (80014c4 <Task_BlinkLEDIndicator+0x30>)
{
 800149a:	b083      	sub	sp, #12
		g_Task2_RSS = uxTaskGetStackHighWaterMark(NULL);
 800149c:	2000      	movs	r0, #0
 800149e:	f007 fa35 	bl	800890c <uxTaskGetStackHighWaterMark>
 80014a2:	6028      	str	r0, [r5, #0]
		LastActiveTime = xTaskGetTickCount();
 80014a4:	f007 f81e 	bl	80084e4 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 80014a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		LastActiveTime = xTaskGetTickCount();
 80014ac:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 80014ae:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 80014b0:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 80014b2:	f006 fe91 	bl	80081d8 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 80014b6:	2120      	movs	r1, #32
 80014b8:	4620      	mov	r0, r4
 80014ba:	f001 ff95 	bl	80033e8 <HAL_GPIO_TogglePin>
	while(1)
 80014be:	e7ed      	b.n	800149c <Task_BlinkLEDIndicator+0x8>
 80014c0:	200099d8 	.word	0x200099d8
 80014c4:	40020000 	.word	0x40020000

080014c8 <Task_ParseBLEMessage>:
{
 80014c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014cc:	4e1b      	ldr	r6, [pc, #108]	; (800153c <Task_ParseBLEMessage+0x74>)
 80014ce:	4d1c      	ldr	r5, [pc, #112]	; (8001540 <Task_ParseBLEMessage+0x78>)
 80014d0:	4f1c      	ldr	r7, [pc, #112]	; (8001544 <Task_ParseBLEMessage+0x7c>)
 80014d2:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8001548 <Task_ParseBLEMessage+0x80>
 80014d6:	f8df 9074 	ldr.w	r9, [pc, #116]	; 800154c <Task_ParseBLEMessage+0x84>
 80014da:	f8df a074 	ldr.w	sl, [pc, #116]	; 8001550 <Task_ParseBLEMessage+0x88>
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80014de:	f04f 31ff 	mov.w	r1, #4294967295
 80014e2:	2001      	movs	r0, #1
 80014e4:	f007 fa82 	bl	80089ec <ulTaskNotifyTake>
 80014e8:	4604      	mov	r4, r0
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f007 fa0e 	bl	800890c <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 80014f0:	0423      	lsls	r3, r4, #16
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 80014f2:	6030      	str	r0, [r6, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 80014f4:	d503      	bpl.n	80014fe <Task_ParseBLEMessage+0x36>
			g_CountDirForceStop++;
 80014f6:	682b      	ldr	r3, [r5, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	602b      	str	r3, [r5, #0]
 80014fc:	e7ef      	b.n	80014de <Task_ParseBLEMessage+0x16>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_NORTH)
 80014fe:	07e0      	lsls	r0, r4, #31
 8001500:	d503      	bpl.n	800150a <Task_ParseBLEMessage+0x42>
			g_CountDirForward++;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	e7e9      	b.n	80014de <Task_ParseBLEMessage+0x16>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_EAST)
 800150a:	07a1      	lsls	r1, r4, #30
 800150c:	d505      	bpl.n	800151a <Task_ParseBLEMessage+0x52>
			g_CountDirRight++;
 800150e:	f8d8 3000 	ldr.w	r3, [r8]
 8001512:	3301      	adds	r3, #1
 8001514:	f8c8 3000 	str.w	r3, [r8]
 8001518:	e7e1      	b.n	80014de <Task_ParseBLEMessage+0x16>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_SOUTH)
 800151a:	0762      	lsls	r2, r4, #29
 800151c:	d505      	bpl.n	800152a <Task_ParseBLEMessage+0x62>
			g_CountDirBack++;
 800151e:	f8d9 3000 	ldr.w	r3, [r9]
 8001522:	3301      	adds	r3, #1
 8001524:	f8c9 3000 	str.w	r3, [r9]
 8001528:	e7d9      	b.n	80014de <Task_ParseBLEMessage+0x16>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_WEST)
 800152a:	0723      	lsls	r3, r4, #28
 800152c:	d5d7      	bpl.n	80014de <Task_ParseBLEMessage+0x16>
			g_CountDirLeft++;
 800152e:	f8da 3000 	ldr.w	r3, [sl]
 8001532:	3301      	adds	r3, #1
 8001534:	f8ca 3000 	str.w	r3, [sl]
 8001538:	e7d1      	b.n	80014de <Task_ParseBLEMessage+0x16>
 800153a:	bf00      	nop
 800153c:	200099d4 	.word	0x200099d4
 8001540:	200001b4 	.word	0x200001b4
 8001544:	200001b8 	.word	0x200001b8
 8001548:	200001c0 	.word	0x200001c0
 800154c:	200001b0 	.word	0x200001b0
 8001550:	200001bc 	.word	0x200001bc

08001554 <Task_ProcessPushButtonIRQ>:
{
 8001554:	b530      	push	{r4, r5, lr}
 8001556:	b083      	sub	sp, #12
	__IO uint32_t PBCounter = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	9301      	str	r3, [sp, #4]
	Motor_Init();
 800155c:	f7ff f80c 	bl	8000578 <Motor_Init>
 8001560:	4d1c      	ldr	r5, [pc, #112]	; (80015d4 <Task_ProcessPushButtonIRQ+0x80>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001562:	f04f 31ff 	mov.w	r1, #4294967295
 8001566:	2001      	movs	r0, #1
 8001568:	f007 fa40 	bl	80089ec <ulTaskNotifyTake>
 800156c:	4604      	mov	r4, r0
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 800156e:	2000      	movs	r0, #0
 8001570:	f007 f9cc 	bl	800890c <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001574:	07e2      	lsls	r2, r4, #31
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001576:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001578:	d5f3      	bpl.n	8001562 <Task_ProcessPushButtonIRQ+0xe>
			switch(PBCounter%4)
 800157a:	9b01      	ldr	r3, [sp, #4]
 800157c:	f003 0203 	and.w	r2, r3, #3
 8001580:	2a02      	cmp	r2, #2
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTLEFT, DIR_WHEEL_BACKWARD);
 8001582:	f04f 0101 	mov.w	r1, #1
 8001586:	f04f 0044 	mov.w	r0, #68	; 0x44
			switch(PBCounter%4)
 800158a:	d018      	beq.n	80015be <Task_ProcessPushButtonIRQ+0x6a>
 800158c:	07db      	lsls	r3, r3, #31
 800158e:	d40b      	bmi.n	80015a8 <Task_ProcessPushButtonIRQ+0x54>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTLEFT, DIR_WHEEL_BACKWARD);
 8001590:	f7fe fffa 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTRIGHT, DIR_WHEEL_BACKWARD);
 8001594:	2101      	movs	r1, #1
 8001596:	2033      	movs	r0, #51	; 0x33
 8001598:	f7fe fff6 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ApplyWheelChanges();
 800159c:	f7fe ffee 	bl	800057c <Motor_ApplyWheelChanges>
			PBCounter++;
 80015a0:	9b01      	ldr	r3, [sp, #4]
 80015a2:	3301      	adds	r3, #1
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	e7dc      	b.n	8001562 <Task_ProcessPushButtonIRQ+0xe>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTLEFT, DIR_WHEEL_OFF);
 80015a8:	2100      	movs	r1, #0
 80015aa:	2044      	movs	r0, #68	; 0x44
 80015ac:	f7fe ffec 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTRIGHT, DIR_WHEEL_OFF);
 80015b0:	2100      	movs	r1, #0
 80015b2:	2033      	movs	r0, #51	; 0x33
 80015b4:	f7fe ffe8 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ApplyWheelChanges();
 80015b8:	f7fe ffe0 	bl	800057c <Motor_ApplyWheelChanges>
					break;
 80015bc:	e7f0      	b.n	80015a0 <Task_ProcessPushButtonIRQ+0x4c>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTLEFT, DIR_WHEEL_FORWARD);
 80015be:	2110      	movs	r1, #16
 80015c0:	2044      	movs	r0, #68	; 0x44
 80015c2:	f7fe ffe1 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ConfigWheelDirection(MOTWHEEL_FRONTRIGHT, DIR_WHEEL_FORWARD);
 80015c6:	2110      	movs	r1, #16
 80015c8:	2033      	movs	r0, #51	; 0x33
 80015ca:	f7fe ffdd 	bl	8000588 <Motor_ConfigWheelDirection>
					Motor_ApplyWheelChanges();
 80015ce:	f7fe ffd5 	bl	800057c <Motor_ApplyWheelChanges>
					break;
 80015d2:	e7e5      	b.n	80015a0 <Task_ProcessPushButtonIRQ+0x4c>
 80015d4:	200099e4 	.word	0x200099e4

080015d8 <Task_ManageBLEConnections>:
{
 80015d8:	b570      	push	{r4, r5, r6, lr}
	BlueNRG_Init();
 80015da:	f7ff fbcf 	bl	8000d7c <BlueNRG_Init>
	BlueNRG_MakeDeviceDiscoverable();
 80015de:	f7ff fdf7 	bl	80011d0 <BlueNRG_MakeDeviceDiscoverable>
 80015e2:	4d0d      	ldr	r5, [pc, #52]	; (8001618 <Task_ManageBLEConnections+0x40>)
 80015e4:	4e0d      	ldr	r6, [pc, #52]	; (800161c <Task_ManageBLEConnections+0x44>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80015e6:	f04f 31ff 	mov.w	r1, #4294967295
 80015ea:	2001      	movs	r0, #1
 80015ec:	f007 f9fe 	bl	80089ec <ulTaskNotifyTake>
 80015f0:	4604      	mov	r4, r0
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f007 f98a 	bl	800890c <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 80015f8:	07a2      	lsls	r2, r4, #30
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 80015fa:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 80015fc:	d503      	bpl.n	8001606 <Task_ManageBLEConnections+0x2e>
			vTaskResume(h_TaskBLEMsg);
 80015fe:	6830      	ldr	r0, [r6, #0]
 8001600:	f006 fe68 	bl	80082d4 <vTaskResume>
 8001604:	e7ef      	b.n	80015e6 <Task_ManageBLEConnections+0xe>
		else if(NotificationValue & FRTOS_TASK_NOTIF_BLE_DISCONNECTED)
 8001606:	07e3      	lsls	r3, r4, #31
 8001608:	d5ed      	bpl.n	80015e6 <Task_ManageBLEConnections+0xe>
			vTaskSuspend(h_TaskBLEMsg);
 800160a:	6830      	ldr	r0, [r6, #0]
 800160c:	f006 ffce 	bl	80085ac <vTaskSuspend>
			BlueNRG_MakeDeviceDiscoverable();
 8001610:	f7ff fdde 	bl	80011d0 <BlueNRG_MakeDeviceDiscoverable>
 8001614:	e7e7      	b.n	80015e6 <Task_ManageBLEConnections+0xe>
 8001616:	bf00      	nop
 8001618:	200099cc 	.word	0x200099cc
 800161c:	200099c8 	.word	0x200099c8

08001620 <FRTOS_Init_Tasks>:
{
 8001620:	b500      	push	{lr}
 8001622:	b083      	sub	sp, #12
	TaskCreationStatus = xTaskCreate( Task_ManageBLEConnections,
 8001624:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <FRTOS_Init_Tasks+0xbc>)
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	232e      	movs	r3, #46	; 0x2e
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	492c      	ldr	r1, [pc, #176]	; (80016e0 <FRTOS_Init_Tasks+0xc0>)
 800162e:	482d      	ldr	r0, [pc, #180]	; (80016e4 <FRTOS_Init_Tasks+0xc4>)
 8001630:	2300      	movs	r3, #0
 8001632:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001636:	f006 fd9b 	bl	8008170 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 800163a:	2801      	cmp	r0, #1
 800163c:	d003      	beq.n	8001646 <FRTOS_Init_Tasks+0x26>
 800163e:	482a      	ldr	r0, [pc, #168]	; (80016e8 <FRTOS_Init_Tasks+0xc8>)
 8001640:	218c      	movs	r1, #140	; 0x8c
 8001642:	f000 fb15 	bl	8001c70 <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ParseBLEMessage,
 8001646:	4b29      	ldr	r3, [pc, #164]	; (80016ec <FRTOS_Init_Tasks+0xcc>)
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	232d      	movs	r3, #45	; 0x2d
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	4928      	ldr	r1, [pc, #160]	; (80016f0 <FRTOS_Init_Tasks+0xd0>)
 8001650:	4828      	ldr	r0, [pc, #160]	; (80016f4 <FRTOS_Init_Tasks+0xd4>)
 8001652:	2300      	movs	r3, #0
 8001654:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001658:	f006 fd8a 	bl	8008170 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 800165c:	2801      	cmp	r0, #1
 800165e:	d003      	beq.n	8001668 <FRTOS_Init_Tasks+0x48>
 8001660:	4821      	ldr	r0, [pc, #132]	; (80016e8 <FRTOS_Init_Tasks+0xc8>)
 8001662:	2197      	movs	r1, #151	; 0x97
 8001664:	f000 fb04 	bl	8001c70 <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ProcessPushButtonIRQ,
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <FRTOS_Init_Tasks+0xd8>)
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	232c      	movs	r3, #44	; 0x2c
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	4922      	ldr	r1, [pc, #136]	; (80016fc <FRTOS_Init_Tasks+0xdc>)
 8001672:	4823      	ldr	r0, [pc, #140]	; (8001700 <FRTOS_Init_Tasks+0xe0>)
 8001674:	2300      	movs	r3, #0
 8001676:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800167a:	f006 fd79 	bl	8008170 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 800167e:	2801      	cmp	r0, #1
 8001680:	d003      	beq.n	800168a <FRTOS_Init_Tasks+0x6a>
 8001682:	4819      	ldr	r0, [pc, #100]	; (80016e8 <FRTOS_Init_Tasks+0xc8>)
 8001684:	21a2      	movs	r1, #162	; 0xa2
 8001686:	f000 faf3 	bl	8001c70 <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_BlinkLEDIndicator,
 800168a:	4b1e      	ldr	r3, [pc, #120]	; (8001704 <FRTOS_Init_Tasks+0xe4>)
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	231e      	movs	r3, #30
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	491d      	ldr	r1, [pc, #116]	; (8001708 <FRTOS_Init_Tasks+0xe8>)
 8001694:	481d      	ldr	r0, [pc, #116]	; (800170c <FRTOS_Init_Tasks+0xec>)
 8001696:	2300      	movs	r3, #0
 8001698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800169c:	f006 fd68 	bl	8008170 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 80016a0:	2801      	cmp	r0, #1
 80016a2:	d003      	beq.n	80016ac <FRTOS_Init_Tasks+0x8c>
 80016a4:	4810      	ldr	r0, [pc, #64]	; (80016e8 <FRTOS_Init_Tasks+0xc8>)
 80016a6:	21ad      	movs	r1, #173	; 0xad
 80016a8:	f000 fae2 	bl	8001c70 <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ManageBLEEvents,
 80016ac:	4b18      	ldr	r3, [pc, #96]	; (8001710 <FRTOS_Init_Tasks+0xf0>)
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	2319      	movs	r3, #25
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	4917      	ldr	r1, [pc, #92]	; (8001714 <FRTOS_Init_Tasks+0xf4>)
 80016b6:	4818      	ldr	r0, [pc, #96]	; (8001718 <FRTOS_Init_Tasks+0xf8>)
 80016b8:	2300      	movs	r3, #0
 80016ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016be:	f006 fd57 	bl	8008170 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 80016c2:	2801      	cmp	r0, #1
 80016c4:	d102      	bne.n	80016cc <FRTOS_Init_Tasks+0xac>
}
 80016c6:	b003      	add	sp, #12
 80016c8:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 80016cc:	4806      	ldr	r0, [pc, #24]	; (80016e8 <FRTOS_Init_Tasks+0xc8>)
 80016ce:	21b8      	movs	r1, #184	; 0xb8
}
 80016d0:	b003      	add	sp, #12
 80016d2:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 80016d6:	f000 bacb 	b.w	8001c70 <assert_failed>
 80016da:	bf00      	nop
 80016dc:	200099e0 	.word	0x200099e0
 80016e0:	0800a7e4 	.word	0x0800a7e4
 80016e4:	080015d9 	.word	0x080015d9
 80016e8:	0800a7fc 	.word	0x0800a7fc
 80016ec:	200099c8 	.word	0x200099c8
 80016f0:	0800a81c 	.word	0x0800a81c
 80016f4:	080014c9 	.word	0x080014c9
 80016f8:	200099d0 	.word	0x200099d0
 80016fc:	0800a830 	.word	0x0800a830
 8001700:	08001555 	.word	0x08001555
 8001704:	200001c8 	.word	0x200001c8
 8001708:	0800a83c 	.word	0x0800a83c
 800170c:	08001495 	.word	0x08001495
 8001710:	200001c4 	.word	0x200001c4
 8001714:	0800a84c 	.word	0x0800a84c
 8001718:	0800146d 	.word	0x0800146d

0800171c <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 800171c:	b530      	push	{r4, r5, lr}
 800171e:	b083      	sub	sp, #12
 8001720:	460d      	mov	r5, r1
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001722:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 8001726:	4613      	mov	r3, r2
  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001728:	4601      	mov	r1, r0
 800172a:	462a      	mov	r2, r5
 800172c:	9400      	str	r4, [sp, #0]
 800172e:	4805      	ldr	r0, [pc, #20]	; (8001744 <BSP_SPI1_SendRecv+0x28>)
 8001730:	f003 fb74 	bl	8004e1c <HAL_SPI_TransmitReceive>
 8001734:	2800      	cmp	r0, #0
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
  }
  return ret;
}
 8001736:	bf14      	ite	ne
 8001738:	f06f 0005 	mvnne.w	r0, #5
 800173c:	2000      	moveq	r0, #0
 800173e:	b003      	add	sp, #12
 8001740:	bd30      	pop	{r4, r5, pc}
 8001742:	bf00      	nop
 8001744:	200099e8 	.word	0x200099e8

08001748 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
  return HAL_GetTick();
 8001748:	f000 be80 	b.w	800244c <HAL_GetTick>

0800174c <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 800174c:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <MX_SPI1_Init+0x38>)
{
 800174e:	b538      	push	{r3, r4, r5, lr}
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001750:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi->Instance = SPI1;
 8001754:	6002      	str	r2, [r0, #0]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001756:	2201      	movs	r2, #1
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001758:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800175c:	2430      	movs	r4, #48	; 0x30
  hspi->Init.Mode = SPI_MODE_MASTER;
 800175e:	6041      	str	r1, [r0, #4]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001760:	6142      	str	r2, [r0, #20]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi->Init.CRCPolynomial = 10;
 8001762:	210a      	movs	r1, #10
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001764:	2200      	movs	r2, #0
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001766:	e9c0 5406 	strd	r5, r4, [r0, #24]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800176a:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800176e:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi->Init.CRCPolynomial = 10;
 8001772:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001774:	6102      	str	r2, [r0, #16]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001776:	6282      	str	r2, [r0, #40]	; 0x28
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001778:	f003 fa4c 	bl	8004c14 <HAL_SPI_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 800177c:	3800      	subs	r0, #0
 800177e:	bf18      	it	ne
 8001780:	2001      	movne	r0, #1
 8001782:	bd38      	pop	{r3, r4, r5, pc}
 8001784:	40013000 	.word	0x40013000

08001788 <BSP_SPI1_Init>:
{
 8001788:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(SPI1InitCounter++ == 0)
 800178a:	4a2f      	ldr	r2, [pc, #188]	; (8001848 <BSP_SPI1_Init+0xc0>)
  hspi1.Instance  = SPI1;
 800178c:	4c2f      	ldr	r4, [pc, #188]	; (800184c <BSP_SPI1_Init+0xc4>)
  if(SPI1InitCounter++ == 0)
 800178e:	6813      	ldr	r3, [r2, #0]
  hspi1.Instance  = SPI1;
 8001790:	492f      	ldr	r1, [pc, #188]	; (8001850 <BSP_SPI1_Init+0xc8>)
 8001792:	6021      	str	r1, [r4, #0]
  if(SPI1InitCounter++ == 0)
 8001794:	1c59      	adds	r1, r3, #1
{
 8001796:	b08b      	sub	sp, #44	; 0x2c
  if(SPI1InitCounter++ == 0)
 8001798:	6011      	str	r1, [r2, #0]
 800179a:	b113      	cbz	r3, 80017a2 <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 800179c:	2000      	movs	r0, #0
}
 800179e:	b00b      	add	sp, #44	; 0x2c
 80017a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80017a2:	4620      	mov	r0, r4
 80017a4:	f003 fcd2 	bl	800514c <HAL_SPI_GetState>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d1f6      	bne.n	800179c <BSP_SPI1_Init+0x14>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017ae:	4a29      	ldr	r2, [pc, #164]	; (8001854 <BSP_SPI1_Init+0xcc>)
 80017b0:	9001      	str	r0, [sp, #4]
 80017b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80017b4:	4828      	ldr	r0, [pc, #160]	; (8001858 <BSP_SPI1_Init+0xd0>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017b6:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80017ba:	6451      	str	r1, [r2, #68]	; 0x44
 80017bc:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80017be:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 80017c2:	9101      	str	r1, [sp, #4]
 80017c4:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	9302      	str	r3, [sp, #8]
 80017c8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80017ca:	f041 0101 	orr.w	r1, r1, #1
 80017ce:	6311      	str	r1, [r2, #48]	; 0x30
 80017d0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80017d2:	f001 0101 	and.w	r1, r1, #1
 80017d6:	9102      	str	r1, [sp, #8]
 80017d8:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	9303      	str	r3, [sp, #12]
 80017dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80017de:	f043 0302 	orr.w	r3, r3, #2
 80017e2:	6313      	str	r3, [r2, #48]	; 0x30
 80017e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80017ec:	2240      	movs	r2, #64	; 0x40
 80017ee:	2302      	movs	r3, #2
 80017f0:	2600      	movs	r6, #0
 80017f2:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80017f4:	2505      	movs	r5, #5
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80017f6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80017f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001800:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001802:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001806:	f001 fbbd 	bl	8002f84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800180a:	2280      	movs	r2, #128	; 0x80
 800180c:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800180e:	4812      	ldr	r0, [pc, #72]	; (8001858 <BSP_SPI1_Init+0xd0>)
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001810:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001812:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001814:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001818:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800181c:	f001 fbb2 	bl	8002f84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001820:	480e      	ldr	r0, [pc, #56]	; (800185c <BSP_SPI1_Init+0xd4>)
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001822:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001824:	2208      	movs	r2, #8
 8001826:	2302      	movs	r3, #2
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001828:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800182a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800182e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001832:	f001 fba7 	bl	8002f84 <HAL_GPIO_Init>
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001836:	4620      	mov	r0, r4
 8001838:	f7ff ff88 	bl	800174c <MX_SPI1_Init>
 800183c:	2800      	cmp	r0, #0
 800183e:	d0ad      	beq.n	800179c <BSP_SPI1_Init+0x14>
				ret = BSP_ERROR_BUS_FAILURE;
 8001840:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8001844:	e7ab      	b.n	800179e <BSP_SPI1_Init+0x16>
 8001846:	bf00      	nop
 8001848:	200001cc 	.word	0x200001cc
 800184c:	200099e8 	.word	0x200099e8
 8001850:	40013000 	.word	0x40013000
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000
 800185c:	40020400 	.word	0x40020400

08001860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001860:	b500      	push	{lr}
 8001862:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <MX_DMA_Init+0x30>)
 8001866:	2200      	movs	r2, #0
 8001868:	9201      	str	r2, [sp, #4]
 800186a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800186c:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8001870:	6319      	str	r1, [r3, #48]	; 0x30
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001874:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001878:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800187a:	2105      	movs	r1, #5
 800187c:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800187e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001880:	f001 f860 	bl	8002944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001884:	2038      	movs	r0, #56	; 0x38

}
 8001886:	b003      	add	sp, #12
 8001888:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800188c:	f001 b8a4 	b.w	80029d8 <HAL_NVIC_EnableIRQ>
 8001890:	40023800 	.word	0x40023800

08001894 <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8001898:	2000      	movs	r0, #0
 800189a:	4770      	bx	lr

0800189c <vApplicationIdleHook>:
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <vApplicationMallocFailedHook>:
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop

080018a4 <MX_FREERTOS_Init>:

  /* USER CODE BEGIN RTOS_EVENTS */

  /* USER CODE END RTOS_EVENTS */

}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80018a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	2400      	movs	r4, #0
{
 80018ae:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80018b4:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	4b64      	ldr	r3, [pc, #400]	; (8001a4c <MX_GPIO_Init+0x1a4>)
 80018ba:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 80018c0:	4e63      	ldr	r6, [pc, #396]	; (8001a50 <MX_GPIO_Init+0x1a8>)
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 80018c2:	4d64      	ldr	r5, [pc, #400]	; (8001a54 <MX_GPIO_Init+0x1ac>)
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 80018c4:	4f64      	ldr	r7, [pc, #400]	; (8001a58 <MX_GPIO_Init+0x1b0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	f042 0204 	orr.w	r2, r2, #4
 80018ca:	631a      	str	r2, [r3, #48]	; 0x30
 80018cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ce:	f002 0204 	and.w	r2, r2, #4
 80018d2:	9201      	str	r2, [sp, #4]
 80018d4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018d6:	9402      	str	r4, [sp, #8]
 80018d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018de:	631a      	str	r2, [r3, #48]	; 0x30
 80018e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018e2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80018e6:	9202      	str	r2, [sp, #8]
 80018e8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	9403      	str	r4, [sp, #12]
 80018ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ee:	f042 0201 	orr.w	r2, r2, #1
 80018f2:	631a      	str	r2, [r3, #48]	; 0x30
 80018f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018f6:	f002 0201 	and.w	r2, r2, #1
 80018fa:	9203      	str	r2, [sp, #12]
 80018fc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	9404      	str	r4, [sp, #16]
 8001900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001902:	f042 0202 	orr.w	r2, r2, #2
 8001906:	631a      	str	r2, [r3, #48]	; 0x30
 8001908:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800190a:	f002 0202 	and.w	r2, r2, #2
 800190e:	9204      	str	r2, [sp, #16]
 8001910:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001912:	9405      	str	r4, [sp, #20]
 8001914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001916:	f042 0208 	orr.w	r2, r2, #8
 800191a:	631a      	str	r2, [r3, #48]	; 0x30
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0308 	and.w	r3, r3, #8
 8001922:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001924:	4622      	mov	r2, r4
 8001926:	4630      	mov	r0, r6
 8001928:	f44f 7191 	mov.w	r1, #290	; 0x122
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800192c:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 800192e:	f001 fd41 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 8001932:	4622      	mov	r2, r4
 8001934:	4628      	mov	r0, r5
 8001936:	f44f 6188 	mov.w	r1, #1088	; 0x440
 800193a:	f001 fd3b 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
 800193e:	4628      	mov	r0, r5
 8001940:	2201      	movs	r2, #1
 8001942:	2120      	movs	r1, #32
 8001944:	f001 fd36 	bl	80033b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001948:	4622      	mov	r2, r4
 800194a:	4638      	mov	r0, r7
 800194c:	2101      	movs	r1, #1
 800194e:	f001 fd31 	bl	80033b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 8001952:	4b42      	ldr	r3, [pc, #264]	; (8001a5c <MX_GPIO_Init+0x1b4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 8001956:	a906      	add	r1, sp, #24
 8001958:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 800195a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800195e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 8001962:	f001 fb0f 	bl	8002f84 <HAL_GPIO_Init>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001966:	a906      	add	r1, sp, #24
 8001968:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15/*|GPIO_PIN_0*/|GPIO_PIN_1
 800196a:	f64d 727e 	movw	r2, #57214	; 0xdf7e
 800196e:	2303      	movs	r3, #3
 8001970:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001976:	f001 fb05 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800197a:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800197c:	2203      	movs	r2, #3
 800197e:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001980:	4837      	ldr	r0, [pc, #220]	; (8001a60 <MX_GPIO_Init+0x1b8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001984:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001988:	f001 fafc 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 800198c:	4b33      	ldr	r3, [pc, #204]	; (8001a5c <MX_GPIO_Init+0x1b4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001990:	a906      	add	r1, sp, #24
 8001992:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 8001994:	2201      	movs	r2, #1
 8001996:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 800199a:	f001 faf3 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE Pins and Nucleo LED Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 800199e:	f44f 7291 	mov.w	r2, #290	; 0x122
 80019a2:	2301      	movs	r3, #1
 80019a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	a906      	add	r1, sp, #24
 80019aa:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 80019ac:	2200      	movs	r2, #0
 80019ae:	2300      	movs	r3, #0
 80019b0:	e9cd 2308 	strd	r2, r3, [sp, #32]

  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 80019b4:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b8:	f001 fae4 	bl	8002f84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 80019bc:	f04f 0903 	mov.w	r9, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c0:	a906      	add	r1, sp, #24
 80019c2:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 80019c4:	f44f 628c 	mov.w	r2, #1120	; 0x460
 80019c8:	2301      	movs	r3, #1
 80019ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80019ce:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	f001 fad7 	bl	8002f84 <HAL_GPIO_Init>
  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 80019d6:	4638      	mov	r0, r7
 80019d8:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
 80019da:	2201      	movs	r2, #1
 80019dc:	2301      	movs	r3, #1
 80019de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80019e2:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f001 facd 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	4630      	mov	r0, r6
 80019ec:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80019ee:	f649 0218 	movw	r2, #38936	; 0x9818
 80019f2:	2303      	movs	r3, #3
 80019f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f001 fac3 	bl	8002f84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	4628      	mov	r0, r5
 8001a00:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001a02:	f24f 0287 	movw	r2, #61575	; 0xf087
 8001a06:	2303      	movs	r3, #3
 8001a08:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0e:	f001 fab9 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a12:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a14:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a16:	2204      	movs	r2, #4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a18:	4812      	ldr	r0, [pc, #72]	; (8001a64 <MX_GPIO_Init+0x1bc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a1c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a20:	f001 fab0 	bl	8002f84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 1);
 8001a24:	2201      	movs	r2, #1
 8001a26:	2105      	movs	r1, #5
 8001a28:	2006      	movs	r0, #6
 8001a2a:	f000 ff8b 	bl	8002944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a2e:	2006      	movs	r0, #6
 8001a30:	f000 ffd2 	bl	80029d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 2);
 8001a34:	2202      	movs	r2, #2
 8001a36:	2106      	movs	r1, #6
 8001a38:	2028      	movs	r0, #40	; 0x28
 8001a3a:	f000 ff83 	bl	8002944 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a3e:	2028      	movs	r0, #40	; 0x28
 8001a40:	f000 ffca 	bl	80029d8 <HAL_NVIC_EnableIRQ>

}
 8001a44:	b00d      	add	sp, #52	; 0x34
 8001a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000
 8001a54:	40020400 	.word	0x40020400
 8001a58:	40020800 	.word	0x40020800
 8001a5c:	10110000 	.word	0x10110000
 8001a60:	40021c00 	.word	0x40021c00
 8001a64:	40020c00 	.word	0x40020c00

08001a68 <MX_I2C1_Init>:
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a68:	480b      	ldr	r0, [pc, #44]	; (8001a98 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 8001a6a:	490c      	ldr	r1, [pc, #48]	; (8001a9c <MX_I2C1_Init+0x34>)
{
 8001a6c:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <MX_I2C1_Init+0x38>)
 8001a70:	6003      	str	r3, [r0, #0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a76:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
 8001a78:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8001a7c:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a80:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 8001a84:	6041      	str	r1, [r0, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a86:	6102      	str	r2, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a88:	f001 fcd0 	bl	800342c <HAL_I2C_Init>
 8001a8c:	b900      	cbnz	r0, 8001a90 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a8e:	bd08      	pop	{r3, pc}
 8001a90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001a94:	f000 b8ea 	b.w	8001c6c <Error_Handler>
 8001a98:	20009a40 	.word	0x20009a40
 8001a9c:	000186a0 	.word	0x000186a0
 8001aa0:	40005400 	.word	0x40005400

08001aa4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001aa4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 8001aa6:	6802      	ldr	r2, [r0, #0]
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_I2C_MspInit+0x78>)
{
 8001aaa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8001aae:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001ab4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001ab8:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8001aba:	d001      	beq.n	8001ac0 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001abc:	b008      	add	sp, #32
 8001abe:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac0:	4d17      	ldr	r5, [pc, #92]	; (8001b20 <HAL_I2C_MspInit+0x7c>)
 8001ac2:	9400      	str	r4, [sp, #0]
 8001ac4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	4817      	ldr	r0, [pc, #92]	; (8001b24 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	632b      	str	r3, [r5, #48]	; 0x30
 8001ace:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ad6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001ada:	2312      	movs	r3, #18
 8001adc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001aea:	2304      	movs	r3, #4
 8001aec:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aee:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af0:	f001 fa48 	bl	8002f84 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001af4:	9401      	str	r4, [sp, #4]
 8001af6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001af8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001afc:	642b      	str	r3, [r5, #64]	; 0x40
 8001afe:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b04:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2106      	movs	r1, #6
 8001b0a:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b0c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 8001b0e:	f000 ff19 	bl	8002944 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b12:	201f      	movs	r0, #31
 8001b14:	f000 ff60 	bl	80029d8 <HAL_NVIC_EnableIRQ>
}
 8001b18:	b008      	add	sp, #32
 8001b1a:	bd70      	pop	{r4, r5, r6, pc}
 8001b1c:	40005400 	.word	0x40005400
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40020400 	.word	0x40020400

08001b28 <_write>:
/* Private user code ---------------------------------------------------------*/

int _write(int file, char *ptr, int len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	for(uint16_t i=0 ; i<len ; i++)
 8001b28:	1e10      	subs	r0, r2, #0
 8001b2a:	dd1c      	ble.n	8001b66 <_write+0x3e>
{
 8001b2c:	b430      	push	{r4, r5}
	for(uint16_t i=0 ; i<len ; i++)
 8001b2e:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b30:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001b34:	f8d4 5e80 	ldr.w	r5, [r4, #3712]	; 0xe80
 8001b38:	07ed      	lsls	r5, r5, #31
		ITM_SendChar((*ptr++));
 8001b3a:	f101 0101 	add.w	r1, r1, #1
 8001b3e:	d50c      	bpl.n	8001b5a <_write+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001b40:	f8d4 2e00 	ldr.w	r2, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b44:	07d2      	lsls	r2, r2, #31
 8001b46:	d508      	bpl.n	8001b5a <_write+0x32>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001b48:	6825      	ldr	r5, [r4, #0]
 8001b4a:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8001b4e:	b91d      	cbnz	r5, 8001b58 <_write+0x30>
    {
      __NOP();
 8001b50:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001b52:	6825      	ldr	r5, [r4, #0]
 8001b54:	2d00      	cmp	r5, #0
 8001b56:	d0fb      	beq.n	8001b50 <_write+0x28>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001b58:	7022      	strb	r2, [r4, #0]
	for(uint16_t i=0 ; i<len ; i++)
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	4283      	cmp	r3, r0
 8001b60:	dbe8      	blt.n	8001b34 <_write+0xc>

	return len;
}
 8001b62:	bc30      	pop	{r4, r5}
 8001b64:	4770      	bx	lr
 8001b66:	4770      	bx	lr

08001b68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b68:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6a:	2300      	movs	r3, #0
{
 8001b6c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8001b72:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b76:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001b7a:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	4922      	ldr	r1, [pc, #136]	; (8001c08 <SystemClock_Config+0xa0>)
 8001b80:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b82:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b84:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b88:	4a20      	ldr	r2, [pc, #128]	; (8001c0c <SystemClock_Config+0xa4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8001b8e:	6408      	str	r0, [r1, #64]	; 0x40
 8001b90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b92:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8001b96:	9100      	str	r1, [sp, #0]
 8001b98:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	6813      	ldr	r3, [r2, #0]
 8001b9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	6813      	ldr	r3, [r2, #0]
 8001ba6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001baa:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bac:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bae:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb0:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bb8:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bba:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bbe:	e9cd 410b 	strd	r4, r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc2:	25c8      	movs	r5, #200	; 0xc8
 8001bc4:	2410      	movs	r4, #16
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 200;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bca:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bcc:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
 8001bd0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd4:	f002 fbd2 	bl	800437c <HAL_RCC_OscConfig>
 8001bd8:	b108      	cbz	r0, 8001bde <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bda:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001bde:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be0:	240f      	movs	r4, #15
 8001be2:	2502      	movs	r5, #2
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be4:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bec:	a802      	add	r0, sp, #8
 8001bee:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001bf4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bf8:	f002 fe76 	bl	80048e8 <HAL_RCC_ClockConfig>
 8001bfc:	b108      	cbz	r0, 8001c02 <SystemClock_Config+0x9a>
 8001bfe:	b672      	cpsid	i
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <SystemClock_Config+0x98>
}
 8001c02:	b015      	add	sp, #84	; 0x54
 8001c04:	bd30      	pop	{r4, r5, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40007000 	.word	0x40007000

08001c10 <main>:
{
 8001c10:	b508      	push	{r3, lr}
  HAL_Init();
 8001c12:	f000 fbf5 	bl	8002400 <HAL_Init>
  SystemClock_Config();
 8001c16:	f7ff ffa7 	bl	8001b68 <SystemClock_Config>
  MX_GPIO_Init();
 8001c1a:	f7ff fe45 	bl	80018a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c1e:	f7ff fe1f 	bl	8001860 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c22:	f7fe ff7b 	bl	8000b1c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001c26:	f7ff ff1f 	bl	8001a68 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001c2a:	f000 facf 	bl	80021cc <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c2e:	f000 fb57 	bl	80022e0 <MX_TIM3_Init>
  printf("STM32F411RE Nucleo-64 Board\n");
 8001c32:	480b      	ldr	r0, [pc, #44]	; (8001c60 <main+0x50>)
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001c34:	4c0b      	ldr	r4, [pc, #44]	; (8001c64 <main+0x54>)
  printf("STM32F411RE Nucleo-64 Board\n");
 8001c36:	f007 fdeb 	bl	8009810 <puts>
  printf("FreeRTOS-BLE-Car\n\n");
 8001c3a:	480b      	ldr	r0, [pc, #44]	; (8001c68 <main+0x58>)
 8001c3c:	f007 fde8 	bl	8009810 <puts>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001c40:	f005 fb00 	bl	8007244 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c44:	f7ff fe2e 	bl	80018a4 <MX_FREERTOS_Init>
  FRTOS_Init_Tasks();
 8001c48:	f7ff fcea 	bl	8001620 <FRTOS_Init_Tasks>
  osKernelStart();
 8001c4c:	f005 fb0c 	bl	8007268 <osKernelStart>
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001c50:	4620      	mov	r0, r4
 8001c52:	2120      	movs	r1, #32
 8001c54:	f001 fbc8 	bl	80033e8 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8001c58:	2064      	movs	r0, #100	; 0x64
 8001c5a:	f000 fbfd 	bl	8002458 <HAL_Delay>
  while (1)
 8001c5e:	e7f7      	b.n	8001c50 <main+0x40>
 8001c60:	0800a860 	.word	0x0800a860
 8001c64:	40020000 	.word	0x40020000
 8001c68:	0800a87c 	.word	0x0800a87c

08001c6c <Error_Handler>:
 8001c6c:	b672      	cpsid	i
  while (1)
 8001c6e:	e7fe      	b.n	8001c6e <Error_Handler+0x2>

08001c70 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001c70:	460a      	mov	r2, r1
 8001c72:	b508      	push	{r3, lr}
	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 8001c74:	4601      	mov	r1, r0
 8001c76:	4802      	ldr	r0, [pc, #8]	; (8001c80 <assert_failed+0x10>)
 8001c78:	f007 fd44 	bl	8009704 <iprintf>
	for(;;);
 8001c7c:	e7fe      	b.n	8001c7c <assert_failed+0xc>
 8001c7e:	bf00      	nop
 8001c80:	0800a890 	.word	0x0800a890

08001c84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c84:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c86:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <HAL_MspInit+0x3c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	9200      	str	r2, [sp, #0]
 8001c8c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c8e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001c92:	6459      	str	r1, [r3, #68]	; 0x44
 8001c94:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c96:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001c9a:	9100      	str	r1, [sp, #0]
 8001c9c:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9e:	9201      	str	r2, [sp, #4]
 8001ca0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001ca2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001ca6:	6419      	str	r1, [r3, #64]	; 0x40
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cb2:	210f      	movs	r1, #15
 8001cb4:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb8:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cba:	f000 be43 	b.w	8002944 <HAL_NVIC_SetPriority>
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800

08001cc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc4:	b530      	push	{r4, r5, lr}
 8001cc6:	4601      	mov	r1, r0
 8001cc8:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	201c      	movs	r0, #28
 8001cce:	f000 fe39 	bl	8002944 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cd2:	201c      	movs	r0, #28
 8001cd4:	f000 fe80 	bl	80029d8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001cd8:	2500      	movs	r5, #0
 8001cda:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <HAL_InitTick+0x70>)
 8001cdc:	9502      	str	r5, [sp, #8]
 8001cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001ce0:	4c15      	ldr	r4, [pc, #84]	; (8001d38 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	641a      	str	r2, [r3, #64]	; 0x40
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f003 0301 	and.w	r3, r3, #1
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cee:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001cf0:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cf2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001cf4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cf6:	f002 ff09 	bl	8004b0c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001cfa:	f002 fef7 	bl	8004aec <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cfe:	4a0f      	ldr	r2, [pc, #60]	; (8001d3c <HAL_InitTick+0x78>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
  htim2.Init.Prescaler = uwPrescalerValue;
  htim2.Init.ClockDivision = 0;
 8001d00:	6125      	str	r5, [r4, #16]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001d02:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	0c9b      	lsrs	r3, r3, #18
 8001d0a:	3b01      	subs	r3, #1
  htim2.Instance = TIM2;
 8001d0c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001d10:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001d14:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d16:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim2.Instance = TIM2;
 8001d1a:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001d1c:	60e2      	str	r2, [r4, #12]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001d1e:	f003 fabf 	bl	80052a0 <HAL_TIM_Base_Init>
 8001d22:	b110      	cbz	r0, 8001d2a <HAL_InitTick+0x66>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
  }

  /* Return function status */
  return HAL_ERROR;
 8001d24:	2001      	movs	r0, #1
}
 8001d26:	b009      	add	sp, #36	; 0x24
 8001d28:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim2);
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f003 fb8e 	bl	800544c <HAL_TIM_Base_Start_IT>
}
 8001d30:	b009      	add	sp, #36	; 0x24
 8001d32:	bd30      	pop	{r4, r5, pc}
 8001d34:	40023800 	.word	0x40023800
 8001d38:	20009a94 	.word	0x20009a94
 8001d3c:	431bde83 	.word	0x431bde83

08001d40 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d40:	e7fe      	b.n	8001d40 <NMI_Handler>
 8001d42:	bf00      	nop

08001d44 <HardFault_Handler>:
 * It extracts the location of stack frame and passes it to the handler written
 * in C as a pointer. We also extract the LR value as second parameter.
 */
void HardFault_Handler(void)
{
	asm(
 8001d44:	f01e 0f04 	tst.w	lr, #4
 8001d48:	bf0c      	ite	eq
 8001d4a:	f3ef 8008 	mrseq	r0, MSP
 8001d4e:	f3ef 8009 	mrsne	r0, PSP
 8001d52:	4671      	mov	r1, lr
 8001d54:	f000 b802 	b.w	8001d5c <HardFault_Handler_C>
		"MRSEQ  R0, MSP\n\t"
		"MRSNE  R0, PSP\n\t"
		"MOV    R1, LR\n\t"
		"B      (HardFault_Handler_C)\n\t"
	);
}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop

08001d5c <HardFault_Handler_C>:
 * HardFault handler in C, with stack frame location and LR value extracted
 * from the assembly wrapper as input parameters
 */
void HardFault_Handler_C(unsigned long * hardfault_args, unsigned int lr_value)
{
	bus_fault_address       = SCB->BFAR;
 8001d5c:	4c43      	ldr	r4, [pc, #268]	; (8001e6c <HardFault_Handler_C+0x110>)
 8001d5e:	4a44      	ldr	r2, [pc, #272]	; (8001e70 <HardFault_Handler_C+0x114>)
	memmanage_fault_address = SCB->MMFAR;
	cfsr                    = SCB->CFSR;
 8001d60:	4d44      	ldr	r5, [pc, #272]	; (8001e74 <HardFault_Handler_C+0x118>)

	stacked_r0  = ((unsigned long) hardfault_args[0]);
	stacked_r1  = ((unsigned long) hardfault_args[1]);
	stacked_r2  = ((unsigned long) hardfault_args[2]);
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8001d62:	f8df a174 	ldr.w	sl, [pc, #372]	; 8001ed8 <HardFault_Handler_C+0x17c>
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8001d66:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8001edc <HardFault_Handler_C+0x180>
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8001d6a:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8001ee0 <HardFault_Handler_C+0x184>
{
 8001d6e:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	bus_fault_address       = SCB->BFAR;
 8001d72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d74:	6013      	str	r3, [r2, #0]
	memmanage_fault_address = SCB->MMFAR;
 8001d76:	4a40      	ldr	r2, [pc, #256]	; (8001e78 <HardFault_Handler_C+0x11c>)
 8001d78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d7a:	6013      	str	r3, [r2, #0]
	cfsr                    = SCB->CFSR;
 8001d7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d7e:	602b      	str	r3, [r5, #0]
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 8001d80:	4a3e      	ldr	r2, [pc, #248]	; (8001e7c <HardFault_Handler_C+0x120>)
 8001d82:	6806      	ldr	r6, [r0, #0]
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8001d84:	4b3e      	ldr	r3, [pc, #248]	; (8001e80 <HardFault_Handler_C+0x124>)
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 8001d86:	6016      	str	r6, [r2, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 8001d88:	f8df b158 	ldr.w	fp, [pc, #344]	; 8001ee4 <HardFault_Handler_C+0x188>
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8001d8c:	6842      	ldr	r2, [r0, #4]
 8001d8e:	601a      	str	r2, [r3, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 8001d90:	6883      	ldr	r3, [r0, #8]
 8001d92:	f8cb 3000 	str.w	r3, [fp]
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8001d96:	68c3      	ldr	r3, [r0, #12]
 8001d98:	f8ca 3000 	str.w	r3, [sl]
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8001d9c:	6903      	ldr	r3, [r0, #16]
 8001d9e:	f8c9 3000 	str.w	r3, [r9]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8001da2:	e9d0 c206 	ldrd	ip, r2, [r0, #24]
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8001da6:	6943      	ldr	r3, [r0, #20]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 8001da8:	4f36      	ldr	r7, [pc, #216]	; (8001e84 <HardFault_Handler_C+0x128>)
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8001daa:	f8c8 3000 	str.w	r3, [r8]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8001dae:	4b36      	ldr	r3, [pc, #216]	; (8001e88 <HardFault_Handler_C+0x12c>)

	printf ("[HardFault]\n");
 8001db0:	4836      	ldr	r0, [pc, #216]	; (8001e8c <HardFault_Handler_C+0x130>)
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 8001db2:	f8c7 c000 	str.w	ip, [r7]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8001db6:	601a      	str	r2, [r3, #0]
{
 8001db8:	460e      	mov	r6, r1
	printf ("[HardFault]\n");
 8001dba:	f007 fd29 	bl	8009810 <puts>
	printf ("- Stack frame:\n");
 8001dbe:	4834      	ldr	r0, [pc, #208]	; (8001e90 <HardFault_Handler_C+0x134>)
 8001dc0:	f007 fd26 	bl	8009810 <puts>
	printf (" R0  = %lx\n", stacked_r0);
 8001dc4:	4a2d      	ldr	r2, [pc, #180]	; (8001e7c <HardFault_Handler_C+0x120>)
 8001dc6:	4833      	ldr	r0, [pc, #204]	; (8001e94 <HardFault_Handler_C+0x138>)
 8001dc8:	6811      	ldr	r1, [r2, #0]
 8001dca:	f007 fc9b 	bl	8009704 <iprintf>
	printf (" R1  = %lx\n", stacked_r1);
 8001dce:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <HardFault_Handler_C+0x124>)
 8001dd0:	4831      	ldr	r0, [pc, #196]	; (8001e98 <HardFault_Handler_C+0x13c>)
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	f007 fc96 	bl	8009704 <iprintf>
	printf (" R2  = %lx\n", stacked_r2);
 8001dd8:	f8db 1000 	ldr.w	r1, [fp]
 8001ddc:	482f      	ldr	r0, [pc, #188]	; (8001e9c <HardFault_Handler_C+0x140>)
 8001dde:	f007 fc91 	bl	8009704 <iprintf>
	printf (" R3  = %lx\n", stacked_r3);
 8001de2:	f8da 1000 	ldr.w	r1, [sl]
 8001de6:	482e      	ldr	r0, [pc, #184]	; (8001ea0 <HardFault_Handler_C+0x144>)
 8001de8:	f007 fc8c 	bl	8009704 <iprintf>
	printf (" R12 = %lx\n", stacked_r12);
 8001dec:	f8d9 1000 	ldr.w	r1, [r9]
 8001df0:	482c      	ldr	r0, [pc, #176]	; (8001ea4 <HardFault_Handler_C+0x148>)
 8001df2:	f007 fc87 	bl	8009704 <iprintf>
	printf (" LR  = %lx\n", stacked_lr);
 8001df6:	f8d8 1000 	ldr.w	r1, [r8]
 8001dfa:	482b      	ldr	r0, [pc, #172]	; (8001ea8 <HardFault_Handler_C+0x14c>)
 8001dfc:	f007 fc82 	bl	8009704 <iprintf>
	printf (" PC  = %lx\n", stacked_pc);
 8001e00:	6839      	ldr	r1, [r7, #0]
 8001e02:	482a      	ldr	r0, [pc, #168]	; (8001eac <HardFault_Handler_C+0x150>)
 8001e04:	f007 fc7e 	bl	8009704 <iprintf>
	printf (" PSR = %lx\n", stacked_psr);
 8001e08:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <HardFault_Handler_C+0x12c>)
 8001e0a:	4829      	ldr	r0, [pc, #164]	; (8001eb0 <HardFault_Handler_C+0x154>)
 8001e0c:	6819      	ldr	r1, [r3, #0]
 8001e0e:	f007 fc79 	bl	8009704 <iprintf>
	printf ("- FSR/FAR:\n");
 8001e12:	4828      	ldr	r0, [pc, #160]	; (8001eb4 <HardFault_Handler_C+0x158>)
 8001e14:	f007 fcfc 	bl	8009810 <puts>
	printf (" CFSR = %lx\n", cfsr);
 8001e18:	6829      	ldr	r1, [r5, #0]
 8001e1a:	4827      	ldr	r0, [pc, #156]	; (8001eb8 <HardFault_Handler_C+0x15c>)
 8001e1c:	f007 fc72 	bl	8009704 <iprintf>
	printf (" HFSR = 0x%08X\n", (unsigned int)(SCB->HFSR));
 8001e20:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001e22:	4826      	ldr	r0, [pc, #152]	; (8001ebc <HardFault_Handler_C+0x160>)
 8001e24:	f007 fc6e 	bl	8009704 <iprintf>
	printf (" DFSR = 0x%08X\n", (unsigned int)(SCB->DFSR));
 8001e28:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001e2a:	4825      	ldr	r0, [pc, #148]	; (8001ec0 <HardFault_Handler_C+0x164>)
 8001e2c:	f007 fc6a 	bl	8009704 <iprintf>
	printf (" AFSR = 0x%08X\n", (unsigned int)(SCB->AFSR));
 8001e30:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001e32:	4824      	ldr	r0, [pc, #144]	; (8001ec4 <HardFault_Handler_C+0x168>)
 8001e34:	f007 fc66 	bl	8009704 <iprintf>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 8001e38:	682b      	ldr	r3, [r5, #0]
 8001e3a:	061a      	lsls	r2, r3, #24
 8001e3c:	d409      	bmi.n	8001e52 <HardFault_Handler_C+0xf6>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 8001e3e:	041b      	lsls	r3, r3, #16
 8001e40:	d40e      	bmi.n	8001e60 <HardFault_Handler_C+0x104>
	printf ("- Misc\n");
 8001e42:	4821      	ldr	r0, [pc, #132]	; (8001ec8 <HardFault_Handler_C+0x16c>)
 8001e44:	f007 fce4 	bl	8009810 <puts>
	printf (" LR/EXC_RETURN= %x\n", lr_value);
 8001e48:	4820      	ldr	r0, [pc, #128]	; (8001ecc <HardFault_Handler_C+0x170>)
 8001e4a:	4631      	mov	r1, r6
 8001e4c:	f007 fc5a 	bl	8009704 <iprintf>

	while(1); // endless loop
 8001e50:	e7fe      	b.n	8001e50 <HardFault_Handler_C+0xf4>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HardFault_Handler_C+0x11c>)
 8001e54:	481e      	ldr	r0, [pc, #120]	; (8001ed0 <HardFault_Handler_C+0x174>)
 8001e56:	6819      	ldr	r1, [r3, #0]
 8001e58:	f007 fc54 	bl	8009704 <iprintf>
 8001e5c:	682b      	ldr	r3, [r5, #0]
 8001e5e:	e7ee      	b.n	8001e3e <HardFault_Handler_C+0xe2>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HardFault_Handler_C+0x114>)
 8001e62:	481c      	ldr	r0, [pc, #112]	; (8001ed4 <HardFault_Handler_C+0x178>)
 8001e64:	6819      	ldr	r1, [r3, #0]
 8001e66:	f007 fc4d 	bl	8009704 <iprintf>
 8001e6a:	e7ea      	b.n	8001e42 <HardFault_Handler_C+0xe6>
 8001e6c:	e000ed00 	.word	0xe000ed00
 8001e70:	20009ae0 	.word	0x20009ae0
 8001e74:	20009b04 	.word	0x20009b04
 8001e78:	20009adc 	.word	0x20009adc
 8001e7c:	20009af4 	.word	0x20009af4
 8001e80:	20009ae4 	.word	0x20009ae4
 8001e84:	20009af0 	.word	0x20009af0
 8001e88:	20009afc 	.word	0x20009afc
 8001e8c:	0800a8c0 	.word	0x0800a8c0
 8001e90:	0800a8cc 	.word	0x0800a8cc
 8001e94:	0800a8dc 	.word	0x0800a8dc
 8001e98:	0800a8e8 	.word	0x0800a8e8
 8001e9c:	0800a8f4 	.word	0x0800a8f4
 8001ea0:	0800a900 	.word	0x0800a900
 8001ea4:	0800a90c 	.word	0x0800a90c
 8001ea8:	0800a918 	.word	0x0800a918
 8001eac:	0800a924 	.word	0x0800a924
 8001eb0:	0800a930 	.word	0x0800a930
 8001eb4:	0800a93c 	.word	0x0800a93c
 8001eb8:	0800a948 	.word	0x0800a948
 8001ebc:	0800a958 	.word	0x0800a958
 8001ec0:	0800a968 	.word	0x0800a968
 8001ec4:	0800a978 	.word	0x0800a978
 8001ec8:	0800a9a8 	.word	0x0800a9a8
 8001ecc:	0800a9b0 	.word	0x0800a9b0
 8001ed0:	0800a988 	.word	0x0800a988
 8001ed4:	0800a998 	.word	0x0800a998
 8001ed8:	20009ae8 	.word	0x20009ae8
 8001edc:	20009af8 	.word	0x20009af8
 8001ee0:	20009aec 	.word	0x20009aec
 8001ee4:	20009b00 	.word	0x20009b00

08001ee8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <MemManage_Handler>
 8001eea:	bf00      	nop

08001eec <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <BusFault_Handler>
 8001eee:	bf00      	nop

08001ef0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef0:	e7fe      	b.n	8001ef0 <UsageFault_Handler>
 8001ef2:	bf00      	nop

08001ef4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop

08001ef8 <EXTI0_IRQHandler>:
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001ef8:	4801      	ldr	r0, [pc, #4]	; (8001f00 <EXTI0_IRQHandler+0x8>)
 8001efa:	f001 b82d 	b.w	8002f58 <HAL_EXTI_IRQHandler>
 8001efe:	bf00      	nop
 8001f00:	200098a4 	.word	0x200098a4

08001f04 <TIM1_BRK_TIM9_IRQHandler>:
/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim9);
 8001f04:	4801      	ldr	r0, [pc, #4]	; (8001f0c <TIM1_BRK_TIM9_IRQHandler+0x8>)
 8001f06:	f003 be0f 	b.w	8005b28 <HAL_TIM_IRQHandler>
 8001f0a:	bf00      	nop
 8001f0c:	20009be0 	.word	0x20009be0

08001f10 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim2);
 8001f10:	4801      	ldr	r0, [pc, #4]	; (8001f18 <TIM2_IRQHandler+0x8>)
 8001f12:	f003 be09 	b.w	8005b28 <HAL_TIM_IRQHandler>
 8001f16:	bf00      	nop
 8001f18:	20009a94 	.word	0x20009a94

08001f1c <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001f1c:	4801      	ldr	r0, [pc, #4]	; (8001f24 <I2C1_EV_IRQHandler+0x8>)
 8001f1e:	f001 bd6d 	b.w	80039fc <HAL_I2C_EV_IRQHandler>
 8001f22:	bf00      	nop
 8001f24:	20009a40 	.word	0x20009a40

08001f28 <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f2c:	f001 ba72 	b.w	8003414 <HAL_GPIO_EXTI_IRQHandler>

08001f30 <TIM5_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim5);
 8001f30:	4801      	ldr	r0, [pc, #4]	; (8001f38 <TIM5_IRQHandler+0x8>)
 8001f32:	f003 bdf9 	b.w	8005b28 <HAL_TIM_IRQHandler>
 8001f36:	bf00      	nop
 8001f38:	20009b08 	.word	0x20009b08

08001f3c <DMA2_Stream0_IRQHandler>:
/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f3c:	4801      	ldr	r0, [pc, #4]	; (8001f44 <DMA2_Stream0_IRQHandler+0x8>)
 8001f3e:	f000 beef 	b.w	8002d20 <HAL_DMA_IRQHandler>
 8001f42:	bf00      	nop
 8001f44:	200098f4 	.word	0x200098f4

08001f48 <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance == TIM2)
 8001f48:	6803      	ldr	r3, [r0, #0]
 8001f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4e:	d000      	beq.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0xa>
	}
	else if(htim->Instance == TIM9)
	{

	}
}
 8001f50:	4770      	bx	lr
		HAL_IncTick();
 8001f52:	f000 ba6f 	b.w	8002434 <HAL_IncTick>
 8001f56:	bf00      	nop

08001f58 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == NUCLEO_PB_Pin)
 8001f58:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001f5c:	d000      	beq.n	8001f60 <HAL_GPIO_EXTI_Callback+0x8>
 8001f5e:	4770      	bx	lr
{
 8001f60:	b500      	push	{lr}
	{
		/* 10ms debounce button */
		HAL_Delay(10);
 8001f62:	200a      	movs	r0, #10
{
 8001f64:	b085      	sub	sp, #20
		HAL_Delay(10);
 8001f66:	f000 fa77 	bl	8002458 <HAL_Delay>
		/* This value becomes pdTRUE if giving the notification caused a task to unblock, and the unblocked task has a
		   higher priority than the currently running task, in which a context switch should occur */
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;

		/* Notify task that manages BLE connections that a connection was successfully created */
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 8001f6a:	480b      	ldr	r0, [pc, #44]	; (8001f98 <HAL_GPIO_EXTI_Callback+0x40>)
 8001f6c:	a903      	add	r1, sp, #12
 8001f6e:	2201      	movs	r2, #1
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001f70:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 8001f72:	6800      	ldr	r0, [r0, #0]
 8001f74:	9100      	str	r1, [sp, #0]
 8001f76:	4611      	mov	r1, r2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001f78:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 8001f7a:	f006 fe11 	bl	8008ba0 <xTaskGenericNotifyFromISR>

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001f7e:	9b03      	ldr	r3, [sp, #12]
 8001f80:	b13b      	cbz	r3, 8001f92 <HAL_GPIO_EXTI_Callback+0x3a>
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_GPIO_EXTI_Callback+0x44>)
 8001f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	f3bf 8f4f 	dsb	sy
 8001f8e:	f3bf 8f6f 	isb	sy
	}
}
 8001f92:	b005      	add	sp, #20
 8001f94:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f98:	200099d0 	.word	0x200099d0
 8001f9c:	e000ed04 	.word	0xe000ed04

08001fa0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa2:	1e16      	subs	r6, r2, #0
 8001fa4:	dd07      	ble.n	8001fb6 <_read+0x16>
 8001fa6:	460c      	mov	r4, r1
 8001fa8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8001faa:	f3af 8000 	nop.w
 8001fae:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb2:	42a5      	cmp	r5, r4
 8001fb4:	d1f9      	bne.n	8001faa <_read+0xa>
	}

return len;
}
 8001fb6:	4630      	mov	r0, r6
 8001fb8:	bd70      	pop	{r4, r5, r6, pc}
 8001fba:	bf00      	nop

08001fbc <_close>:
}

int _close(int file)
{
	return -1;
}
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop

08001fc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fc8:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001fca:	2000      	movs	r0, #0
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop

08001fd0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	4770      	bx	lr

08001fd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	4770      	bx	lr

08001fd8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd8:	490c      	ldr	r1, [pc, #48]	; (800200c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fda:	4a0d      	ldr	r2, [pc, #52]	; (8002010 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001fdc:	680b      	ldr	r3, [r1, #0]
{
 8001fde:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fe0:	4c0c      	ldr	r4, [pc, #48]	; (8002014 <_sbrk+0x3c>)
 8001fe2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001fe4:	b12b      	cbz	r3, 8001ff2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe6:	4418      	add	r0, r3
 8001fe8:	4290      	cmp	r0, r2
 8001fea:	d807      	bhi.n	8001ffc <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001fec:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <_sbrk+0x40>)
 8001ff4:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001ff6:	4418      	add	r0, r3
 8001ff8:	4290      	cmp	r0, r2
 8001ffa:	d9f7      	bls.n	8001fec <_sbrk+0x14>
    errno = ENOMEM;
 8001ffc:	f007 fb42 	bl	8009684 <__errno>
 8002000:	230c      	movs	r3, #12
 8002002:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002008:	4618      	mov	r0, r3
 800200a:	bd10      	pop	{r4, pc}
 800200c:	200001d0 	.word	0x200001d0
 8002010:	20020000 	.word	0x20020000
 8002014:	00001f00 	.word	0x00001f00
 8002018:	20009cb0 	.word	0x20009cb0

0800201c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800201c:	4a03      	ldr	r2, [pc, #12]	; (800202c <SystemInit+0x10>)
 800201e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002022:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002026:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM9_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002030:	b500      	push	{lr}
	if(tim_baseHandle->Instance==TIM1)
 8002032:	4a2c      	ldr	r2, [pc, #176]	; (80020e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002034:	6803      	ldr	r3, [r0, #0]
 8002036:	4293      	cmp	r3, r2
{
 8002038:	b085      	sub	sp, #20
	if(tim_baseHandle->Instance==TIM1)
 800203a:	d01a      	beq.n	8002072 <HAL_TIM_Base_MspInit+0x42>
		__HAL_RCC_TIM1_CLK_ENABLE();
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM3)
 800203c:	4a2a      	ldr	r2, [pc, #168]	; (80020e8 <HAL_TIM_Base_MspInit+0xb8>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d008      	beq.n	8002054 <HAL_TIM_Base_MspInit+0x24>
		__HAL_RCC_TIM3_CLK_ENABLE();
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM5)
 8002042:	4a2a      	ldr	r2, [pc, #168]	; (80020ec <HAL_TIM_Base_MspInit+0xbc>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d023      	beq.n	8002090 <HAL_TIM_Base_MspInit+0x60>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
		/* USER CODE BEGIN TIM5_MspInit 1 */

		/* USER CODE END TIM5_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM9)
 8002048:	4a29      	ldr	r2, [pc, #164]	; (80020f0 <HAL_TIM_Base_MspInit+0xc0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d037      	beq.n	80020be <HAL_TIM_Base_MspInit+0x8e>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
		/* USER CODE BEGIN TIM9_MspInit 1 */

		/* USER CODE END TIM9_MspInit 1 */
	}
}
 800204e:	b005      	add	sp, #20
 8002050:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM3_CLK_ENABLE();
 8002054:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_TIM_Base_MspInit+0xc4>)
 8002056:	2200      	movs	r2, #0
 8002058:	9201      	str	r2, [sp, #4]
 800205a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800205c:	f042 0202 	orr.w	r2, r2, #2
 8002060:	641a      	str	r2, [r3, #64]	; 0x40
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	9b01      	ldr	r3, [sp, #4]
}
 800206c:	b005      	add	sp, #20
 800206e:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM1_CLK_ENABLE();
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <HAL_TIM_Base_MspInit+0xc4>)
 8002074:	2200      	movs	r2, #0
 8002076:	9200      	str	r2, [sp, #0]
 8002078:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800207a:	f042 0201 	orr.w	r2, r2, #1
 800207e:	645a      	str	r2, [r3, #68]	; 0x44
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	9b00      	ldr	r3, [sp, #0]
}
 800208a:	b005      	add	sp, #20
 800208c:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM5_CLK_ENABLE();
 8002090:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <HAL_TIM_Base_MspInit+0xc4>)
 8002092:	2200      	movs	r2, #0
 8002094:	9202      	str	r2, [sp, #8]
 8002096:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002098:	f042 0208 	orr.w	r2, r2, #8
 800209c:	641a      	str	r2, [r3, #64]	; 0x40
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	9302      	str	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 80020a6:	2032      	movs	r0, #50	; 0x32
 80020a8:	2201      	movs	r2, #1
 80020aa:	2107      	movs	r1, #7
		__HAL_RCC_TIM5_CLK_ENABLE();
 80020ac:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 80020ae:	f000 fc49 	bl	8002944 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80020b2:	2032      	movs	r0, #50	; 0x32
}
 80020b4:	b005      	add	sp, #20
 80020b6:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020ba:	f000 bc8d 	b.w	80029d8 <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM9_CLK_ENABLE();
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <HAL_TIM_Base_MspInit+0xc4>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	9203      	str	r2, [sp, #12]
 80020c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80020ca:	645a      	str	r2, [r3, #68]	; 0x44
 80020cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020d2:	9303      	str	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 80020d4:	2018      	movs	r0, #24
 80020d6:	2202      	movs	r2, #2
 80020d8:	2107      	movs	r1, #7
		__HAL_RCC_TIM9_CLK_ENABLE();
 80020da:	9b03      	ldr	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 80020dc:	f000 fc32 	bl	8002944 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020e0:	2018      	movs	r0, #24
 80020e2:	e7e7      	b.n	80020b4 <HAL_TIM_Base_MspInit+0x84>
 80020e4:	40010000 	.word	0x40010000
 80020e8:	40000400 	.word	0x40000400
 80020ec:	40000c00 	.word	0x40000c00
 80020f0:	40014000 	.word	0x40014000
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020f8:	b570      	push	{r4, r5, r6, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if(timHandle->Instance==TIM1)
 80020fa:	6802      	ldr	r2, [r0, #0]
 80020fc:	492d      	ldr	r1, [pc, #180]	; (80021b4 <HAL_TIM_MspPostInit+0xbc>)
{
 80020fe:	b08a      	sub	sp, #40	; 0x28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	2300      	movs	r3, #0
	if(timHandle->Instance==TIM1)
 8002102:	428a      	cmp	r2, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002108:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800210c:	9308      	str	r3, [sp, #32]
	if(timHandle->Instance==TIM1)
 800210e:	d004      	beq.n	800211a <HAL_TIM_MspPostInit+0x22>

		/* USER CODE BEGIN TIM1_MspPostInit 1 */

		/* USER CODE END TIM1_MspPostInit 1 */
	}
	else if(timHandle->Instance==TIM3)
 8002110:	4929      	ldr	r1, [pc, #164]	; (80021b8 <HAL_TIM_MspPostInit+0xc0>)
 8002112:	428a      	cmp	r2, r1
 8002114:	d01d      	beq.n	8002152 <HAL_TIM_MspPostInit+0x5a>
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 8002116:	b00a      	add	sp, #40	; 0x28
 8002118:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	4a28      	ldr	r2, [pc, #160]	; (80021bc <HAL_TIM_MspPostInit+0xc4>)
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	6b13      	ldr	r3, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	4827      	ldr	r0, [pc, #156]	; (80021c0 <HAL_TIM_MspPostInit+0xc8>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6313      	str	r3, [r2, #48]	; 0x30
 8002128:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002130:	2301      	movs	r3, #1
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	9a01      	ldr	r2, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002134:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002136:	2200      	movs	r2, #0
 8002138:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213a:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800213c:	f44f 64c0 	mov.w	r4, #1536	; 0x600
 8002140:	2502      	movs	r5, #2
 8002142:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002146:	e9cd 2306 	strd	r2, r3, [sp, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214a:	f000 ff1b 	bl	8002f84 <HAL_GPIO_Init>
}
 800214e:	b00a      	add	sp, #40	; 0x28
 8002150:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8002152:	4a1a      	ldr	r2, [pc, #104]	; (80021bc <HAL_TIM_MspPostInit+0xc4>)
 8002154:	9302      	str	r3, [sp, #8]
 8002156:	6b11      	ldr	r1, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002158:	481a      	ldr	r0, [pc, #104]	; (80021c4 <HAL_TIM_MspPostInit+0xcc>)
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800215a:	f041 0104 	orr.w	r1, r1, #4
 800215e:	6311      	str	r1, [r2, #48]	; 0x30
 8002160:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002162:	f001 0104 	and.w	r1, r1, #4
 8002166:	9102      	str	r1, [sp, #8]
 8002168:	9902      	ldr	r1, [sp, #8]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	9303      	str	r3, [sp, #12]
 800216c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800216e:	f043 0302 	orr.w	r3, r3, #2
 8002172:	6313      	str	r3, [r2, #48]	; 0x30
 8002174:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	9303      	str	r3, [sp, #12]
 800217c:	9903      	ldr	r1, [sp, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800217e:	2280      	movs	r2, #128	; 0x80
 8002180:	2302      	movs	r3, #2
 8002182:	2400      	movs	r4, #0
 8002184:	2500      	movs	r5, #0
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002186:	2602      	movs	r6, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002188:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800218a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800218e:	e9cd 4506 	strd	r4, r5, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002192:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002194:	f000 fef6 	bl	8002f84 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002198:	2210      	movs	r2, #16
 800219a:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219c:	480a      	ldr	r0, [pc, #40]	; (80021c8 <HAL_TIM_MspPostInit+0xd0>)
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800219e:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80021a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021aa:	f000 feeb 	bl	8002f84 <HAL_GPIO_Init>
}
 80021ae:	b00a      	add	sp, #40	; 0x28
 80021b0:	bd70      	pop	{r4, r5, r6, pc}
 80021b2:	bf00      	nop
 80021b4:	40010000 	.word	0x40010000
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000
 80021c4:	40020800 	.word	0x40020800
 80021c8:	40020400 	.word	0x40020400

080021cc <MX_TIM1_Init>:
{
 80021cc:	b570      	push	{r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ce:	2400      	movs	r4, #0
{
 80021d0:	b096      	sub	sp, #88	; 0x58
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021d2:	4621      	mov	r1, r4
 80021d4:	2220      	movs	r2, #32
 80021d6:	a80e      	add	r0, sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021d8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80021dc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80021e4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80021e8:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ec:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ee:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f0:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021f2:	f007 fa7f 	bl	80096f4 <memset>
  htim1.Instance = TIM1;
 80021f6:	4838      	ldr	r0, [pc, #224]	; (80022d8 <MX_TIM1_Init+0x10c>)
 80021f8:	4938      	ldr	r1, [pc, #224]	; (80022dc <MX_TIM1_Init+0x110>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 9;
 80021fc:	2209      	movs	r2, #9
  htim1.Init.Period = 999;
 80021fe:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.RepetitionCounter = 0;
 8002202:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim1.Init.Prescaler = 9;
 8002206:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220a:	6184      	str	r4, [r0, #24]
  htim1.Init.Period = 999;
 800220c:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800220e:	f003 f847 	bl	80052a0 <HAL_TIM_Base_Init>
 8002212:	2800      	cmp	r0, #0
 8002214:	d146      	bne.n	80022a4 <MX_TIM1_Init+0xd8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800221a:	482f      	ldr	r0, [pc, #188]	; (80022d8 <MX_TIM1_Init+0x10c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800221c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800221e:	a902      	add	r1, sp, #8
 8002220:	f003 fa48 	bl	80056b4 <HAL_TIM_ConfigClockSource>
 8002224:	2800      	cmp	r0, #0
 8002226:	d153      	bne.n	80022d0 <MX_TIM1_Init+0x104>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002228:	482b      	ldr	r0, [pc, #172]	; (80022d8 <MX_TIM1_Init+0x10c>)
 800222a:	f003 f96d 	bl	8005508 <HAL_TIM_PWM_Init>
 800222e:	2800      	cmp	r0, #0
 8002230:	d14b      	bne.n	80022ca <MX_TIM1_Init+0xfe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002232:	2200      	movs	r2, #0
 8002234:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002236:	4828      	ldr	r0, [pc, #160]	; (80022d8 <MX_TIM1_Init+0x10c>)
 8002238:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800223a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800223e:	f003 fecf 	bl	8005fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8002242:	2800      	cmp	r0, #0
 8002244:	d13e      	bne.n	80022c4 <MX_TIM1_Init+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002246:	2060      	movs	r0, #96	; 0x60
 8002248:	2100      	movs	r1, #0
 800224a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800224e:	2000      	movs	r0, #0
 8002250:	2100      	movs	r1, #0
 8002252:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002256:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800225a:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800225c:	481e      	ldr	r0, [pc, #120]	; (80022d8 <MX_TIM1_Init+0x10c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800225e:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002260:	2204      	movs	r2, #4
 8002262:	a906      	add	r1, sp, #24
 8002264:	f003 fd5e 	bl	8005d24 <HAL_TIM_PWM_ConfigChannel>
 8002268:	bb48      	cbnz	r0, 80022be <MX_TIM1_Init+0xf2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800226a:	481b      	ldr	r0, [pc, #108]	; (80022d8 <MX_TIM1_Init+0x10c>)
 800226c:	a906      	add	r1, sp, #24
 800226e:	2208      	movs	r2, #8
 8002270:	f003 fd58 	bl	8005d24 <HAL_TIM_PWM_ConfigChannel>
 8002274:	bb00      	cbnz	r0, 80022b8 <MX_TIM1_Init+0xec>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002276:	2200      	movs	r2, #0
 8002278:	2300      	movs	r3, #0
 800227a:	2400      	movs	r4, #0
 800227c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002280:	2600      	movs	r6, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002282:	4815      	ldr	r0, [pc, #84]	; (80022d8 <MX_TIM1_Init+0x10c>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002284:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002286:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002288:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800228c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8002290:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002294:	f003 ff10 	bl	80060b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002298:	b938      	cbnz	r0, 80022aa <MX_TIM1_Init+0xde>
  HAL_TIM_MspPostInit(&htim1);
 800229a:	480f      	ldr	r0, [pc, #60]	; (80022d8 <MX_TIM1_Init+0x10c>)
 800229c:	f7ff ff2c 	bl	80020f8 <HAL_TIM_MspPostInit>
}
 80022a0:	b016      	add	sp, #88	; 0x58
 80022a2:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80022a4:	f7ff fce2 	bl	8001c6c <Error_Handler>
 80022a8:	e7b5      	b.n	8002216 <MX_TIM1_Init+0x4a>
    Error_Handler();
 80022aa:	f7ff fcdf 	bl	8001c6c <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80022ae:	480a      	ldr	r0, [pc, #40]	; (80022d8 <MX_TIM1_Init+0x10c>)
 80022b0:	f7ff ff22 	bl	80020f8 <HAL_TIM_MspPostInit>
}
 80022b4:	b016      	add	sp, #88	; 0x58
 80022b6:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80022b8:	f7ff fcd8 	bl	8001c6c <Error_Handler>
 80022bc:	e7db      	b.n	8002276 <MX_TIM1_Init+0xaa>
    Error_Handler();
 80022be:	f7ff fcd5 	bl	8001c6c <Error_Handler>
 80022c2:	e7d2      	b.n	800226a <MX_TIM1_Init+0x9e>
    Error_Handler();
 80022c4:	f7ff fcd2 	bl	8001c6c <Error_Handler>
 80022c8:	e7bd      	b.n	8002246 <MX_TIM1_Init+0x7a>
    Error_Handler();
 80022ca:	f7ff fccf 	bl	8001c6c <Error_Handler>
 80022ce:	e7b0      	b.n	8002232 <MX_TIM1_Init+0x66>
    Error_Handler();
 80022d0:	f7ff fccc 	bl	8001c6c <Error_Handler>
 80022d4:	e7a8      	b.n	8002228 <MX_TIM1_Init+0x5c>
 80022d6:	bf00      	nop
 80022d8:	20009b98 	.word	0x20009b98
 80022dc:	40010000 	.word	0x40010000

080022e0 <MX_TIM3_Init>:
{
 80022e0:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 80022e2:	4830      	ldr	r0, [pc, #192]	; (80023a4 <MX_TIM3_Init+0xc4>)
 80022e4:	4b30      	ldr	r3, [pc, #192]	; (80023a8 <MX_TIM3_Init+0xc8>)
 80022e6:	6003      	str	r3, [r0, #0]
{
 80022e8:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Period = 999;
 80022ea:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.Prescaler = 9;
 80022ee:	2209      	movs	r2, #9
  htim3.Init.Period = 999;
 80022f0:	60c3      	str	r3, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022f2:	2300      	movs	r3, #0
 80022f4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022f8:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80022fc:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8002300:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  htim3.Init.Prescaler = 9;
 8002304:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002306:	6083      	str	r3, [r0, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002308:	9302      	str	r3, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800230a:	9300      	str	r3, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800230c:	9306      	str	r3, [sp, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800230e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002310:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002312:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002314:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002316:	f002 ffc3 	bl	80052a0 <HAL_TIM_Base_Init>
 800231a:	bb60      	cbnz	r0, 8002376 <MX_TIM3_Init+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800231c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002320:	4820      	ldr	r0, [pc, #128]	; (80023a4 <MX_TIM3_Init+0xc4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002322:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002324:	a902      	add	r1, sp, #8
 8002326:	f003 f9c5 	bl	80056b4 <HAL_TIM_ConfigClockSource>
 800232a:	2800      	cmp	r0, #0
 800232c:	d136      	bne.n	800239c <MX_TIM3_Init+0xbc>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800232e:	481d      	ldr	r0, [pc, #116]	; (80023a4 <MX_TIM3_Init+0xc4>)
 8002330:	f003 f8ea 	bl	8005508 <HAL_TIM_PWM_Init>
 8002334:	bb78      	cbnz	r0, 8002396 <MX_TIM3_Init+0xb6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002336:	2200      	movs	r2, #0
 8002338:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800233a:	481a      	ldr	r0, [pc, #104]	; (80023a4 <MX_TIM3_Init+0xc4>)
 800233c:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002342:	f003 fe4d 	bl	8005fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8002346:	bb18      	cbnz	r0, 8002390 <MX_TIM3_Init+0xb0>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002348:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800234a:	2460      	movs	r4, #96	; 0x60
 800234c:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800234e:	4815      	ldr	r0, [pc, #84]	; (80023a4 <MX_TIM3_Init+0xc4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002350:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002352:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002354:	e9cd 4506 	strd	r4, r5, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002358:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800235a:	f003 fce3 	bl	8005d24 <HAL_TIM_PWM_ConfigChannel>
 800235e:	b9a0      	cbnz	r0, 800238a <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002360:	4810      	ldr	r0, [pc, #64]	; (80023a4 <MX_TIM3_Init+0xc4>)
 8002362:	a906      	add	r1, sp, #24
 8002364:	2204      	movs	r2, #4
 8002366:	f003 fcdd 	bl	8005d24 <HAL_TIM_PWM_ConfigChannel>
 800236a:	b938      	cbnz	r0, 800237c <MX_TIM3_Init+0x9c>
  HAL_TIM_MspPostInit(&htim3);
 800236c:	480d      	ldr	r0, [pc, #52]	; (80023a4 <MX_TIM3_Init+0xc4>)
 800236e:	f7ff fec3 	bl	80020f8 <HAL_TIM_MspPostInit>
}
 8002372:	b00f      	add	sp, #60	; 0x3c
 8002374:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002376:	f7ff fc79 	bl	8001c6c <Error_Handler>
 800237a:	e7cf      	b.n	800231c <MX_TIM3_Init+0x3c>
    Error_Handler();
 800237c:	f7ff fc76 	bl	8001c6c <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002380:	4808      	ldr	r0, [pc, #32]	; (80023a4 <MX_TIM3_Init+0xc4>)
 8002382:	f7ff feb9 	bl	80020f8 <HAL_TIM_MspPostInit>
}
 8002386:	b00f      	add	sp, #60	; 0x3c
 8002388:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800238a:	f7ff fc6f 	bl	8001c6c <Error_Handler>
 800238e:	e7e7      	b.n	8002360 <MX_TIM3_Init+0x80>
    Error_Handler();
 8002390:	f7ff fc6c 	bl	8001c6c <Error_Handler>
 8002394:	e7d8      	b.n	8002348 <MX_TIM3_Init+0x68>
    Error_Handler();
 8002396:	f7ff fc69 	bl	8001c6c <Error_Handler>
 800239a:	e7cc      	b.n	8002336 <MX_TIM3_Init+0x56>
    Error_Handler();
 800239c:	f7ff fc66 	bl	8001c6c <Error_Handler>
 80023a0:	e7c5      	b.n	800232e <MX_TIM3_Init+0x4e>
 80023a2:	bf00      	nop
 80023a4:	20009b50 	.word	0x20009b50
 80023a8:	40000400 	.word	0x40000400

080023ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 80023ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023b0:	480d      	ldr	r0, [pc, #52]	; (80023e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023b2:	490e      	ldr	r1, [pc, #56]	; (80023ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023b4:	4a0e      	ldr	r2, [pc, #56]	; (80023f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b8:	e002      	b.n	80023c0 <LoopCopyDataInit>

080023ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023be:	3304      	adds	r3, #4

080023c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c4:	d3f9      	bcc.n	80023ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c6:	4a0b      	ldr	r2, [pc, #44]	; (80023f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023c8:	4c0b      	ldr	r4, [pc, #44]	; (80023f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023cc:	e001      	b.n	80023d2 <LoopFillZerobss>

080023ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d0:	3204      	adds	r2, #4

080023d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d4:	d3fb      	bcc.n	80023ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023d6:	f7ff fe21 	bl	800201c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023da:	f007 f959 	bl	8009690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023de:	f7ff fc17 	bl	8001c10 <main>
  bx  lr    
 80023e2:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 80023e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023ec:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80023f0:	0800aec4 	.word	0x0800aec4
  ldr r2, =_sbss
 80023f4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80023f8:	20009cac 	.word	0x20009cac

080023fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023fc:	e7fe      	b.n	80023fc <ADC_IRQHandler>
	...

08002400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002400:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_Init+0x30>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002412:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800241a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800241c:	2003      	movs	r0, #3
 800241e:	f000 fa73 	bl	8002908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002422:	2000      	movs	r0, #0
 8002424:	f7ff fc4e 	bl	8001cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002428:	f7ff fc2c 	bl	8001c84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800242c:	2000      	movs	r0, #0
 800242e:	bd08      	pop	{r3, pc}
 8002430:	40023c00 	.word	0x40023c00

08002434 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002434:	4a03      	ldr	r2, [pc, #12]	; (8002444 <HAL_IncTick+0x10>)
 8002436:	4b04      	ldr	r3, [pc, #16]	; (8002448 <HAL_IncTick+0x14>)
 8002438:	6811      	ldr	r1, [r2, #0]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	440b      	add	r3, r1
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20009c28 	.word	0x20009c28
 8002448:	20000004 	.word	0x20000004

0800244c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800244c:	4b01      	ldr	r3, [pc, #4]	; (8002454 <HAL_GetTick+0x8>)
 800244e:	6818      	ldr	r0, [r3, #0]
}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	20009c28 	.word	0x20009c28

08002458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002458:	b538      	push	{r3, r4, r5, lr}
 800245a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800245c:	f7ff fff6 	bl	800244c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002460:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002462:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002464:	d002      	beq.n	800246c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002466:	4b04      	ldr	r3, [pc, #16]	; (8002478 <HAL_Delay+0x20>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800246c:	f7ff ffee 	bl	800244c <HAL_GetTick>
 8002470:	1b43      	subs	r3, r0, r5
 8002472:	42a3      	cmp	r3, r4
 8002474:	d3fa      	bcc.n	800246c <HAL_Delay+0x14>
  {
  }
}
 8002476:	bd38      	pop	{r3, r4, r5, pc}
 8002478:	20000004 	.word	0x20000004

0800247c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800247c:	2800      	cmp	r0, #0
 800247e:	f000 8140 	beq.w	8002702 <HAL_ADC_Init+0x286>
{
 8002482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002484:	6802      	ldr	r2, [r0, #0]
 8002486:	4ba7      	ldr	r3, [pc, #668]	; (8002724 <HAL_ADC_Init+0x2a8>)
 8002488:	429a      	cmp	r2, r3
 800248a:	4604      	mov	r4, r0
 800248c:	d004      	beq.n	8002498 <HAL_ADC_Init+0x1c>
 800248e:	48a6      	ldr	r0, [pc, #664]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002490:	f240 1143 	movw	r1, #323	; 0x143
 8002494:	f7ff fbec 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002498:	6863      	ldr	r3, [r4, #4]
 800249a:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800249e:	d004      	beq.n	80024aa <HAL_ADC_Init+0x2e>
 80024a0:	48a1      	ldr	r0, [pc, #644]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80024a2:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80024a6:	f7ff fbe3 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80024aa:	68a3      	ldr	r3, [r4, #8]
 80024ac:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 80024b0:	d004      	beq.n	80024bc <HAL_ADC_Init+0x40>
 80024b2:	489d      	ldr	r0, [pc, #628]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80024b4:	f240 1145 	movw	r1, #325	; 0x145
 80024b8:	f7ff fbda 	bl	8001c70 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 80024bc:	6923      	ldr	r3, [r4, #16]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d879      	bhi.n	80025b6 <HAL_ADC_Init+0x13a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80024c2:	7e23      	ldrb	r3, [r4, #24]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d86a      	bhi.n	800259e <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80024c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024ca:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 80024ce:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80024d2:	d014      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80024d4:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80024d8:	d011      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80024da:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 80024de:	d00e      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80024e0:	f1b1 6f40 	cmp.w	r1, #201326592	; 0xc000000
 80024e4:	d00b      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80024e6:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80024ea:	d008      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80024ec:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d904      	bls.n	80024fe <HAL_ADC_Init+0x82>
 80024f4:	488c      	ldr	r0, [pc, #560]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80024f6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80024fa:	f7ff fbb9 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 80024fe:	68e3      	ldr	r3, [r4, #12]
 8002500:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002504:	d122      	bne.n	800254c <HAL_ADC_Init+0xd0>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002506:	69e3      	ldr	r3, [r4, #28]
 8002508:	3b01      	subs	r3, #1
 800250a:	2b0f      	cmp	r3, #15
 800250c:	d827      	bhi.n	800255e <HAL_ADC_Init+0xe2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800250e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002512:	2b01      	cmp	r3, #1
 8002514:	d82c      	bhi.n	8002570 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002516:	6963      	ldr	r3, [r4, #20]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d831      	bhi.n	8002580 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800251c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d836      	bhi.n	8002592 <HAL_ADC_Init+0x116>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002524:	4b81      	ldr	r3, [pc, #516]	; (800272c <HAL_ADC_Init+0x2b0>)
 8002526:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002528:	429a      	cmp	r2, r3
 800252a:	d004      	beq.n	8002536 <HAL_ADC_Init+0xba>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800252c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800252e:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8002532:	f040 80d7 	bne.w	80026e4 <HAL_ADC_Init+0x268>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002536:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002538:	2d00      	cmp	r5, #0
 800253a:	d045      	beq.n	80025c8 <HAL_ADC_Init+0x14c>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800253c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800253e:	06db      	lsls	r3, r3, #27
 8002540:	d54b      	bpl.n	80025da <HAL_ADC_Init+0x15e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002542:	2300      	movs	r3, #0
 8002544:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8002548:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 800254a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800254c:	4876      	ldr	r0, [pc, #472]	; (8002728 <HAL_ADC_Init+0x2ac>)
 800254e:	f240 1149 	movw	r1, #329	; 0x149
 8002552:	f7ff fb8d 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002556:	69e3      	ldr	r3, [r4, #28]
 8002558:	3b01      	subs	r3, #1
 800255a:	2b0f      	cmp	r3, #15
 800255c:	d9d7      	bls.n	800250e <HAL_ADC_Init+0x92>
 800255e:	4872      	ldr	r0, [pc, #456]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002560:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8002564:	f7ff fb84 	bl	8001c70 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002568:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800256c:	2b01      	cmp	r3, #1
 800256e:	d9d2      	bls.n	8002516 <HAL_ADC_Init+0x9a>
 8002570:	486d      	ldr	r0, [pc, #436]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002572:	f240 114b 	movw	r1, #331	; 0x14b
 8002576:	f7ff fb7b 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800257a:	6963      	ldr	r3, [r4, #20]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d9cd      	bls.n	800251c <HAL_ADC_Init+0xa0>
 8002580:	4869      	ldr	r0, [pc, #420]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002582:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8002586:	f7ff fb73 	bl	8001c70 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800258a:	f894 3020 	ldrb.w	r3, [r4, #32]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d9c8      	bls.n	8002524 <HAL_ADC_Init+0xa8>
 8002592:	4865      	ldr	r0, [pc, #404]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002594:	f240 114d 	movw	r1, #333	; 0x14d
 8002598:	f7ff fb6a 	bl	8001c70 <assert_failed>
 800259c:	e7c2      	b.n	8002524 <HAL_ADC_Init+0xa8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800259e:	f240 1147 	movw	r1, #327	; 0x147
 80025a2:	4861      	ldr	r0, [pc, #388]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80025a4:	f7ff fb64 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80025a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025aa:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 80025ae:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80025b2:	d0a4      	beq.n	80024fe <HAL_ADC_Init+0x82>
 80025b4:	e78e      	b.n	80024d4 <HAL_ADC_Init+0x58>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 80025b6:	485c      	ldr	r0, [pc, #368]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80025b8:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80025bc:	f7ff fb58 	bl	8001c70 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80025c0:	7e23      	ldrb	r3, [r4, #24]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d980      	bls.n	80024c8 <HAL_ADC_Init+0x4c>
 80025c6:	e7ea      	b.n	800259e <HAL_ADC_Init+0x122>
    HAL_ADC_MspInit(hadc);
 80025c8:	4620      	mov	r0, r4
 80025ca:	f7fe fadf 	bl	8000b8c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80025ce:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 80025d2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025d6:	06db      	lsls	r3, r3, #27
 80025d8:	d4b3      	bmi.n	8002542 <HAL_ADC_Init+0xc6>
    ADC_STATE_CLR_SET(hadc->State,
 80025da:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025dc:	4954      	ldr	r1, [pc, #336]	; (8002730 <HAL_ADC_Init+0x2b4>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025de:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025e0:	4d52      	ldr	r5, [pc, #328]	; (800272c <HAL_ADC_Init+0x2b0>)
    ADC_STATE_CLR_SET(hadc->State,
 80025e2:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80025e6:	f022 0202 	bic.w	r2, r2, #2
 80025ea:	f042 0202 	orr.w	r2, r2, #2
 80025ee:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025f0:	684a      	ldr	r2, [r1, #4]
 80025f2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80025f6:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025f8:	684a      	ldr	r2, [r1, #4]
 80025fa:	6860      	ldr	r0, [r4, #4]
 80025fc:	4302      	orrs	r2, r0
 80025fe:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002600:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002602:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002604:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002606:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002608:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800260c:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002616:	6858      	ldr	r0, [r3, #4]
 8002618:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800261c:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800261e:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002620:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002622:	4339      	orrs	r1, r7
 8002624:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002626:	6899      	ldr	r1, [r3, #8]
 8002628:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800262c:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800262e:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002630:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002632:	ea42 0206 	orr.w	r2, r2, r6
 8002636:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002638:	d05a      	beq.n	80026f0 <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800263a:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800263c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800263e:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8002642:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	4310      	orrs	r0, r2
 8002648:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800264a:	6899      	ldr	r1, [r3, #8]
 800264c:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8002650:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	432a      	orrs	r2, r5
 8002656:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	f022 0202 	bic.w	r2, r2, #2
 800265e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	7e21      	ldrb	r1, [r4, #24]
 8002664:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002668:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800266a:	f894 2020 	ldrb.w	r2, [r4, #32]
 800266e:	2a00      	cmp	r2, #0
 8002670:	d049      	beq.n	8002706 <HAL_ADC_Init+0x28a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002672:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002674:	3a01      	subs	r2, #1
 8002676:	2a07      	cmp	r2, #7
 8002678:	d84a      	bhi.n	8002710 <HAL_ADC_Init+0x294>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800267a:	6859      	ldr	r1, [r3, #4]
 800267c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8002680:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002682:	6859      	ldr	r1, [r3, #4]
 8002684:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8002688:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8002690:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002694:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002696:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002698:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800269c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800269e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026a0:	3801      	subs	r0, #1
 80026a2:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 80026a6:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026a8:	6899      	ldr	r1, [r3, #8]
 80026aa:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80026ae:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026b0:	6899      	ldr	r1, [r3, #8]
 80026b2:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80026b6:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80026ba:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026bc:	6899      	ldr	r1, [r3, #8]
 80026be:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80026c2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026c4:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80026c6:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026c8:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80026cc:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80026ce:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80026d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026d2:	f023 0303 	bic.w	r3, r3, #3
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80026dc:	2300      	movs	r3, #0
 80026de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80026e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80026e4:	4810      	ldr	r0, [pc, #64]	; (8002728 <HAL_ADC_Init+0x2ac>)
 80026e6:	f240 1151 	movw	r1, #337	; 0x151
 80026ea:	f7ff fac1 	bl	8001c70 <assert_failed>
 80026ee:	e722      	b.n	8002536 <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	e7aa      	b.n	8002658 <HAL_ADC_Init+0x1dc>
    return HAL_ERROR;
 8002702:	2001      	movs	r0, #1
}
 8002704:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	e7c0      	b.n	8002692 <HAL_ADC_Init+0x216>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002710:	4805      	ldr	r0, [pc, #20]	; (8002728 <HAL_ADC_Init+0x2ac>)
 8002712:	f240 71a6 	movw	r1, #1958	; 0x7a6
 8002716:	f7ff faab 	bl	8001c70 <assert_failed>
 800271a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800271c:	6823      	ldr	r3, [r4, #0]
 800271e:	3a01      	subs	r2, #1
 8002720:	e7ab      	b.n	800267a <HAL_ADC_Init+0x1fe>
 8002722:	bf00      	nop
 8002724:	40012000 	.word	0x40012000
 8002728:	0800a9dc 	.word	0x0800a9dc
 800272c:	0f000001 	.word	0x0f000001
 8002730:	40012300 	.word	0x40012300

08002734 <HAL_ADC_ConfigChannel>:
{
 8002734:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002736:	680b      	ldr	r3, [r1, #0]
{
 8002738:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800273a:	2200      	movs	r2, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800273c:	2b12      	cmp	r3, #18
{
 800273e:	460e      	mov	r6, r1
 8002740:	4604      	mov	r4, r0
  __IO uint32_t counter = 0U;
 8002742:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002744:	d903      	bls.n	800274e <HAL_ADC_ConfigChannel+0x1a>
 8002746:	4a6a      	ldr	r2, [pc, #424]	; (80028f0 <HAL_ADC_ConfigChannel+0x1bc>)
 8002748:	4293      	cmp	r3, r2
 800274a:	f040 8087 	bne.w	800285c <HAL_ADC_ConfigChannel+0x128>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800274e:	6873      	ldr	r3, [r6, #4]
 8002750:	3b01      	subs	r3, #1
 8002752:	2b0f      	cmp	r3, #15
 8002754:	f200 808c 	bhi.w	8002870 <HAL_ADC_ConfigChannel+0x13c>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002758:	68b3      	ldr	r3, [r6, #8]
 800275a:	2b07      	cmp	r3, #7
 800275c:	f200 8091 	bhi.w	8002882 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8002760:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002764:	2b01      	cmp	r3, #1
 8002766:	f000 8096 	beq.w	8002896 <HAL_ADC_ConfigChannel+0x162>
 800276a:	2301      	movs	r3, #1
 800276c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002770:	6835      	ldr	r5, [r6, #0]
 8002772:	2d09      	cmp	r5, #9
 8002774:	d827      	bhi.n	80027c6 <HAL_ADC_ConfigChannel+0x92>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002776:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002778:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800277a:	6902      	ldr	r2, [r0, #16]
 800277c:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8002780:	2107      	movs	r1, #7
 8002782:	40b9      	lsls	r1, r7
 8002784:	ea22 0201 	bic.w	r2, r2, r1
 8002788:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800278a:	6902      	ldr	r2, [r0, #16]
 800278c:	40bb      	lsls	r3, r7
 800278e:	4313      	orrs	r3, r2
 8002790:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7U)
 8002792:	6873      	ldr	r3, [r6, #4]
 8002794:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002796:	462f      	mov	r7, r5
  if (sConfig->Rank < 7U)
 8002798:	d82a      	bhi.n	80027f0 <HAL_ADC_ConfigChannel+0xbc>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800279a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800279e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80027a0:	3b05      	subs	r3, #5
 80027a2:	211f      	movs	r1, #31
 80027a4:	4099      	lsls	r1, r3
 80027a6:	ea22 0201 	bic.w	r2, r2, r1
 80027aa:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027ac:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80027ae:	fa07 f303 	lsl.w	r3, r7, r3
 80027b2:	4313      	orrs	r3, r2
 80027b4:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027b6:	4b4f      	ldr	r3, [pc, #316]	; (80028f4 <HAL_ADC_ConfigChannel+0x1c0>)
 80027b8:	4298      	cmp	r0, r3
 80027ba:	d02d      	beq.n	8002818 <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 80027bc:	2000      	movs	r0, #0
 80027be:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80027c2:	b003      	add	sp, #12
 80027c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027c6:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027c8:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027ca:	68c1      	ldr	r1, [r0, #12]
 80027cc:	b2af      	uxth	r7, r5
 80027ce:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80027d2:	3a1e      	subs	r2, #30
 80027d4:	f04f 0c07 	mov.w	ip, #7
 80027d8:	fa0c fc02 	lsl.w	ip, ip, r2
 80027dc:	ea21 010c 	bic.w	r1, r1, ip
 80027e0:	60c1      	str	r1, [r0, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027e2:	68c1      	ldr	r1, [r0, #12]
 80027e4:	4093      	lsls	r3, r2
 80027e6:	430b      	orrs	r3, r1
 80027e8:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7U)
 80027ea:	6873      	ldr	r3, [r6, #4]
 80027ec:	2b06      	cmp	r3, #6
 80027ee:	d9d4      	bls.n	800279a <HAL_ADC_ConfigChannel+0x66>
  else if (sConfig->Rank < 13U)
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d853      	bhi.n	800289c <HAL_ADC_ConfigChannel+0x168>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80027f8:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 80027fc:	221f      	movs	r2, #31
 80027fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002800:	408a      	lsls	r2, r1
 8002802:	ea23 0302 	bic.w	r3, r3, r2
 8002806:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002808:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800280a:	fa07 f101 	lsl.w	r1, r7, r1
 800280e:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002810:	4b38      	ldr	r3, [pc, #224]	; (80028f4 <HAL_ADC_ConfigChannel+0x1c0>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002812:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002814:	4298      	cmp	r0, r3
 8002816:	d1d1      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x88>
 8002818:	2d12      	cmp	r5, #18
 800281a:	d04e      	beq.n	80028ba <HAL_ADC_ConfigChannel+0x186>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800281c:	4b34      	ldr	r3, [pc, #208]	; (80028f0 <HAL_ADC_ConfigChannel+0x1bc>)
 800281e:	429d      	cmp	r5, r3
 8002820:	d158      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x1a0>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002822:	4a35      	ldr	r2, [pc, #212]	; (80028f8 <HAL_ADC_ConfigChannel+0x1c4>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002824:	4b35      	ldr	r3, [pc, #212]	; (80028fc <HAL_ADC_ConfigChannel+0x1c8>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002826:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002828:	4835      	ldr	r0, [pc, #212]	; (8002900 <HAL_ADC_ConfigChannel+0x1cc>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800282a:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 800282e:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002830:	6851      	ldr	r1, [r2, #4]
 8002832:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002836:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	fba0 2303 	umull	r2, r3, r0, r3
 800283e:	0c9b      	lsrs	r3, r3, #18
 8002840:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002848:	9b01      	ldr	r3, [sp, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0b6      	beq.n	80027bc <HAL_ADC_ConfigChannel+0x88>
        counter--;
 800284e:	9b01      	ldr	r3, [sp, #4]
 8002850:	3b01      	subs	r3, #1
 8002852:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002854:	9b01      	ldr	r3, [sp, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f9      	bne.n	800284e <HAL_ADC_ConfigChannel+0x11a>
 800285a:	e7af      	b.n	80027bc <HAL_ADC_ConfigChannel+0x88>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800285c:	4829      	ldr	r0, [pc, #164]	; (8002904 <HAL_ADC_ConfigChannel+0x1d0>)
 800285e:	f240 6189 	movw	r1, #1673	; 0x689
 8002862:	f7ff fa05 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002866:	6873      	ldr	r3, [r6, #4]
 8002868:	3b01      	subs	r3, #1
 800286a:	2b0f      	cmp	r3, #15
 800286c:	f67f af74 	bls.w	8002758 <HAL_ADC_ConfigChannel+0x24>
 8002870:	4824      	ldr	r0, [pc, #144]	; (8002904 <HAL_ADC_ConfigChannel+0x1d0>)
 8002872:	f240 618a 	movw	r1, #1674	; 0x68a
 8002876:	f7ff f9fb 	bl	8001c70 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800287a:	68b3      	ldr	r3, [r6, #8]
 800287c:	2b07      	cmp	r3, #7
 800287e:	f67f af6f 	bls.w	8002760 <HAL_ADC_ConfigChannel+0x2c>
 8002882:	4820      	ldr	r0, [pc, #128]	; (8002904 <HAL_ADC_ConfigChannel+0x1d0>)
 8002884:	f240 618b 	movw	r1, #1675	; 0x68b
 8002888:	f7ff f9f2 	bl	8001c70 <assert_failed>
  __HAL_LOCK(hadc);
 800288c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002890:	2b01      	cmp	r3, #1
 8002892:	f47f af6a 	bne.w	800276a <HAL_ADC_ConfigChannel+0x36>
 8002896:	2002      	movs	r0, #2
}
 8002898:	b003      	add	sp, #12
 800289a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800289c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80028a0:	3a41      	subs	r2, #65	; 0x41
 80028a2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80028a4:	211f      	movs	r1, #31
 80028a6:	4091      	lsls	r1, r2
 80028a8:	ea23 0301 	bic.w	r3, r3, r1
 80028ac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028ae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80028b0:	fa07 f102 	lsl.w	r1, r7, r2
 80028b4:	4319      	orrs	r1, r3
 80028b6:	62c1      	str	r1, [r0, #44]	; 0x2c
 80028b8:	e77d      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x82>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028ba:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 80028be:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80028c2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028c6:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 80028ca:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80028ce:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028d2:	e773      	b.n	80027bc <HAL_ADC_ConfigChannel+0x88>
 80028d4:	2d11      	cmp	r5, #17
 80028d6:	f47f af71 	bne.w	80027bc <HAL_ADC_ConfigChannel+0x88>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028da:	4b07      	ldr	r3, [pc, #28]	; (80028f8 <HAL_ADC_ConfigChannel+0x1c4>)
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80028e2:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80028ea:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80028ec:	e766      	b.n	80027bc <HAL_ADC_ConfigChannel+0x88>
 80028ee:	bf00      	nop
 80028f0:	10000012 	.word	0x10000012
 80028f4:	40012000 	.word	0x40012000
 80028f8:	40012300 	.word	0x40012300
 80028fc:	20000000 	.word	0x20000000
 8002900:	431bde83 	.word	0x431bde83
 8002904:	0800a9dc 	.word	0x0800a9dc

08002908 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002908:	1ec3      	subs	r3, r0, #3
 800290a:	2b04      	cmp	r3, #4
{
 800290c:	b510      	push	{r4, lr}
 800290e:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002910:	d80e      	bhi.n	8002930 <HAL_NVIC_SetPriorityGrouping+0x28>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002912:	490a      	ldr	r1, [pc, #40]	; (800293c <HAL_NVIC_SetPriorityGrouping+0x34>)
 8002914:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002916:	0223      	lsls	r3, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002918:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800291c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002920:	4014      	ands	r4, r2
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002922:	4323      	orrs	r3, r4
  reg_value  =  (reg_value                                   |
 8002924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800292c:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800292e:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002930:	4803      	ldr	r0, [pc, #12]	; (8002940 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8002932:	2192      	movs	r1, #146	; 0x92
 8002934:	f7ff f99c 	bl	8001c70 <assert_failed>
 8002938:	e7eb      	b.n	8002912 <HAL_NVIC_SetPriorityGrouping+0xa>
 800293a:	bf00      	nop
 800293c:	e000ed00 	.word	0xe000ed00
 8002940:	0800aa14 	.word	0x0800aa14

08002944 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002944:	2a0f      	cmp	r2, #15
{ 
 8002946:	b570      	push	{r4, r5, r6, lr}
 8002948:	4616      	mov	r6, r2
 800294a:	4605      	mov	r5, r0
 800294c:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800294e:	d837      	bhi.n	80029c0 <HAL_NVIC_SetPriority+0x7c>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002950:	2c0f      	cmp	r4, #15
 8002952:	d830      	bhi.n	80029b6 <HAL_NVIC_SetPriority+0x72>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002954:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <HAL_NVIC_SetPriority+0x88>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800295c:	f1c3 0007 	rsb	r0, r3, #7
 8002960:	2804      	cmp	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002962:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002966:	bf28      	it	cs
 8002968:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800296a:	2a06      	cmp	r2, #6
 800296c:	d918      	bls.n	80029a0 <HAL_NVIC_SetPriority+0x5c>
 800296e:	3b03      	subs	r3, #3
 8002970:	f04f 32ff 	mov.w	r2, #4294967295
 8002974:	409a      	lsls	r2, r3
 8002976:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800297a:	f04f 31ff 	mov.w	r1, #4294967295
 800297e:	4081      	lsls	r1, r0
 8002980:	ea24 0401 	bic.w	r4, r4, r1
 8002984:	409c      	lsls	r4, r3
  if ((int32_t)(IRQn) >= 0)
 8002986:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 800298c:	db0b      	blt.n	80029a6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800298e:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8002992:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8002996:	0124      	lsls	r4, r4, #4
 8002998:	b2e4      	uxtb	r4, r4
 800299a:	f885 4300 	strb.w	r4, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800299e:	bd70      	pop	{r4, r5, r6, pc}
 80029a0:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a2:	4633      	mov	r3, r6
 80029a4:	e7e9      	b.n	800297a <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a6:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <HAL_NVIC_SetPriority+0x8c>)
 80029a8:	f005 050f 	and.w	r5, r5, #15
 80029ac:	0124      	lsls	r4, r4, #4
 80029ae:	442b      	add	r3, r5
 80029b0:	b2e4      	uxtb	r4, r4
 80029b2:	761c      	strb	r4, [r3, #24]
 80029b4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80029b6:	4807      	ldr	r0, [pc, #28]	; (80029d4 <HAL_NVIC_SetPriority+0x90>)
 80029b8:	21ab      	movs	r1, #171	; 0xab
 80029ba:	f7ff f959 	bl	8001c70 <assert_failed>
 80029be:	e7c9      	b.n	8002954 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80029c0:	4804      	ldr	r0, [pc, #16]	; (80029d4 <HAL_NVIC_SetPriority+0x90>)
 80029c2:	21aa      	movs	r1, #170	; 0xaa
 80029c4:	f7ff f954 	bl	8001c70 <assert_failed>
 80029c8:	e7c2      	b.n	8002950 <HAL_NVIC_SetPriority+0xc>
 80029ca:	bf00      	nop
 80029cc:	e000ed00 	.word	0xe000ed00
 80029d0:	e000ecfc 	.word	0xe000ecfc
 80029d4:	0800aa14 	.word	0x0800aa14

080029d8 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80029d8:	2800      	cmp	r0, #0
 80029da:	db08      	blt.n	80029ee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029dc:	f000 011f 	and.w	r1, r0, #31
 80029e0:	4a05      	ldr	r2, [pc, #20]	; (80029f8 <HAL_NVIC_EnableIRQ+0x20>)
 80029e2:	0940      	lsrs	r0, r0, #5
 80029e4:	2301      	movs	r3, #1
 80029e6:	408b      	lsls	r3, r1
 80029e8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80029ec:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80029ee:	4803      	ldr	r0, [pc, #12]	; (80029fc <HAL_NVIC_EnableIRQ+0x24>)
 80029f0:	21be      	movs	r1, #190	; 0xbe
 80029f2:	f7ff b93d 	b.w	8001c70 <assert_failed>
 80029f6:	bf00      	nop
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	0800aa14 	.word	0x0800aa14

08002a00 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002a00:	2800      	cmp	r0, #0
 8002a02:	db0e      	blt.n	8002a22 <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a04:	0943      	lsrs	r3, r0, #5
 8002a06:	4909      	ldr	r1, [pc, #36]	; (8002a2c <HAL_NVIC_DisableIRQ+0x2c>)
 8002a08:	3320      	adds	r3, #32
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f000 001f 	and.w	r0, r0, #31
 8002a10:	fa02 f000 	lsl.w	r0, r2, r0
 8002a14:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002a1c:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002a20:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002a22:	4803      	ldr	r0, [pc, #12]	; (8002a30 <HAL_NVIC_DisableIRQ+0x30>)
 8002a24:	21ce      	movs	r1, #206	; 0xce
 8002a26:	f7ff b923 	b.w	8001c70 <assert_failed>
 8002a2a:	bf00      	nop
 8002a2c:	e000e100 	.word	0xe000e100
 8002a30:	0800aa14 	.word	0x0800aa14

08002a34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a36:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002a38:	f7ff fd08 	bl	800244c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a3c:	2c00      	cmp	r4, #0
 8002a3e:	f000 8114 	beq.w	8002c6a <HAL_DMA_Init+0x236>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	4aa8      	ldr	r2, [pc, #672]	; (8002ce8 <HAL_DMA_Init+0x2b4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	4605      	mov	r5, r0
 8002a4a:	d031      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a4c:	3218      	adds	r2, #24
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d02e      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a52:	3218      	adds	r2, #24
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d02b      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a58:	3218      	adds	r2, #24
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d028      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a5e:	3218      	adds	r2, #24
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d025      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a64:	3218      	adds	r2, #24
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d022      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a6a:	3218      	adds	r2, #24
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d01f      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a70:	3218      	adds	r2, #24
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d01c      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a76:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d018      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a7e:	3218      	adds	r2, #24
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d015      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a84:	3218      	adds	r2, #24
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d012      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a8a:	3218      	adds	r2, #24
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d00f      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a90:	3218      	adds	r2, #24
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d00c      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a96:	3218      	adds	r2, #24
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d009      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002a9c:	3218      	adds	r2, #24
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d006      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002aa2:	3218      	adds	r2, #24
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d003      	beq.n	8002ab0 <HAL_DMA_Init+0x7c>
 8002aa8:	4890      	ldr	r0, [pc, #576]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002aaa:	21b8      	movs	r1, #184	; 0xb8
 8002aac:	f7ff f8e0 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002ab0:	6863      	ldr	r3, [r4, #4]
 8002ab2:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 8002ab6:	d006      	beq.n	8002ac6 <HAL_DMA_Init+0x92>
 8002ab8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002abc:	d003      	beq.n	8002ac6 <HAL_DMA_Init+0x92>
 8002abe:	488b      	ldr	r0, [pc, #556]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002ac0:	21b9      	movs	r1, #185	; 0xb9
 8002ac2:	f7ff f8d5 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002ac6:	68a3      	ldr	r3, [r4, #8]
 8002ac8:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8002acc:	f040 8098 	bne.w	8002c00 <HAL_DMA_Init+0x1cc>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002ad0:	68e3      	ldr	r3, [r4, #12]
 8002ad2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8002ad6:	f040 809f 	bne.w	8002c18 <HAL_DMA_Init+0x1e4>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002ada:	6923      	ldr	r3, [r4, #16]
 8002adc:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8002ae0:	f040 80a3 	bne.w	8002c2a <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002ae4:	6963      	ldr	r3, [r4, #20]
 8002ae6:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8002aea:	d003      	beq.n	8002af4 <HAL_DMA_Init+0xc0>
 8002aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af0:	f040 80a7 	bne.w	8002c42 <HAL_DMA_Init+0x20e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002af4:	69a3      	ldr	r3, [r4, #24]
 8002af6:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8002afa:	d003      	beq.n	8002b04 <HAL_DMA_Init+0xd0>
 8002afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b00:	f040 80a9 	bne.w	8002c56 <HAL_DMA_Init+0x222>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002b04:	69e3      	ldr	r3, [r4, #28]
 8002b06:	f033 0220 	bics.w	r2, r3, #32
 8002b0a:	d006      	beq.n	8002b1a <HAL_DMA_Init+0xe6>
 8002b0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b10:	d003      	beq.n	8002b1a <HAL_DMA_Init+0xe6>
 8002b12:	4876      	ldr	r0, [pc, #472]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002b14:	21bf      	movs	r1, #191	; 0xbf
 8002b16:	f7ff f8ab 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002b1a:	6a23      	ldr	r3, [r4, #32]
 8002b1c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8002b20:	d003      	beq.n	8002b2a <HAL_DMA_Init+0xf6>
 8002b22:	4872      	ldr	r0, [pc, #456]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002b24:	21c0      	movs	r1, #192	; 0xc0
 8002b26:	f7ff f8a3 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b2c:	b1db      	cbz	r3, 8002b66 <HAL_DMA_Init+0x132>
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d005      	beq.n	8002b3e <HAL_DMA_Init+0x10a>
 8002b32:	486e      	ldr	r0, [pc, #440]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002b34:	21c1      	movs	r1, #193	; 0xc1
 8002b36:	f7ff f89b 	bl	8001c70 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002b3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b3c:	b19b      	cbz	r3, 8002b66 <HAL_DMA_Init+0x132>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002b3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	f200 80b3 	bhi.w	8002cac <HAL_DMA_Init+0x278>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002b46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b48:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8002b4c:	d003      	beq.n	8002b56 <HAL_DMA_Init+0x122>
 8002b4e:	4867      	ldr	r0, [pc, #412]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002b50:	21c7      	movs	r1, #199	; 0xc7
 8002b52:	f7ff f88d 	bl	8001c70 <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002b56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b58:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8002b5c:	d003      	beq.n	8002b66 <HAL_DMA_Init+0x132>
 8002b5e:	4863      	ldr	r0, [pc, #396]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002b60:	21c8      	movs	r1, #200	; 0xc8
 8002b62:	f7ff f885 	bl	8001c70 <assert_failed>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b66:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b68:	2202      	movs	r2, #2
  __HAL_UNLOCK(hdma);
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b70:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	f022 0201 	bic.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7c:	e005      	b.n	8002b8a <HAL_DMA_Init+0x156>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b7e:	f7ff fc65 	bl	800244c <HAL_GetTick>
 8002b82:	1b40      	subs	r0, r0, r5
 8002b84:	2805      	cmp	r0, #5
 8002b86:	d855      	bhi.n	8002c34 <HAL_DMA_Init+0x200>
 8002b88:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	07d1      	lsls	r1, r2, #31
 8002b8e:	d4f6      	bmi.n	8002b7e <HAL_DMA_Init+0x14a>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b90:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b94:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b98:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9a:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8002b9c:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b9e:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba0:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba4:	4302      	orrs	r2, r0
 8002ba6:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ba8:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002baa:	4951      	ldr	r1, [pc, #324]	; (8002cf0 <HAL_DMA_Init+0x2bc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bac:	4332      	orrs	r2, r6
 8002bae:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb0:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bb4:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bb6:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bb8:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bbc:	d057      	beq.n	8002c6e <HAL_DMA_Init+0x23a>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bbe:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002bc0:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bc2:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bc6:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	494a      	ldr	r1, [pc, #296]	; (8002cf4 <HAL_DMA_Init+0x2c0>)
  hdma->Instance->FCR = tmp;
 8002bcc:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bce:	3a10      	subs	r2, #16
 8002bd0:	fba1 0102 	umull	r0, r1, r1, r2
 8002bd4:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bd6:	4848      	ldr	r0, [pc, #288]	; (8002cf8 <HAL_DMA_Init+0x2c4>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bd8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bdc:	5c41      	ldrb	r1, [r0, r1]
 8002bde:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002be0:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8002be4:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002be6:	bf88      	it	hi
 8002be8:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bea:	223f      	movs	r2, #63	; 0x3f
 8002bec:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8002bee:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf4:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf6:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8002bfc:	4608      	mov	r0, r1
}
 8002bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002c00:	2b80      	cmp	r3, #128	; 0x80
 8002c02:	f43f af65 	beq.w	8002ad0 <HAL_DMA_Init+0x9c>
 8002c06:	4839      	ldr	r0, [pc, #228]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002c08:	21ba      	movs	r1, #186	; 0xba
 8002c0a:	f7ff f831 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002c0e:	68e3      	ldr	r3, [r4, #12]
 8002c10:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8002c14:	f43f af61 	beq.w	8002ada <HAL_DMA_Init+0xa6>
 8002c18:	4834      	ldr	r0, [pc, #208]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002c1a:	21bb      	movs	r1, #187	; 0xbb
 8002c1c:	f7ff f828 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002c20:	6923      	ldr	r3, [r4, #16]
 8002c22:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8002c26:	f43f af5d 	beq.w	8002ae4 <HAL_DMA_Init+0xb0>
 8002c2a:	4830      	ldr	r0, [pc, #192]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002c2c:	21bc      	movs	r1, #188	; 0xbc
 8002c2e:	f7ff f81f 	bl	8001c70 <assert_failed>
 8002c32:	e757      	b.n	8002ae4 <HAL_DMA_Init+0xb0>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c36:	2220      	movs	r2, #32
 8002c38:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c3a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002c3e:	4618      	mov	r0, r3
}
 8002c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002c42:	482a      	ldr	r0, [pc, #168]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002c44:	21bd      	movs	r1, #189	; 0xbd
 8002c46:	f7ff f813 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002c4a:	69a3      	ldr	r3, [r4, #24]
 8002c4c:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8002c50:	f43f af58 	beq.w	8002b04 <HAL_DMA_Init+0xd0>
 8002c54:	e752      	b.n	8002afc <HAL_DMA_Init+0xc8>
 8002c56:	4825      	ldr	r0, [pc, #148]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002c58:	21be      	movs	r1, #190	; 0xbe
 8002c5a:	f7ff f809 	bl	8001c70 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002c5e:	69e3      	ldr	r3, [r4, #28]
 8002c60:	f033 0220 	bics.w	r2, r3, #32
 8002c64:	f43f af59 	beq.w	8002b1a <HAL_DMA_Init+0xe6>
 8002c68:	e750      	b.n	8002b0c <HAL_DMA_Init+0xd8>
    return HAL_ERROR;
 8002c6a:	2001      	movs	r0, #1
}
 8002c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c6e:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 8002c72:	4328      	orrs	r0, r5
 8002c74:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8002c76:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8002c78:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002c7a:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c7c:	f020 0007 	bic.w	r0, r0, #7
 8002c80:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002c82:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c86:	2d00      	cmp	r5, #0
 8002c88:	d09e      	beq.n	8002bc8 <HAL_DMA_Init+0x194>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c8a:	b1a6      	cbz	r6, 8002cb6 <HAL_DMA_Init+0x282>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c8c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8002c90:	d017      	beq.n	8002cc2 <HAL_DMA_Init+0x28e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c92:	2a02      	cmp	r2, #2
 8002c94:	d903      	bls.n	8002c9e <HAL_DMA_Init+0x26a>
 8002c96:	2a03      	cmp	r2, #3
 8002c98:	d196      	bne.n	8002bc8 <HAL_DMA_Init+0x194>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c9a:	01ea      	lsls	r2, r5, #7
 8002c9c:	d594      	bpl.n	8002bc8 <HAL_DMA_Init+0x194>
        hdma->State = HAL_DMA_STATE_READY;
 8002c9e:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ca0:	2240      	movs	r2, #64	; 0x40
 8002ca2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002ca4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8002ca8:	4618      	mov	r0, r3
}
 8002caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002cac:	480f      	ldr	r0, [pc, #60]	; (8002cec <HAL_DMA_Init+0x2b8>)
 8002cae:	21c6      	movs	r1, #198	; 0xc6
 8002cb0:	f7fe ffde 	bl	8001c70 <assert_failed>
 8002cb4:	e747      	b.n	8002b46 <HAL_DMA_Init+0x112>
    switch (tmp)
 8002cb6:	2a01      	cmp	r2, #1
 8002cb8:	d010      	beq.n	8002cdc <HAL_DMA_Init+0x2a8>
 8002cba:	f032 0202 	bics.w	r2, r2, #2
 8002cbe:	d183      	bne.n	8002bc8 <HAL_DMA_Init+0x194>
 8002cc0:	e7eb      	b.n	8002c9a <HAL_DMA_Init+0x266>
    switch (tmp)
 8002cc2:	2a03      	cmp	r2, #3
 8002cc4:	d880      	bhi.n	8002bc8 <HAL_DMA_Init+0x194>
 8002cc6:	a101      	add	r1, pc, #4	; (adr r1, 8002ccc <HAL_DMA_Init+0x298>)
 8002cc8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002ccc:	08002c9f 	.word	0x08002c9f
 8002cd0:	08002c9b 	.word	0x08002c9b
 8002cd4:	08002c9f 	.word	0x08002c9f
 8002cd8:	08002cdd 	.word	0x08002cdd
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cdc:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002ce0:	f47f af72 	bne.w	8002bc8 <HAL_DMA_Init+0x194>
 8002ce4:	e7db      	b.n	8002c9e <HAL_DMA_Init+0x26a>
 8002ce6:	bf00      	nop
 8002ce8:	40026010 	.word	0x40026010
 8002cec:	0800aa50 	.word	0x0800aa50
 8002cf0:	f010803f 	.word	0xf010803f
 8002cf4:	aaaaaaab 	.word	0xaaaaaaab
 8002cf8:	0800aa88 	.word	0x0800aa88

08002cfc <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cfc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d003      	beq.n	8002d0c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002d08:	2001      	movs	r0, #1
 8002d0a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002d0c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d0e:	2305      	movs	r3, #5
 8002d10:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002d14:	6813      	ldr	r3, [r2, #0]
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002d1c:	2000      	movs	r0, #0
}
 8002d1e:	4770      	bx	lr

08002d20 <HAL_DMA_IRQHandler>:
{
 8002d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d24:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8002d26:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d28:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8002d2a:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002d2e:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d30:	4971      	ldr	r1, [pc, #452]	; (8002ef8 <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d32:	2208      	movs	r2, #8
 8002d34:	409a      	lsls	r2, r3
 8002d36:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d38:	680d      	ldr	r5, [r1, #0]
{
 8002d3a:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d3c:	d004      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d3e:	6801      	ldr	r1, [r0, #0]
 8002d40:	680f      	ldr	r7, [r1, #0]
 8002d42:	0778      	lsls	r0, r7, #29
 8002d44:	f100 808a 	bmi.w	8002e5c <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	409a      	lsls	r2, r3
 8002d4c:	4222      	tst	r2, r4
 8002d4e:	d004      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d50:	f8d8 1000 	ldr.w	r1, [r8]
 8002d54:	6949      	ldr	r1, [r1, #20]
 8002d56:	0609      	lsls	r1, r1, #24
 8002d58:	d478      	bmi.n	8002e4c <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	409a      	lsls	r2, r3
 8002d5e:	4222      	tst	r2, r4
 8002d60:	d004      	beq.n	8002d6c <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d62:	f8d8 1000 	ldr.w	r1, [r8]
 8002d66:	6809      	ldr	r1, [r1, #0]
 8002d68:	078f      	lsls	r7, r1, #30
 8002d6a:	d467      	bmi.n	8002e3c <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	4222      	tst	r2, r4
 8002d72:	d004      	beq.n	8002d7e <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d74:	f8d8 1000 	ldr.w	r1, [r8]
 8002d78:	680f      	ldr	r7, [r1, #0]
 8002d7a:	0738      	lsls	r0, r7, #28
 8002d7c:	d449      	bmi.n	8002e12 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7e:	2220      	movs	r2, #32
 8002d80:	409a      	lsls	r2, r3
 8002d82:	4222      	tst	r2, r4
 8002d84:	d017      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d86:	f8d8 1000 	ldr.w	r1, [r8]
 8002d8a:	680c      	ldr	r4, [r1, #0]
 8002d8c:	06e0      	lsls	r0, r4, #27
 8002d8e:	d512      	bpl.n	8002db6 <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d90:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d92:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8002d96:	2a05      	cmp	r2, #5
 8002d98:	d073      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d9a:	680b      	ldr	r3, [r1, #0]
 8002d9c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da0:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002da2:	f000 8090 	beq.w	8002ec6 <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da6:	0319      	lsls	r1, r3, #12
 8002da8:	f140 809b 	bpl.w	8002ee2 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8002dac:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8002db0:	b10b      	cbz	r3, 8002db6 <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8002db2:	4640      	mov	r0, r8
 8002db4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002db6:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002dba:	b33b      	cbz	r3, 8002e0c <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002dbc:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002dc0:	07da      	lsls	r2, r3, #31
 8002dc2:	d51b      	bpl.n	8002dfc <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8002dc4:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002dc8:	494c      	ldr	r1, [pc, #304]	; (8002efc <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dca:	2305      	movs	r3, #5
 8002dcc:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002dd0:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002dd2:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ddc:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8002dde:	e002      	b.n	8002de6 <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002de0:	6813      	ldr	r3, [r2, #0]
 8002de2:	07db      	lsls	r3, r3, #31
 8002de4:	d504      	bpl.n	8002df0 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8002de6:	9b01      	ldr	r3, [sp, #4]
 8002de8:	3301      	adds	r3, #1
 8002dea:	42ab      	cmp	r3, r5
 8002dec:	9301      	str	r3, [sp, #4]
 8002dee:	d9f7      	bls.n	8002de0 <HAL_DMA_IRQHandler+0xc0>
      __HAL_UNLOCK(hdma);
 8002df0:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002df2:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8002df4:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002df8:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002dfc:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8002e00:	b123      	cbz	r3, 8002e0c <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8002e02:	4640      	mov	r0, r8
}
 8002e04:	b002      	add	sp, #8
 8002e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8002e0a:	4718      	bx	r3
}
 8002e0c:	b002      	add	sp, #8
 8002e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e12:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e14:	680a      	ldr	r2, [r1, #0]
 8002e16:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e1a:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e1c:	d12a      	bne.n	8002e74 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e1e:	05d7      	lsls	r7, r2, #23
 8002e20:	d403      	bmi.n	8002e2a <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e22:	680a      	ldr	r2, [r1, #0]
 8002e24:	f022 0208 	bic.w	r2, r2, #8
 8002e28:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002e2a:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8002e2e:	2a00      	cmp	r2, #0
 8002e30:	d0a5      	beq.n	8002d7e <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8002e32:	4640      	mov	r0, r8
 8002e34:	4790      	blx	r2
 8002e36:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8002e3a:	e7a0      	b.n	8002d7e <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e3c:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e3e:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002e42:	f042 0204 	orr.w	r2, r2, #4
 8002e46:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002e4a:	e78f      	b.n	8002d6c <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e4c:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e4e:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002e52:	f042 0202 	orr.w	r2, r2, #2
 8002e56:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002e5a:	e77e      	b.n	8002d5a <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e5c:	680f      	ldr	r7, [r1, #0]
 8002e5e:	f027 0704 	bic.w	r7, r7, #4
 8002e62:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e64:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e66:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002e72:	e769      	b.n	8002d48 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e74:	0312      	lsls	r2, r2, #12
 8002e76:	d5d8      	bpl.n	8002e2a <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e78:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002e7c:	2a00      	cmp	r2, #0
 8002e7e:	d1d8      	bne.n	8002e32 <HAL_DMA_IRQHandler+0x112>
 8002e80:	e77d      	b.n	8002d7e <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e82:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e84:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e88:	f022 0216 	bic.w	r2, r2, #22
 8002e8c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e8e:	694a      	ldr	r2, [r1, #20]
 8002e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e94:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e96:	b354      	cbz	r4, 8002eee <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e98:	680a      	ldr	r2, [r1, #0]
 8002e9a:	f022 0208 	bic.w	r2, r2, #8
 8002e9e:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ea0:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8002ea2:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8002eaa:	2400      	movs	r4, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002eac:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eae:	60b3      	str	r3, [r6, #8]
        __HAL_UNLOCK(hdma);
 8002eb0:	f888 4034 	strb.w	r4, [r8, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002eb4:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002eb8:	2900      	cmp	r1, #0
 8002eba:	d0a7      	beq.n	8002e0c <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8002ebc:	4640      	mov	r0, r8
}
 8002ebe:	b002      	add	sp, #8
 8002ec0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8002ec4:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ec6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002eca:	f47f af6f 	bne.w	8002dac <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ece:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002ed0:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ed2:	f022 0210 	bic.w	r2, r2, #16
 8002ed6:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8002ed8:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002edc:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
 8002ee0:	e764      	b.n	8002dac <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8002ee2:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f47f af63 	bne.w	8002db2 <HAL_DMA_IRQHandler+0x92>
 8002eec:	e763      	b.n	8002db6 <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eee:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002ef2:	2a00      	cmp	r2, #0
 8002ef4:	d1d0      	bne.n	8002e98 <HAL_DMA_IRQHandler+0x178>
 8002ef6:	e7d3      	b.n	8002ea0 <HAL_DMA_IRQHandler+0x180>
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	1b4e81b5 	.word	0x1b4e81b5

08002f00 <HAL_DMA_GetState>:
  return hdma->State;
 8002f00:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop

08002f08 <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8002f08:	b911      	cbnz	r1, 8002f10 <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002f0a:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0c:	4608      	mov	r0, r1
      break;
 8002f0e:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8002f10:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8002f12:	4770      	bx	lr

08002f14 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002f14:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
 8002f16:	f021 63c0 	bic.w	r3, r1, #100663296	; 0x6000000
 8002f1a:	f023 031f 	bic.w	r3, r3, #31
{
 8002f1e:	460c      	mov	r4, r1
 8002f20:	4605      	mov	r5, r0
  assert_param(IS_EXTI_LINE(ExtiLine));
 8002f22:	b90b      	cbnz	r3, 8002f28 <HAL_EXTI_GetHandle+0x14>
 8002f24:	018b      	lsls	r3, r1, #6
 8002f26:	d408      	bmi.n	8002f3a <HAL_EXTI_GetHandle+0x26>
 8002f28:	480a      	ldr	r0, [pc, #40]	; (8002f54 <HAL_EXTI_GetHandle+0x40>)
 8002f2a:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8002f2e:	f7fe fe9f 	bl	8001c70 <assert_failed>

  /* Check null pointer */
  if (hexti == NULL)
 8002f32:	b165      	cbz	r5, 8002f4e <HAL_EXTI_GetHandle+0x3a>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002f34:	602c      	str	r4, [r5, #0]

    return HAL_OK;
 8002f36:	2000      	movs	r0, #0
  }
}
 8002f38:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_EXTI_LINE(ExtiLine));
 8002f3a:	f001 031f 	and.w	r3, r1, #31
 8002f3e:	2b16      	cmp	r3, #22
 8002f40:	d9f7      	bls.n	8002f32 <HAL_EXTI_GetHandle+0x1e>
 8002f42:	4804      	ldr	r0, [pc, #16]	; (8002f54 <HAL_EXTI_GetHandle+0x40>)
 8002f44:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8002f48:	f7fe fe92 	bl	8001c70 <assert_failed>
 8002f4c:	e7f1      	b.n	8002f32 <HAL_EXTI_GetHandle+0x1e>
    return HAL_ERROR;
 8002f4e:	2001      	movs	r0, #1
}
 8002f50:	bd38      	pop	{r3, r4, r5, pc}
 8002f52:	bf00      	nop
 8002f54:	0800aa90 	.word	0x0800aa90

08002f58 <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002f58:	6803      	ldr	r3, [r0, #0]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8002f5a:	4909      	ldr	r1, [pc, #36]	; (8002f80 <HAL_EXTI_IRQHandler+0x28>)
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002f5c:	f003 021f 	and.w	r2, r3, #31
{
 8002f60:	b410      	push	{r4}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002f62:	2301      	movs	r3, #1
  regval = (EXTI->PR & maskline);
 8002f64:	694c      	ldr	r4, [r1, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002f66:	4093      	lsls	r3, r2
  if (regval != 0x00u)
 8002f68:	421c      	tst	r4, r3
 8002f6a:	d005      	beq.n	8002f78 <HAL_EXTI_IRQHandler+0x20>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002f6c:	6842      	ldr	r2, [r0, #4]
    EXTI->PR = maskline;
 8002f6e:	614b      	str	r3, [r1, #20]
    if (hexti->PendingCallback != NULL)
 8002f70:	b112      	cbz	r2, 8002f78 <HAL_EXTI_IRQHandler+0x20>
    {
      hexti->PendingCallback();
    }
  }
}
 8002f72:	f85d 4b04 	ldr.w	r4, [sp], #4
      hexti->PendingCallback();
 8002f76:	4710      	bx	r2
}
 8002f78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	40013c00 	.word	0x40013c00

08002f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002f88:	4b9c      	ldr	r3, [pc, #624]	; (80031fc <HAL_GPIO_Init+0x278>)
 8002f8a:	4298      	cmp	r0, r3
{
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	4605      	mov	r5, r0
 8002f90:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002f92:	d017      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002f94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f98:	4298      	cmp	r0, r3
 8002f9a:	d013      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002f9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fa0:	4298      	cmp	r0, r3
 8002fa2:	d00f      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002fa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fa8:	4298      	cmp	r0, r3
 8002faa:	d00b      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002fac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fb0:	4298      	cmp	r0, r3
 8002fb2:	d007      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002fb4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002fb8:	4298      	cmp	r0, r3
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
 8002fbc:	4890      	ldr	r0, [pc, #576]	; (8003200 <HAL_GPIO_Init+0x27c>)
 8002fbe:	21ac      	movs	r1, #172	; 0xac
 8002fc0:	f7fe fe56 	bl	8001c70 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	2a00      	cmp	r2, #0
 8002fca:	f000 80d2 	beq.w	8003172 <HAL_GPIO_Init+0x1ee>
 8002fce:	0c1b      	lsrs	r3, r3, #16
 8002fd0:	041b      	lsls	r3, r3, #16
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f040 80cd 	bne.w	8003172 <HAL_GPIO_Init+0x1ee>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d917      	bls.n	800300e <HAL_GPIO_Init+0x8a>
 8002fde:	f1a3 0211 	sub.w	r2, r3, #17
 8002fe2:	2a01      	cmp	r2, #1
 8002fe4:	d913      	bls.n	800300e <HAL_GPIO_Init+0x8a>
 8002fe6:	4987      	ldr	r1, [pc, #540]	; (8003204 <HAL_GPIO_Init+0x280>)
 8002fe8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8002fec:	428a      	cmp	r2, r1
 8002fee:	d00e      	beq.n	800300e <HAL_GPIO_Init+0x8a>
 8002ff0:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8002ff4:	428b      	cmp	r3, r1
 8002ff6:	d00a      	beq.n	800300e <HAL_GPIO_Init+0x8a>
 8002ff8:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8002ffc:	428a      	cmp	r2, r1
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x8a>
 8003000:	4a81      	ldr	r2, [pc, #516]	; (8003208 <HAL_GPIO_Init+0x284>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d003      	beq.n	800300e <HAL_GPIO_Init+0x8a>
 8003006:	487e      	ldr	r0, [pc, #504]	; (8003200 <HAL_GPIO_Init+0x27c>)
 8003008:	21ae      	movs	r1, #174	; 0xae
 800300a:	f7fe fe31 	bl	8001c70 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2b02      	cmp	r3, #2
 8003012:	f200 80e9 	bhi.w	80031e8 <HAL_GPIO_Init+0x264>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003016:	f8df a208 	ldr.w	sl, [pc, #520]	; 8003220 <HAL_GPIO_Init+0x29c>
{
 800301a:	2400      	movs	r4, #0
 800301c:	e003      	b.n	8003026 <HAL_GPIO_Init+0xa2>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800301e:	3401      	adds	r4, #1
 8003020:	2c10      	cmp	r4, #16
 8003022:	f000 80a3 	beq.w	800316c <HAL_GPIO_Init+0x1e8>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003026:	683b      	ldr	r3, [r7, #0]
    ioposition = 0x01U << position;
 8003028:	2601      	movs	r6, #1
 800302a:	40a6      	lsls	r6, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800302c:	ea06 0803 	and.w	r8, r6, r3
    if(iocurrent == ioposition)
 8003030:	ea36 0303 	bics.w	r3, r6, r3
 8003034:	d1f3      	bne.n	800301e <HAL_GPIO_Init+0x9a>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	f001 0303 	and.w	r3, r1, #3
 800303c:	1e5a      	subs	r2, r3, #1
 800303e:	2a01      	cmp	r2, #1
 8003040:	f240 809c 	bls.w	800317c <HAL_GPIO_Init+0x1f8>
 8003044:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 8003048:	f04f 0903 	mov.w	r9, #3
 800304c:	fa09 f90b 	lsl.w	r9, r9, fp
 8003050:	ea6f 0909 	mvn.w	r9, r9
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003054:	2b03      	cmp	r3, #3
 8003056:	d028      	beq.n	80030aa <HAL_GPIO_Init+0x126>
        temp = GPIOx->PUPDR;
 8003058:	68e8      	ldr	r0, [r5, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800305a:	68ba      	ldr	r2, [r7, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800305c:	ea00 0009 	and.w	r0, r0, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003060:	fa02 f20b 	lsl.w	r2, r2, fp
 8003064:	4302      	orrs	r2, r0
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003066:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 8003068:	60ea      	str	r2, [r5, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800306a:	d11e      	bne.n	80030aa <HAL_GPIO_Init+0x126>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	2a0f      	cmp	r2, #15
 8003070:	f240 80a0 	bls.w	80031b4 <HAL_GPIO_Init+0x230>
 8003074:	21dc      	movs	r1, #220	; 0xdc
 8003076:	4862      	ldr	r0, [pc, #392]	; (8003200 <HAL_GPIO_Init+0x27c>)
 8003078:	f7fe fdfa 	bl	8001c70 <assert_failed>
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	f001 0303 	and.w	r3, r1, #3
        temp = GPIOx->AFR[position >> 3U];
 8003084:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8003088:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800308c:	f004 0607 	and.w	r6, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 8003090:	f8dc 0020 	ldr.w	r0, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003094:	00b6      	lsls	r6, r6, #2
 8003096:	f04f 0e0f 	mov.w	lr, #15
 800309a:	fa0e fe06 	lsl.w	lr, lr, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800309e:	40b2      	lsls	r2, r6
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030a0:	ea20 000e 	bic.w	r0, r0, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030a4:	4302      	orrs	r2, r0
        GPIOx->AFR[position >> 3U] = temp;
 80030a6:	f8cc 2020 	str.w	r2, [ip, #32]
      temp = GPIOx->MODER;
 80030aa:	682a      	ldr	r2, [r5, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030ac:	fa03 f30b 	lsl.w	r3, r3, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030b0:	ea02 0909 	and.w	r9, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030b4:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->MODER = temp;
 80030b8:	602b      	str	r3, [r5, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030ba:	00cb      	lsls	r3, r1, #3
 80030bc:	d5af      	bpl.n	800301e <HAL_GPIO_Init+0x9a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030be:	4b53      	ldr	r3, [pc, #332]	; (800320c <HAL_GPIO_Init+0x288>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030c0:	4e4e      	ldr	r6, [pc, #312]	; (80031fc <HAL_GPIO_Init+0x278>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030c2:	2200      	movs	r2, #0
 80030c4:	9201      	str	r2, [sp, #4]
 80030c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030cc:	645a      	str	r2, [r3, #68]	; 0x44
 80030ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030d0:	f024 0303 	bic.w	r3, r4, #3
 80030d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030d8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80030dc:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80030e0:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030e2:	f004 0203 	and.w	r2, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030e6:	9801      	ldr	r0, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80030e8:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030ec:	0092      	lsls	r2, r2, #2
 80030ee:	200f      	movs	r0, #15
 80030f0:	4090      	lsls	r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030f2:	42b5      	cmp	r5, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030f4:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030f8:	d00f      	beq.n	800311a <HAL_GPIO_Init+0x196>
 80030fa:	4555      	cmp	r5, sl
 80030fc:	d06a      	beq.n	80031d4 <HAL_GPIO_Init+0x250>
 80030fe:	4e44      	ldr	r6, [pc, #272]	; (8003210 <HAL_GPIO_Init+0x28c>)
 8003100:	42b5      	cmp	r5, r6
 8003102:	d06c      	beq.n	80031de <HAL_GPIO_Init+0x25a>
 8003104:	4e43      	ldr	r6, [pc, #268]	; (8003214 <HAL_GPIO_Init+0x290>)
 8003106:	42b5      	cmp	r5, r6
 8003108:	d073      	beq.n	80031f2 <HAL_GPIO_Init+0x26e>
 800310a:	4e43      	ldr	r6, [pc, #268]	; (8003218 <HAL_GPIO_Init+0x294>)
 800310c:	42b5      	cmp	r5, r6
 800310e:	bf0c      	ite	eq
 8003110:	2604      	moveq	r6, #4
 8003112:	2607      	movne	r6, #7
 8003114:	fa06 f202 	lsl.w	r2, r6, r2
 8003118:	4310      	orrs	r0, r2
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800311a:	4a40      	ldr	r2, [pc, #256]	; (800321c <HAL_GPIO_Init+0x298>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 800311c:	6098      	str	r0, [r3, #8]
        temp = EXTI->IMR;
 800311e:	6812      	ldr	r2, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003120:	4b3e      	ldr	r3, [pc, #248]	; (800321c <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 8003122:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003126:	03ce      	lsls	r6, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8003128:	bf54      	ite	pl
 800312a:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800312c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 8003130:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003132:	685a      	ldr	r2, [r3, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003134:	038b      	lsls	r3, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003136:	4b39      	ldr	r3, [pc, #228]	; (800321c <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 8003138:	bf54      	ite	pl
 800313a:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800313c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8003140:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003142:	689a      	ldr	r2, [r3, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003144:	4b35      	ldr	r3, [pc, #212]	; (800321c <HAL_GPIO_Init+0x298>)
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003146:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8003148:	bf54      	ite	pl
 800314a:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800314c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8003150:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003152:	68db      	ldr	r3, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003154:	028a      	lsls	r2, r1, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003156:	f104 0401 	add.w	r4, r4, #1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800315a:	4a30      	ldr	r2, [pc, #192]	; (800321c <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 800315c:	bf54      	ite	pl
 800315e:	4003      	andpl	r3, r0
          temp |= iocurrent;
 8003160:	ea48 0303 	orrmi.w	r3, r8, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003164:	2c10      	cmp	r4, #16
        EXTI->FTSR = temp;
 8003166:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003168:	f47f af5d 	bne.w	8003026 <HAL_GPIO_Init+0xa2>
      }
    }
  }
}
 800316c:	b003      	add	sp, #12
 800316e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003172:	4823      	ldr	r0, [pc, #140]	; (8003200 <HAL_GPIO_Init+0x27c>)
 8003174:	21ad      	movs	r1, #173	; 0xad
 8003176:	f7fe fd7b 	bl	8001c70 <assert_failed>
 800317a:	e72d      	b.n	8002fd8 <HAL_GPIO_Init+0x54>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	2a03      	cmp	r2, #3
 8003180:	d81f      	bhi.n	80031c2 <HAL_GPIO_Init+0x23e>
        temp = GPIOx->OSPEEDR; 
 8003182:	68a8      	ldr	r0, [r5, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003184:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 8003188:	f04f 0903 	mov.w	r9, #3
 800318c:	fa09 f90b 	lsl.w	r9, r9, fp
 8003190:	ea20 0009 	bic.w	r0, r0, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003194:	fa02 f20b 	lsl.w	r2, r2, fp
 8003198:	4302      	orrs	r2, r0
        GPIOx->OSPEEDR = temp;
 800319a:	60aa      	str	r2, [r5, #8]
        temp = GPIOx->OTYPER;
 800319c:	6868      	ldr	r0, [r5, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800319e:	f3c1 1200 	ubfx	r2, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031a2:	ea20 0006 	bic.w	r0, r0, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031a6:	4616      	mov	r6, r2
 80031a8:	40a6      	lsls	r6, r4
 80031aa:	4306      	orrs	r6, r0
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031ac:	ea6f 0909 	mvn.w	r9, r9
        GPIOx->OTYPER = temp;
 80031b0:	606e      	str	r6, [r5, #4]
 80031b2:	e74f      	b.n	8003054 <HAL_GPIO_Init+0xd0>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80031b4:	f249 70f7 	movw	r0, #38903	; 0x97f7
 80031b8:	40d0      	lsrs	r0, r2
 80031ba:	07c0      	lsls	r0, r0, #31
 80031bc:	f53f af62 	bmi.w	8003084 <HAL_GPIO_Init+0x100>
 80031c0:	e758      	b.n	8003074 <HAL_GPIO_Init+0xf0>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80031c2:	21c1      	movs	r1, #193	; 0xc1
 80031c4:	480e      	ldr	r0, [pc, #56]	; (8003200 <HAL_GPIO_Init+0x27c>)
 80031c6:	f7fe fd53 	bl	8001c70 <assert_failed>
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	f001 0303 	and.w	r3, r1, #3
 80031d2:	e7d6      	b.n	8003182 <HAL_GPIO_Init+0x1fe>
 80031d4:	2601      	movs	r6, #1
 80031d6:	fa06 f202 	lsl.w	r2, r6, r2
 80031da:	4310      	orrs	r0, r2
 80031dc:	e79d      	b.n	800311a <HAL_GPIO_Init+0x196>
 80031de:	2602      	movs	r6, #2
 80031e0:	fa06 f202 	lsl.w	r2, r6, r2
 80031e4:	4310      	orrs	r0, r2
 80031e6:	e798      	b.n	800311a <HAL_GPIO_Init+0x196>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80031e8:	4805      	ldr	r0, [pc, #20]	; (8003200 <HAL_GPIO_Init+0x27c>)
 80031ea:	21af      	movs	r1, #175	; 0xaf
 80031ec:	f7fe fd40 	bl	8001c70 <assert_failed>
 80031f0:	e711      	b.n	8003016 <HAL_GPIO_Init+0x92>
 80031f2:	2603      	movs	r6, #3
 80031f4:	fa06 f202 	lsl.w	r2, r6, r2
 80031f8:	4310      	orrs	r0, r2
 80031fa:	e78e      	b.n	800311a <HAL_GPIO_Init+0x196>
 80031fc:	40020000 	.word	0x40020000
 8003200:	0800aacc 	.word	0x0800aacc
 8003204:	10110000 	.word	0x10110000
 8003208:	10220000 	.word	0x10220000
 800320c:	40023800 	.word	0x40023800
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40013c00 	.word	0x40013c00
 8003220:	40020400 	.word	0x40020400

08003224 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003228:	4b52      	ldr	r3, [pc, #328]	; (8003374 <HAL_GPIO_DeInit+0x150>)
 800322a:	4298      	cmp	r0, r3
{
 800322c:	b083      	sub	sp, #12
 800322e:	4604      	mov	r4, r0
 8003230:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003232:	d018      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 8003234:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003238:	4298      	cmp	r0, r3
 800323a:	d014      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 800323c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003240:	4298      	cmp	r0, r3
 8003242:	d010      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 8003244:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003248:	4298      	cmp	r0, r3
 800324a:	d00c      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 800324c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003250:	4298      	cmp	r0, r3
 8003252:	d008      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 8003254:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003258:	4298      	cmp	r0, r3
 800325a:	d004      	beq.n	8003266 <HAL_GPIO_DeInit+0x42>
 800325c:	4846      	ldr	r0, [pc, #280]	; (8003378 <HAL_GPIO_DeInit+0x154>)
 800325e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003262:	f7fe fd05 	bl	8001c70 <assert_failed>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003266:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8003374 <HAL_GPIO_DeInit+0x150>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800326a:	f8df e120 	ldr.w	lr, [pc, #288]	; 800338c <HAL_GPIO_DeInit+0x168>
{
 800326e:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8003270:	f04f 0c01 	mov.w	ip, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003274:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003278:	f04f 0a03 	mov.w	sl, #3
 800327c:	e002      	b.n	8003284 <HAL_GPIO_DeInit+0x60>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800327e:	3301      	adds	r3, #1
 8003280:	2b10      	cmp	r3, #16
 8003282:	d068      	beq.n	8003356 <HAL_GPIO_DeInit+0x132>
    ioposition = 0x01U << position;
 8003284:	fa0c f203 	lsl.w	r2, ip, r3
    if(iocurrent == ioposition)
 8003288:	ea32 0106 	bics.w	r1, r2, r6
    iocurrent = (GPIO_Pin) & ioposition;
 800328c:	ea02 0506 	and.w	r5, r2, r6
    if(iocurrent == ioposition)
 8003290:	d1f5      	bne.n	800327e <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003292:	f023 0003 	bic.w	r0, r3, #3
 8003296:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800329a:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800329e:	f003 0103 	and.w	r1, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 80032a2:	6887      	ldr	r7, [r0, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80032a4:	0089      	lsls	r1, r1, #2
 80032a6:	fa09 f801 	lsl.w	r8, r9, r1
 80032aa:	ea08 0707 	and.w	r7, r8, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80032ae:	455c      	cmp	r4, fp
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80032b0:	9701      	str	r7, [sp, #4]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80032b2:	d053      	beq.n	800335c <HAL_GPIO_DeInit+0x138>
 80032b4:	4f31      	ldr	r7, [pc, #196]	; (800337c <HAL_GPIO_DeInit+0x158>)
 80032b6:	42bc      	cmp	r4, r7
 80032b8:	d052      	beq.n	8003360 <HAL_GPIO_DeInit+0x13c>
 80032ba:	4f31      	ldr	r7, [pc, #196]	; (8003380 <HAL_GPIO_DeInit+0x15c>)
 80032bc:	42bc      	cmp	r4, r7
 80032be:	d052      	beq.n	8003366 <HAL_GPIO_DeInit+0x142>
 80032c0:	4f30      	ldr	r7, [pc, #192]	; (8003384 <HAL_GPIO_DeInit+0x160>)
 80032c2:	42bc      	cmp	r4, r7
 80032c4:	d053      	beq.n	800336e <HAL_GPIO_DeInit+0x14a>
 80032c6:	4f30      	ldr	r7, [pc, #192]	; (8003388 <HAL_GPIO_DeInit+0x164>)
 80032c8:	42bc      	cmp	r4, r7
 80032ca:	bf14      	ite	ne
 80032cc:	2707      	movne	r7, #7
 80032ce:	2704      	moveq	r7, #4
 80032d0:	fa07 f101 	lsl.w	r1, r7, r1
 80032d4:	9f01      	ldr	r7, [sp, #4]
 80032d6:	428f      	cmp	r7, r1
 80032d8:	d11b      	bne.n	8003312 <HAL_GPIO_DeInit+0xee>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80032da:	f8de 1000 	ldr.w	r1, [lr]
 80032de:	ea21 0105 	bic.w	r1, r1, r5
 80032e2:	f8ce 1000 	str.w	r1, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80032e6:	f8de 1004 	ldr.w	r1, [lr, #4]
 80032ea:	ea21 0105 	bic.w	r1, r1, r5
 80032ee:	f8ce 1004 	str.w	r1, [lr, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80032f2:	f8de 1008 	ldr.w	r1, [lr, #8]
 80032f6:	ea21 0105 	bic.w	r1, r1, r5
 80032fa:	f8ce 1008 	str.w	r1, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80032fe:	f8de 100c 	ldr.w	r1, [lr, #12]
 8003302:	ea21 0505 	bic.w	r5, r1, r5
 8003306:	f8ce 500c 	str.w	r5, [lr, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800330a:	6881      	ldr	r1, [r0, #8]
 800330c:	ea21 0108 	bic.w	r1, r1, r8
 8003310:	6081      	str	r1, [r0, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003312:	6821      	ldr	r1, [r4, #0]
 8003314:	005d      	lsls	r5, r3, #1
 8003316:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800331a:	08d8      	lsrs	r0, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800331c:	ea21 0105 	bic.w	r1, r1, r5
 8003320:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003324:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003326:	f003 0107 	and.w	r1, r3, #7
 800332a:	6a07      	ldr	r7, [r0, #32]
 800332c:	0089      	lsls	r1, r1, #2
 800332e:	fa09 f101 	lsl.w	r1, r9, r1
 8003332:	ea27 0101 	bic.w	r1, r7, r1
 8003336:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003338:	68e1      	ldr	r1, [r4, #12]
 800333a:	ea21 0105 	bic.w	r1, r1, r5
 800333e:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003340:	6861      	ldr	r1, [r4, #4]
 8003342:	ea21 0202 	bic.w	r2, r1, r2
 8003346:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003348:	68a2      	ldr	r2, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800334a:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800334c:	ea22 0505 	bic.w	r5, r2, r5
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003350:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003352:	60a5      	str	r5, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003354:	d196      	bne.n	8003284 <HAL_GPIO_DeInit+0x60>
    }
  }
}
 8003356:	b003      	add	sp, #12
 8003358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800335c:	2100      	movs	r1, #0
 800335e:	e7b9      	b.n	80032d4 <HAL_GPIO_DeInit+0xb0>
 8003360:	fa0c f101 	lsl.w	r1, ip, r1
 8003364:	e7b6      	b.n	80032d4 <HAL_GPIO_DeInit+0xb0>
 8003366:	2702      	movs	r7, #2
 8003368:	fa07 f101 	lsl.w	r1, r7, r1
 800336c:	e7b2      	b.n	80032d4 <HAL_GPIO_DeInit+0xb0>
 800336e:	fa0a f101 	lsl.w	r1, sl, r1
 8003372:	e7af      	b.n	80032d4 <HAL_GPIO_DeInit+0xb0>
 8003374:	40020000 	.word	0x40020000
 8003378:	0800aacc 	.word	0x0800aacc
 800337c:	40020400 	.word	0x40020400
 8003380:	40020800 	.word	0x40020800
 8003384:	40020c00 	.word	0x40020c00
 8003388:	40021000 	.word	0x40021000
 800338c:	40013c00 	.word	0x40013c00

08003390 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003394:	460c      	mov	r4, r1
 8003396:	b129      	cbz	r1, 80033a4 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003398:	692b      	ldr	r3, [r5, #16]
 800339a:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800339c:	bf14      	ite	ne
 800339e:	2001      	movne	r0, #1
 80033a0:	2000      	moveq	r0, #0
 80033a2:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80033a4:	4802      	ldr	r0, [pc, #8]	; (80033b0 <HAL_GPIO_ReadPin+0x20>)
 80033a6:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80033aa:	f7fe fc61 	bl	8001c70 <assert_failed>
 80033ae:	e7f3      	b.n	8003398 <HAL_GPIO_ReadPin+0x8>
 80033b0:	0800aacc 	.word	0x0800aacc

080033b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033b4:	b570      	push	{r4, r5, r6, lr}
 80033b6:	4606      	mov	r6, r0
 80033b8:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80033ba:	460c      	mov	r4, r1
 80033bc:	b161      	cbz	r1, 80033d8 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80033be:	2d01      	cmp	r5, #1
 80033c0:	d803      	bhi.n	80033ca <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 80033c2:	b905      	cbnz	r5, 80033c6 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033c4:	0424      	lsls	r4, r4, #16
 80033c6:	61b4      	str	r4, [r6, #24]
  }
}
 80033c8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80033ca:	4806      	ldr	r0, [pc, #24]	; (80033e4 <HAL_GPIO_WritePin+0x30>)
 80033cc:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 80033d0:	f7fe fc4e 	bl	8001c70 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033d4:	61b4      	str	r4, [r6, #24]
}
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <HAL_GPIO_WritePin+0x30>)
 80033da:	f240 119b 	movw	r1, #411	; 0x19b
 80033de:	f7fe fc47 	bl	8001c70 <assert_failed>
 80033e2:	e7ec      	b.n	80033be <HAL_GPIO_WritePin+0xa>
 80033e4:	0800aacc 	.word	0x0800aacc

080033e8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033e8:	b538      	push	{r3, r4, r5, lr}
 80033ea:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80033ec:	460c      	mov	r4, r1
 80033ee:	b141      	cbz	r1, 8003402 <HAL_GPIO_TogglePin+0x1a>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80033f0:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033f2:	ea04 0301 	and.w	r3, r4, r1
 80033f6:	ea24 0401 	bic.w	r4, r4, r1
 80033fa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80033fe:	61ac      	str	r4, [r5, #24]
}
 8003400:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003402:	4803      	ldr	r0, [pc, #12]	; (8003410 <HAL_GPIO_TogglePin+0x28>)
 8003404:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003408:	f7fe fc32 	bl	8001c70 <assert_failed>
 800340c:	e7f0      	b.n	80033f0 <HAL_GPIO_TogglePin+0x8>
 800340e:	bf00      	nop
 8003410:	0800aacc 	.word	0x0800aacc

08003414 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003414:	4a04      	ldr	r2, [pc, #16]	; (8003428 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003416:	6951      	ldr	r1, [r2, #20]
 8003418:	4201      	tst	r1, r0
 800341a:	d100      	bne.n	800341e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800341c:	4770      	bx	lr
{
 800341e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003420:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003422:	f7fe fd99 	bl	8001f58 <HAL_GPIO_EXTI_Callback>
  }
}
 8003426:	bd08      	pop	{r3, pc}
 8003428:	40013c00 	.word	0x40013c00

0800342c <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800342c:	2800      	cmp	r0, #0
 800342e:	f000 8135 	beq.w	800369c <HAL_I2C_Init+0x270>
{
 8003432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003434:	4a9a      	ldr	r2, [pc, #616]	; (80036a0 <HAL_I2C_Init+0x274>)
 8003436:	6803      	ldr	r3, [r0, #0]
 8003438:	4293      	cmp	r3, r2
 800343a:	4604      	mov	r4, r0
 800343c:	d00c      	beq.n	8003458 <HAL_I2C_Init+0x2c>
 800343e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003442:	4293      	cmp	r3, r2
 8003444:	d008      	beq.n	8003458 <HAL_I2C_Init+0x2c>
 8003446:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800344a:	4293      	cmp	r3, r2
 800344c:	d004      	beq.n	8003458 <HAL_I2C_Init+0x2c>
 800344e:	4895      	ldr	r0, [pc, #596]	; (80036a4 <HAL_I2C_Init+0x278>)
 8003450:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003454:	f7fe fc0c 	bl	8001c70 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003458:	6863      	ldr	r3, [r4, #4]
 800345a:	4a93      	ldr	r2, [pc, #588]	; (80036a8 <HAL_I2C_Init+0x27c>)
 800345c:	3b01      	subs	r3, #1
 800345e:	4293      	cmp	r3, r2
 8003460:	f200 8103 	bhi.w	800366a <HAL_I2C_Init+0x23e>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003464:	68a3      	ldr	r3, [r4, #8]
 8003466:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800346a:	f040 80d9 	bne.w	8003620 <HAL_I2C_Init+0x1f4>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800346e:	68e3      	ldr	r3, [r4, #12]
 8003470:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003474:	f023 0303 	bic.w	r3, r3, #3
 8003478:	2b00      	cmp	r3, #0
 800347a:	f040 80de 	bne.w	800363a <HAL_I2C_Init+0x20e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800347e:	6923      	ldr	r3, [r4, #16]
 8003480:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003484:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003488:	d004      	beq.n	8003494 <HAL_I2C_Init+0x68>
 800348a:	4886      	ldr	r0, [pc, #536]	; (80036a4 <HAL_I2C_Init+0x278>)
 800348c:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003490:	f7fe fbee 	bl	8001c70 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003494:	6963      	ldr	r3, [r4, #20]
 8003496:	2b01      	cmp	r3, #1
 8003498:	f200 80d5 	bhi.w	8003646 <HAL_I2C_Init+0x21a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800349c:	69a3      	ldr	r3, [r4, #24]
 800349e:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80034a2:	f040 80da 	bne.w	800365a <HAL_I2C_Init+0x22e>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80034a6:	69e3      	ldr	r3, [r4, #28]
 80034a8:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 80034ac:	d004      	beq.n	80034b8 <HAL_I2C_Init+0x8c>
 80034ae:	487d      	ldr	r0, [pc, #500]	; (80036a4 <HAL_I2C_Init+0x278>)
 80034b0:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80034b4:	f7fe fbdc 	bl	8001c70 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80034b8:	6a23      	ldr	r3, [r4, #32]
 80034ba:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80034be:	f040 809d 	bne.w	80035fc <HAL_I2C_Init+0x1d0>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034c2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80034c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 80a2 	beq.w	8003614 <HAL_I2C_Init+0x1e8>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034d0:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d2:	2224      	movs	r2, #36	; 0x24
 80034d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f0:	f001 fafc 	bl	8004aec <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034f4:	6865      	ldr	r5, [r4, #4]
 80034f6:	4b6d      	ldr	r3, [pc, #436]	; (80036ac <HAL_I2C_Init+0x280>)
 80034f8:	429d      	cmp	r5, r3
 80034fa:	d84e      	bhi.n	800359a <HAL_I2C_Init+0x16e>
 80034fc:	4b6c      	ldr	r3, [pc, #432]	; (80036b0 <HAL_I2C_Init+0x284>)
 80034fe:	4298      	cmp	r0, r3
 8003500:	f240 80b1 	bls.w	8003666 <HAL_I2C_Init+0x23a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003504:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003506:	4b6b      	ldr	r3, [pc, #428]	; (80036b4 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003508:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800350a:	fba3 6300 	umull	r6, r3, r3, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800350e:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003512:	ea41 4193 	orr.w	r1, r1, r3, lsr #18
 8003516:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003518:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 800351a:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800351c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003520:	3301      	adds	r3, #1
 8003522:	430b      	orrs	r3, r1
 8003524:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003526:	69d1      	ldr	r1, [r2, #28]
 8003528:	3801      	subs	r0, #1
 800352a:	006b      	lsls	r3, r5, #1
 800352c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003530:	f640 70fc 	movw	r0, #4092	; 0xffc
 8003534:	3301      	adds	r3, #1
 8003536:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800353a:	4203      	tst	r3, r0
 800353c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003540:	f040 8099 	bne.w	8003676 <HAL_I2C_Init+0x24a>
 8003544:	2304      	movs	r3, #4
 8003546:	430b      	orrs	r3, r1
 8003548:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800354a:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 800354e:	6810      	ldr	r0, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003550:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003552:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
 8003556:	432b      	orrs	r3, r5
 8003558:	4303      	orrs	r3, r0
 800355a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800355c:	6890      	ldr	r0, [r2, #8]
 800355e:	68e5      	ldr	r5, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003560:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003562:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 8003566:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 800356a:	4329      	orrs	r1, r5
 800356c:	4301      	orrs	r1, r0
 800356e:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003570:	68d1      	ldr	r1, [r2, #12]
 8003572:	69a0      	ldr	r0, [r4, #24]
 8003574:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003578:	4303      	orrs	r3, r0
 800357a:	430b      	orrs	r3, r1
 800357c:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800357e:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003580:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8003582:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8003586:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8003588:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800358a:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800358c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003590:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003592:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

  return HAL_OK;
 8003596:	4618      	mov	r0, r3
}
 8003598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800359a:	4b47      	ldr	r3, [pc, #284]	; (80036b8 <HAL_I2C_Init+0x28c>)
 800359c:	4298      	cmp	r0, r3
 800359e:	d962      	bls.n	8003666 <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035a0:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80035a2:	4944      	ldr	r1, [pc, #272]	; (80036b4 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035a4:	6856      	ldr	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035a6:	4f45      	ldr	r7, [pc, #276]	; (80036bc <HAL_I2C_Init+0x290>)
  freqrange = I2C_FREQRANGE(pclk1);
 80035a8:	fba1 3100 	umull	r3, r1, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035ac:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 80035b0:	ea46 4691 	orr.w	r6, r6, r1, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035b4:	f44f 7396 	mov.w	r3, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80035b8:	0c89      	lsrs	r1, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035ba:	6056      	str	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035bc:	fb03 f301 	mul.w	r3, r3, r1
 80035c0:	fba7 1303 	umull	r1, r3, r7, r3
 80035c4:	6a11      	ldr	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035c6:	68a6      	ldr	r6, [r4, #8]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035c8:	099b      	lsrs	r3, r3, #6
 80035ca:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80035ce:	3301      	adds	r3, #1
 80035d0:	430b      	orrs	r3, r1
 80035d2:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035d4:	69d1      	ldr	r1, [r2, #28]
 80035d6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80035da:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80035de:	2e00      	cmp	r6, #0
 80035e0:	d14c      	bne.n	800367c <HAL_I2C_Init+0x250>
 80035e2:	3801      	subs	r0, #1
 80035e4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80035e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ec:	3301      	adds	r3, #1
 80035ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d050      	beq.n	8003698 <HAL_I2C_Init+0x26c>
 80035f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035fa:	e7a4      	b.n	8003546 <HAL_I2C_Init+0x11a>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80035fc:	4829      	ldr	r0, [pc, #164]	; (80036a4 <HAL_I2C_Init+0x278>)
 80035fe:	f240 11c7 	movw	r1, #455	; 0x1c7
 8003602:	f7fe fb35 	bl	8001c70 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003606:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800360a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800360e:	2b00      	cmp	r3, #0
 8003610:	f47f af5e 	bne.w	80034d0 <HAL_I2C_Init+0xa4>
    hi2c->Lock = HAL_UNLOCKED;
 8003614:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003618:	4620      	mov	r0, r4
 800361a:	f7fe fa43 	bl	8001aa4 <HAL_I2C_MspInit>
 800361e:	e757      	b.n	80034d0 <HAL_I2C_Init+0xa4>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003620:	4820      	ldr	r0, [pc, #128]	; (80036a4 <HAL_I2C_Init+0x278>)
 8003622:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003626:	f7fe fb23 	bl	8001c70 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800362a:	68e3      	ldr	r3, [r4, #12]
 800362c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003630:	f023 0303 	bic.w	r3, r3, #3
 8003634:	2b00      	cmp	r3, #0
 8003636:	f43f af22 	beq.w	800347e <HAL_I2C_Init+0x52>
 800363a:	481a      	ldr	r0, [pc, #104]	; (80036a4 <HAL_I2C_Init+0x278>)
 800363c:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003640:	f7fe fb16 	bl	8001c70 <assert_failed>
 8003644:	e71b      	b.n	800347e <HAL_I2C_Init+0x52>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003646:	4817      	ldr	r0, [pc, #92]	; (80036a4 <HAL_I2C_Init+0x278>)
 8003648:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800364c:	f7fe fb10 	bl	8001c70 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003650:	69a3      	ldr	r3, [r4, #24]
 8003652:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8003656:	f43f af26 	beq.w	80034a6 <HAL_I2C_Init+0x7a>
 800365a:	4812      	ldr	r0, [pc, #72]	; (80036a4 <HAL_I2C_Init+0x278>)
 800365c:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003660:	f7fe fb06 	bl	8001c70 <assert_failed>
 8003664:	e71f      	b.n	80034a6 <HAL_I2C_Init+0x7a>
    return HAL_ERROR;
 8003666:	2001      	movs	r0, #1
}
 8003668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800366a:	480e      	ldr	r0, [pc, #56]	; (80036a4 <HAL_I2C_Init+0x278>)
 800366c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003670:	f7fe fafe 	bl	8001c70 <assert_failed>
 8003674:	e6f6      	b.n	8003464 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367a:	e764      	b.n	8003546 <HAL_I2C_Init+0x11a>
 800367c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8003680:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003684:	3801      	subs	r0, #1
 8003686:	fbb0 f3f3 	udiv	r3, r0, r3
 800368a:	3301      	adds	r3, #1
 800368c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003690:	b113      	cbz	r3, 8003698 <HAL_I2C_Init+0x26c>
 8003692:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003696:	e756      	b.n	8003546 <HAL_I2C_Init+0x11a>
 8003698:	2301      	movs	r3, #1
 800369a:	e754      	b.n	8003546 <HAL_I2C_Init+0x11a>
    return HAL_ERROR;
 800369c:	2001      	movs	r0, #1
}
 800369e:	4770      	bx	lr
 80036a0:	40005400 	.word	0x40005400
 80036a4:	0800ab08 	.word	0x0800ab08
 80036a8:	00061a7f 	.word	0x00061a7f
 80036ac:	000186a0 	.word	0x000186a0
 80036b0:	001e847f 	.word	0x001e847f
 80036b4:	431bde83 	.word	0x431bde83
 80036b8:	003d08ff 	.word	0x003d08ff
 80036bc:	10624dd3 	.word	0x10624dd3

080036c0 <HAL_I2C_MasterTxCpltCallback>:
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_I2C_MasterRxCpltCallback>:
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop

080036c8 <HAL_I2C_SlaveTxCpltCallback>:
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop

080036cc <HAL_I2C_SlaveRxCpltCallback>:
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop

080036d0 <HAL_I2C_AddrCallback>:
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop

080036d4 <HAL_I2C_ListenCpltCallback>:
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop

080036d8 <HAL_I2C_MemTxCpltCallback>:
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop

080036dc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80036dc:	b538      	push	{r3, r4, r5, lr}
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036de:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d

  if (hi2c->EventCount == 0U)
 80036e2:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80036e4:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 80036e6:	b959      	cbnz	r1, 8003700 <I2C_MemoryTransmit_TXE_BTF+0x24>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80036e8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80036ea:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80036ec:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80036ee:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80036f0:	d032      	beq.n	8003758 <I2C_MemoryTransmit_TXE_BTF+0x7c>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Send MSB of Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80036f2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80036f6:	610a      	str	r2, [r1, #16]

      hi2c->EventCount++;
 80036f8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80036fa:	3201      	adds	r2, #1
 80036fc:	6502      	str	r2, [r0, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80036fe:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 8003700:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003702:	2901      	cmp	r1, #1
 8003704:	d020      	beq.n	8003748 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8003706:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003708:	2902      	cmp	r1, #2
 800370a:	d1f8      	bne.n	80036fe <I2C_MemoryTransmit_TXE_BTF+0x22>
 800370c:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800370e:	2a22      	cmp	r2, #34	; 0x22
 8003710:	d02c      	beq.n	800376c <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003712:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003714:	b289      	uxth	r1, r1
 8003716:	bb29      	cbnz	r1, 8003764 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003718:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 800371a:	b289      	uxth	r1, r1
 800371c:	2900      	cmp	r1, #0
 800371e:	d1ee      	bne.n	80036fe <I2C_MemoryTransmit_TXE_BTF+0x22>
 8003720:	2a21      	cmp	r2, #33	; 0x21
 8003722:	d1ec      	bne.n	80036fe <I2C_MemoryTransmit_TXE_BTF+0x22>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003724:	6802      	ldr	r2, [r0, #0]
 8003726:	6854      	ldr	r4, [r2, #4]
 8003728:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800372c:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372e:	6814      	ldr	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8003730:	2520      	movs	r5, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003732:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8003736:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003738:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800373a:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800373e:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003742:	f7ff ffc9 	bl	80036d8 <HAL_I2C_MemTxCpltCallback>
}
 8003746:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003748:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800374a:	6801      	ldr	r1, [r0, #0]
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8003750:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003752:	3201      	adds	r2, #1
 8003754:	6502      	str	r2, [r0, #80]	; 0x50
}
 8003756:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 800375c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800375e:	3202      	adds	r2, #2
 8003760:	6502      	str	r2, [r0, #80]	; 0x50
}
 8003762:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003764:	2a21      	cmp	r2, #33	; 0x21
 8003766:	d007      	beq.n	8003778 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 800376a:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800376c:	6802      	ldr	r2, [r0, #0]
 800376e:	6813      	ldr	r3, [r2, #0]
 8003770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003774:	6013      	str	r3, [r2, #0]
}
 8003776:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003778:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800377a:	6802      	ldr	r2, [r0, #0]
 800377c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003780:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003782:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003784:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003786:	3a01      	subs	r2, #1
 8003788:	b292      	uxth	r2, r2
 800378a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800378c:	bd38      	pop	{r3, r4, r5, pc}
 800378e:	bf00      	nop

08003790 <HAL_I2C_MemRxCpltCallback>:
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop

08003794 <HAL_I2C_ErrorCallback>:
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop

08003798 <HAL_I2C_AbortCpltCallback>:
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop

0800379c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800379c:	b570      	push	{r4, r5, r6, lr}
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800379e:	4b3a      	ldr	r3, [pc, #232]	; (8003888 <I2C_DMAAbort+0xec>)
 80037a0:	4a3a      	ldr	r2, [pc, #232]	; (800388c <I2C_DMAAbort+0xf0>)
 80037a2:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80037a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80037a6:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037a8:	08db      	lsrs	r3, r3, #3
 80037aa:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 80037ae:	2200      	movs	r2, #0
 80037b0:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037b2:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037b4:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80037b8:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80037be:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80037c2:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037c4:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037c6:	e005      	b.n	80037d4 <I2C_DMAAbort+0x38>
    if (count == 0U)
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
      break;
    }
    count--;
 80037c8:	9b01      	ldr	r3, [sp, #4]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	9301      	str	r3, [sp, #4]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80037ce:	6813      	ldr	r3, [r2, #0]
 80037d0:	059b      	lsls	r3, r3, #22
 80037d2:	d506      	bpl.n	80037e2 <I2C_DMAAbort+0x46>
    if (count == 0U)
 80037d4:	9b01      	ldr	r3, [sp, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f6      	bne.n	80037c8 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037da:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80037dc:	f043 0320 	orr.w	r3, r3, #32
 80037e0:	6403      	str	r3, [r0, #64]	; 0x40
  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
  }
  if (hi2c->hdmarx != NULL)
 80037e2:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	; 0x34
  if (hi2c->hdmatx != NULL)
 80037e6:	b344      	cbz	r4, 800383a <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80037e8:	2500      	movs	r5, #0
 80037ea:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 80037ec:	b1f3      	cbz	r3, 800382c <I2C_DMAAbort+0x90>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ee:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 80037f0:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037f2:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 80037f6:	6016      	str	r6, [r2, #0]

  hi2c->XferCount = 0U;
 80037f8:	8545      	strh	r5, [r0, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80037fa:	6525      	str	r5, [r4, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80037fc:	2400      	movs	r4, #0
 80037fe:	651c      	str	r4, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003800:	6813      	ldr	r3, [r2, #0]
 8003802:	f023 0301 	bic.w	r3, r3, #1
 8003806:	6013      	str	r3, [r2, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003808:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800380c:	2b60      	cmp	r3, #96	; 0x60
 800380e:	d029      	beq.n	8003864 <I2C_DMAAbort+0xc8>
    HAL_I2C_AbortCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003810:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003814:	2928      	cmp	r1, #40	; 0x28
 8003816:	d018      	beq.n	800384a <I2C_DMAAbort+0xae>
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State = HAL_I2C_STATE_LISTEN;
    }
    else
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003818:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800381a:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 800381c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003820:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003824:	f7ff ffb6 	bl	8003794 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003828:	b002      	add	sp, #8
 800382a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382c:	6815      	ldr	r5, [r2, #0]
 800382e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003832:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003834:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003836:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8003838:	e7e2      	b.n	8003800 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 800383a:	b1f3      	cbz	r3, 800387a <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800383c:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 800383e:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003840:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003844:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003846:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003848:	e7d8      	b.n	80037fc <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 800384a:	6813      	ldr	r3, [r2, #0]
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003852:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003854:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003856:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800385a:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800385c:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800385e:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003862:	e7df      	b.n	8003824 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003864:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003866:	2220      	movs	r2, #32
 8003868:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800386c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003870:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003872:	f7ff ff91 	bl	8003798 <HAL_I2C_AbortCpltCallback>
}
 8003876:	b002      	add	sp, #8
 8003878:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387a:	6814      	ldr	r4, [r2, #0]
 800387c:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003880:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003882:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003884:	e7bc      	b.n	8003800 <I2C_DMAAbort+0x64>
 8003886:	bf00      	nop
 8003888:	20000000 	.word	0x20000000
 800388c:	14f8b589 	.word	0x14f8b589

08003890 <I2C_ITError>:
{
 8003890:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003892:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003896:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800389a:	2b10      	cmp	r3, #16
{
 800389c:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800389e:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80038a0:	d039      	beq.n	8003916 <I2C_ITError+0x86>
 80038a2:	b2d9      	uxtb	r1, r3
 80038a4:	2940      	cmp	r1, #64	; 0x40
 80038a6:	d036      	beq.n	8003916 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80038a8:	f002 0128 	and.w	r1, r2, #40	; 0x28
 80038ac:	2928      	cmp	r1, #40	; 0x28
 80038ae:	d03d      	beq.n	800392c <I2C_ITError+0x9c>
 80038b0:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80038b2:	6859      	ldr	r1, [r3, #4]
 80038b4:	0508      	lsls	r0, r1, #20
 80038b6:	d407      	bmi.n	80038c8 <I2C_ITError+0x38>
 80038b8:	2a60      	cmp	r2, #96	; 0x60
 80038ba:	d005      	beq.n	80038c8 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 80038bc:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038be:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80038c0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 80038c8:	2200      	movs	r2, #0
 80038ca:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80038d2:	d134      	bne.n	800393e <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80038d4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80038d8:	2960      	cmp	r1, #96	; 0x60
 80038da:	d075      	beq.n	80039c8 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	0650      	lsls	r0, r2, #25
 80038e0:	d505      	bpl.n	80038ee <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80038e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80038ea:	3301      	adds	r3, #1
 80038ec:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80038ee:	4620      	mov	r0, r4
 80038f0:	f7ff ff50 	bl	8003794 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 80038f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80038f6:	0719      	lsls	r1, r3, #28
 80038f8:	d004      	beq.n	8003904 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038fa:	6822      	ldr	r2, [r4, #0]
 80038fc:	6853      	ldr	r3, [r2, #4]
 80038fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003902:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003904:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003908:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800390a:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 800390c:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800390e:	d501      	bpl.n	8003914 <I2C_ITError+0x84>
 8003910:	2b28      	cmp	r3, #40	; 0x28
 8003912:	d02f      	beq.n	8003974 <I2C_ITError+0xe4>
}
 8003914:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003916:	2a22      	cmp	r2, #34	; 0x22
 8003918:	d1c6      	bne.n	80038a8 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003922:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	0512      	lsls	r2, r2, #20
 8003928:	d5c8      	bpl.n	80038bc <I2C_ITError+0x2c>
 800392a:	e7cd      	b.n	80038c8 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 800392c:	2300      	movs	r3, #0
 800392e:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003930:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003932:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800393c:	d0ca      	beq.n	80038d4 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800393e:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003940:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003946:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003948:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800394c:	2b01      	cmp	r3, #1
 800394e:	d01e      	beq.n	800398e <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003950:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <I2C_ITError+0x164>)
 8003952:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003954:	f7ff f9d2 	bl	8002cfc <HAL_DMA_Abort_IT>
 8003958:	2800      	cmp	r0, #0
 800395a:	d0cb      	beq.n	80038f4 <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 800395c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800395e:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003960:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003962:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003964:	f023 0301 	bic.w	r3, r3, #1
 8003968:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800396a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800396e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003970:	4798      	blx	r3
 8003972:	e7bf      	b.n	80038f4 <I2C_ITError+0x64>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003974:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <I2C_ITError+0x168>)
 8003976:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8003978:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800397a:	2300      	movs	r3, #0
 800397c:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 800397e:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003980:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003984:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003988:	f7ff fea4 	bl	80036d4 <HAL_I2C_ListenCpltCallback>
}
 800398c:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800398e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003990:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <I2C_ITError+0x164>)
 8003992:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003994:	f7ff f9b2 	bl	8002cfc <HAL_DMA_Abort_IT>
 8003998:	2800      	cmp	r0, #0
 800399a:	d0ab      	beq.n	80038f4 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800399c:	6823      	ldr	r3, [r4, #0]
 800399e:	695a      	ldr	r2, [r3, #20]
 80039a0:	0651      	lsls	r1, r2, #25
 80039a2:	d506      	bpl.n	80039b2 <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 80039aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	3201      	adds	r2, #1
 80039b0:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 80039b2:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80039b4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80039b6:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80039ba:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 80039bc:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80039be:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80039c2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80039c4:	4798      	blx	r3
 80039c6:	e795      	b.n	80038f4 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 80039c8:	2120      	movs	r1, #32
 80039ca:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ce:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80039d0:	695a      	ldr	r2, [r3, #20]
 80039d2:	0652      	lsls	r2, r2, #25
 80039d4:	d506      	bpl.n	80039e4 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80039dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039de:	6823      	ldr	r3, [r4, #0]
 80039e0:	3201      	adds	r2, #1
 80039e2:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80039ec:	4620      	mov	r0, r4
 80039ee:	f7ff fed3 	bl	8003798 <HAL_I2C_AbortCpltCallback>
 80039f2:	e77f      	b.n	80038f4 <I2C_ITError+0x64>
 80039f4:	0800379d 	.word	0x0800379d
 80039f8:	ffff0000 	.word	0xffff0000

080039fc <HAL_I2C_EV_IRQHandler>:
{
 80039fc:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80039fe:	6803      	ldr	r3, [r0, #0]
{
 8003a00:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a02:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a06:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a0a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a0e:	2910      	cmp	r1, #16
{
 8003a10:	b08c      	sub	sp, #48	; 0x30
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a12:	b2cd      	uxtb	r5, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a14:	d021      	beq.n	8003a5a <HAL_I2C_EV_IRQHandler+0x5e>
 8003a16:	2d40      	cmp	r5, #64	; 0x40
 8003a18:	d01f      	beq.n	8003a5a <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a1a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	2900      	cmp	r1, #0
 8003a20:	f000 8093 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x14e>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a24:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8003a26:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a28:	f011 0f02 	tst.w	r1, #2
 8003a2c:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8003a30:	d056      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0xe4>
 8003a32:	0586      	lsls	r6, r0, #22
 8003a34:	d556      	bpl.n	8003ae4 <HAL_I2C_EV_IRQHandler+0xe8>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a36:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003a38:	b102      	cbz	r2, 8003a3c <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a3a:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a3c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003a40:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003a44:	2a28      	cmp	r2, #40	; 0x28
 8003a46:	f000 8217 	beq.w	8003e78 <HAL_I2C_EV_IRQHandler+0x47c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a4a:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 8003a4e:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a50:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8003a52:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8003a56:	b00c      	add	sp, #48	; 0x30
 8003a58:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a5a:	6999      	ldr	r1, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a5c:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003a5e:	f012 0f01 	tst.w	r2, #1
 8003a62:	d11a      	bne.n	8003a9a <HAL_I2C_EV_IRQHandler+0x9e>
 8003a64:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8003a68:	d0f5      	beq.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003a6a:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8003a6e:	d0f2      	beq.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a70:	0716      	lsls	r6, r2, #28
 8003a72:	d56d      	bpl.n	8003b50 <HAL_I2C_EV_IRQHandler+0x154>
 8003a74:	0586      	lsls	r6, r0, #22
 8003a76:	f140 8083 	bpl.w	8003b80 <HAL_I2C_EV_IRQHandler+0x184>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a7a:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a7e:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003a80:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a82:	2900      	cmp	r1, #0
 8003a84:	f000 81df 	beq.w	8003e46 <HAL_I2C_EV_IRQHandler+0x44a>
 8003a88:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8003a8a:	2a00      	cmp	r2, #0
 8003a8c:	f000 81db 	beq.w	8003e46 <HAL_I2C_EV_IRQHandler+0x44a>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a96:	605a      	str	r2, [r3, #4]
 8003a98:	e7dd      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a9a:	0586      	lsls	r6, r0, #22
 8003a9c:	d56e      	bpl.n	8003b7c <HAL_I2C_EV_IRQHandler+0x180>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003a9e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003aa0:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003aa4:	f000 81e5 	beq.w	8003e72 <HAL_I2C_EV_IRQHandler+0x476>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003aa8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003aaa:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003aae:	bf04      	itt	eq
 8003ab0:	2208      	moveq	r2, #8
 8003ab2:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ab4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003ab8:	2a40      	cmp	r2, #64	; 0x40
 8003aba:	f000 81d3 	beq.w	8003e64 <HAL_I2C_EV_IRQHandler+0x468>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003abe:	6922      	ldr	r2, [r4, #16]
 8003ac0:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003ac4:	f000 81ae 	beq.w	8003e24 <HAL_I2C_EV_IRQHandler+0x428>
      if (hi2c->EventCount == 0U)
 8003ac8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003aca:	2a00      	cmp	r2, #0
 8003acc:	f040 81e8 	bne.w	8003ea0 <HAL_I2C_EV_IRQHandler+0x4a4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003ad0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003ad2:	11d2      	asrs	r2, r2, #7
 8003ad4:	f002 0206 	and.w	r2, r2, #6
 8003ad8:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003adc:	611a      	str	r2, [r3, #16]
 8003ade:	e7ba      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ae0:	06cd      	lsls	r5, r1, #27
 8003ae2:	d47c      	bmi.n	8003bde <HAL_I2C_EV_IRQHandler+0x1e2>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ae4:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003ae8:	2a21      	cmp	r2, #33	; 0x21
 8003aea:	f000 80f5 	beq.w	8003cd8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aee:	064a      	lsls	r2, r1, #25
 8003af0:	f140 8132 	bpl.w	8003d58 <HAL_I2C_EV_IRQHandler+0x35c>
 8003af4:	0546      	lsls	r6, r0, #21
 8003af6:	f140 812f 	bpl.w	8003d58 <HAL_I2C_EV_IRQHandler+0x35c>
 8003afa:	074d      	lsls	r5, r1, #29
 8003afc:	f100 812f 	bmi.w	8003d5e <HAL_I2C_EV_IRQHandler+0x362>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b00:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003b04:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003b06:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b08:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003b0a:	2a00      	cmp	r2, #0
 8003b0c:	d0a3      	beq.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003b14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003b16:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b1e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003b20:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b22:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003b24:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d195      	bne.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003b2a:	292a      	cmp	r1, #42	; 0x2a
 8003b2c:	d193      	bne.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b2e:	6822      	ldr	r2, [r4, #0]
 8003b30:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003b32:	2522      	movs	r5, #34	; 0x22
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b38:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b3a:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b3c:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003b3e:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b40:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b44:	f7ff fdc2 	bl	80036cc <HAL_I2C_SlaveRxCpltCallback>
 8003b48:	e785      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b4a:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b4c:	6959      	ldr	r1, [r3, #20]
 8003b4e:	e76b      	b.n	8003a28 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b50:	0796      	lsls	r6, r2, #30
 8003b52:	d515      	bpl.n	8003b80 <HAL_I2C_EV_IRQHandler+0x184>
 8003b54:	0586      	lsls	r6, r0, #22
 8003b56:	d513      	bpl.n	8003b80 <HAL_I2C_EV_IRQHandler+0x184>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b58:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b5c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b5e:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b60:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003b64:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b66:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b68:	f000 81ae 	beq.w	8003ec8 <HAL_I2C_EV_IRQHandler+0x4cc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	9209      	str	r2, [sp, #36]	; 0x24
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	9209      	str	r2, [sp, #36]	; 0x24
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	9309      	str	r3, [sp, #36]	; 0x24
 8003b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b7a:	e76c      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b7c:	0716      	lsls	r6, r2, #28
 8003b7e:	d5e7      	bpl.n	8003b50 <HAL_I2C_EV_IRQHandler+0x154>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b80:	f011 0f04 	tst.w	r1, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b84:	6859      	ldr	r1, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b86:	f000 80f3 	beq.w	8003d70 <HAL_I2C_EV_IRQHandler+0x374>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b8a:	050e      	lsls	r6, r1, #20
 8003b8c:	f53f af63 	bmi.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b90:	0611      	lsls	r1, r2, #24
 8003b92:	f140 8113 	bpl.w	8003dbc <HAL_I2C_EV_IRQHandler+0x3c0>
 8003b96:	0546      	lsls	r6, r0, #21
 8003b98:	f140 8110 	bpl.w	8003dbc <HAL_I2C_EV_IRQHandler+0x3c0>
 8003b9c:	0751      	lsls	r1, r2, #29
 8003b9e:	f100 8110 	bmi.w	8003dc2 <HAL_I2C_EV_IRQHandler+0x3c6>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ba2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ba6:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ba8:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003bac:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bae:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003bb0:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	f040 8235 	bne.w	8004022 <HAL_I2C_EV_IRQHandler+0x626>
 8003bb8:	2a21      	cmp	r2, #33	; 0x21
 8003bba:	f000 8325 	beq.w	8004208 <HAL_I2C_EV_IRQHandler+0x80c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003bbe:	2940      	cmp	r1, #64	; 0x40
 8003bc0:	f47f af49 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003bc4:	2a22      	cmp	r2, #34	; 0x22
 8003bc6:	f47f af46 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount == 0U)
 8003bca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003bcc:	b292      	uxth	r2, r2
 8003bce:	2a00      	cmp	r2, #0
 8003bd0:	f040 82a4 	bne.w	800411c <HAL_I2C_EV_IRQHandler+0x720>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bda:	605a      	str	r2, [r3, #4]
 8003bdc:	e73b      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bde:	0585      	lsls	r5, r0, #22
 8003be0:	d580      	bpl.n	8003ae4 <HAL_I2C_EV_IRQHandler+0xe8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003be2:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003bec:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003bee:	960b      	str	r6, [sp, #44]	; 0x2c
 8003bf0:	695a      	ldr	r2, [r3, #20]
 8003bf2:	920b      	str	r2, [sp, #44]	; 0x2c
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c04:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	0510      	lsls	r0, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c0a:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c0c:	d521      	bpl.n	8003c52 <HAL_I2C_EV_IRQHandler+0x256>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c0e:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003c12:	2a22      	cmp	r2, #34	; 0x22
 8003c14:	f000 8175 	beq.w	8003f02 <HAL_I2C_EV_IRQHandler+0x506>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003c18:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c1a:	6802      	ldr	r2, [r0, #0]
 8003c1c:	6852      	ldr	r2, [r2, #4]
 8003c1e:	b292      	uxth	r2, r2
 8003c20:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003c22:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003c24:	b292      	uxth	r2, r2
 8003c26:	b11a      	cbz	r2, 8003c30 <HAL_I2C_EV_IRQHandler+0x234>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c28:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c2a:	f042 0204 	orr.w	r2, r2, #4
 8003c2e:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c36:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c38:	f7ff f962 	bl	8002f00 <HAL_DMA_GetState>
 8003c3c:	2801      	cmp	r0, #1
 8003c3e:	d008      	beq.n	8003c52 <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c40:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c42:	4ba0      	ldr	r3, [pc, #640]	; (8003ec4 <HAL_I2C_EV_IRQHandler+0x4c8>)
 8003c44:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c46:	f7ff f859 	bl	8002cfc <HAL_DMA_Abort_IT>
 8003c4a:	b110      	cbz	r0, 8003c52 <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c4c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c4e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c50:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003c52:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	b313      	cbz	r3, 8003c9e <HAL_I2C_EV_IRQHandler+0x2a2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	0751      	lsls	r1, r2, #29
 8003c5e:	d50a      	bpl.n	8003c76 <HAL_I2C_EV_IRQHandler+0x27a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003c66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003c68:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003c6a:	6823      	ldr	r3, [r4, #0]
      hi2c->XferCount--;
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8003c70:	3101      	adds	r1, #1
      hi2c->XferCount--;
 8003c72:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003c74:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c76:	695a      	ldr	r2, [r3, #20]
 8003c78:	0652      	lsls	r2, r2, #25
 8003c7a:	d509      	bpl.n	8003c90 <HAL_I2C_EV_IRQHandler+0x294>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c7c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003c82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003c84:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003c8a:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003c8c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003c8e:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8003c90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	b11b      	cbz	r3, 8003c9e <HAL_I2C_EV_IRQHandler+0x2a2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c98:	f043 0304 	orr.w	r3, r3, #4
 8003c9c:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f040 80d9 	bne.w	8003e58 <HAL_I2C_EV_IRQHandler+0x45c>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ca6:	2d2a      	cmp	r5, #42	; 0x2a
 8003ca8:	f000 814c 	beq.w	8003f44 <HAL_I2C_EV_IRQHandler+0x548>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003cac:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003cb0:	2b28      	cmp	r3, #40	; 0x28
 8003cb2:	f000 814f 	beq.w	8003f54 <HAL_I2C_EV_IRQHandler+0x558>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003cb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003cb8:	2b22      	cmp	r3, #34	; 0x22
 8003cba:	d002      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
 8003cbc:	2d22      	cmp	r5, #34	; 0x22
 8003cbe:	f47f aeca 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cc2:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003cc4:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cc6:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cc8:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cd2:	f7ff fcfb 	bl	80036cc <HAL_I2C_SlaveRxCpltCallback>
 8003cd6:	e6be      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cd8:	060e      	lsls	r6, r1, #24
 8003cda:	d528      	bpl.n	8003d2e <HAL_I2C_EV_IRQHandler+0x332>
 8003cdc:	0545      	lsls	r5, r0, #21
 8003cde:	d526      	bpl.n	8003d2e <HAL_I2C_EV_IRQHandler+0x332>
 8003ce0:	074e      	lsls	r6, r1, #29
 8003ce2:	d427      	bmi.n	8003d34 <HAL_I2C_EV_IRQHandler+0x338>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ce4:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003ce8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8003cea:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cec:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8003cee:	2900      	cmp	r1, #0
 8003cf0:	f43f aeb1 	beq.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cf4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003cf6:	f815 1b01 	ldrb.w	r1, [r5], #1
 8003cfa:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8003cfc:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003cfe:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003d00:	3901      	subs	r1, #1
 8003d02:	b289      	uxth	r1, r1
 8003d04:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d06:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8003d08:	b289      	uxth	r1, r1
 8003d0a:	2900      	cmp	r1, #0
 8003d0c:	f47f aea3 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d10:	2829      	cmp	r0, #41	; 0x29
 8003d12:	f47f aea0 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d16:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d18:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d1a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d1e:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d20:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d22:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d24:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d28:	f7ff fcce 	bl	80036c8 <HAL_I2C_SlaveTxCpltCallback>
 8003d2c:	e693      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d2e:	074d      	lsls	r5, r1, #29
 8003d30:	f57f ae91 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d34:	0581      	lsls	r1, r0, #22
 8003d36:	f57f ae8e 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8003d3a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d3c:	b292      	uxth	r2, r2
 8003d3e:	2a00      	cmp	r2, #0
 8003d40:	f43f ae89 	beq.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d46:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003d4a:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8003d4c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003d4e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003d56:	e67e      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d58:	0749      	lsls	r1, r1, #29
 8003d5a:	f57f ae7c 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d5e:	0582      	lsls	r2, r0, #22
 8003d60:	f57f ae79 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8003d64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d66:	b292      	uxth	r2, r2
 8003d68:	2a00      	cmp	r2, #0
 8003d6a:	f43f ae74 	beq.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d6e:	e01a      	b.n	8003da6 <HAL_I2C_EV_IRQHandler+0x3aa>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003d70:	050d      	lsls	r5, r1, #20
 8003d72:	f53f ae70 	bmi.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d76:	0651      	lsls	r1, r2, #25
 8003d78:	d42f      	bmi.n	8003dda <HAL_I2C_EV_IRQHandler+0x3de>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d7a:	0751      	lsls	r1, r2, #29
 8003d7c:	f57f ae6b 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003d80:	0582      	lsls	r2, r0, #22
 8003d82:	f57f ae68 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d86:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8003d88:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d8a:	b292      	uxth	r2, r2
 8003d8c:	2a04      	cmp	r2, #4
 8003d8e:	f000 8139 	beq.w	8004004 <HAL_I2C_EV_IRQHandler+0x608>
  else if (hi2c->XferCount == 3U)
 8003d92:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d94:	b292      	uxth	r2, r2
 8003d96:	2a03      	cmp	r2, #3
 8003d98:	f000 8155 	beq.w	8004046 <HAL_I2C_EV_IRQHandler+0x64a>
  else if (hi2c->XferCount == 2U)
 8003d9c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d9e:	b292      	uxth	r2, r2
 8003da0:	2a02      	cmp	r2, #2
 8003da2:	f000 8181 	beq.w	80040a8 <HAL_I2C_EV_IRQHandler+0x6ac>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003dac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003dae:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003db4:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8003db6:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003db8:	6262      	str	r2, [r4, #36]	; 0x24
      }
 8003dba:	e64c      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dbc:	0752      	lsls	r2, r2, #29
 8003dbe:	f57f ae4a 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003dc2:	0586      	lsls	r6, r0, #22
 8003dc4:	f57f ae47 	bpl.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8003dc8:	2d10      	cmp	r5, #16
 8003dca:	f000 80f7 	beq.w	8003fbc <HAL_I2C_EV_IRQHandler+0x5c0>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003dce:	4620      	mov	r0, r4
}
 8003dd0:	b00c      	add	sp, #48	; 0x30
 8003dd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003dd6:	f7ff bc81 	b.w	80036dc <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dda:	0546      	lsls	r6, r0, #21
 8003ddc:	d5cd      	bpl.n	8003d7a <HAL_I2C_EV_IRQHandler+0x37e>
 8003dde:	0755      	lsls	r5, r2, #29
 8003de0:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8003de4:	d4cc      	bmi.n	8003d80 <HAL_I2C_EV_IRQHandler+0x384>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003de6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003dea:	2a22      	cmp	r2, #34	; 0x22
 8003dec:	f47f ae33 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    tmp = hi2c->XferCount;
 8003df0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003df2:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8003df4:	2a03      	cmp	r2, #3
 8003df6:	f240 8197 	bls.w	8004128 <HAL_I2C_EV_IRQHandler+0x72c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003e00:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003e02:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8003e0a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003e0c:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003e0e:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8003e10:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8003e12:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8003e14:	f47f ae1f 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e18:	6822      	ldr	r2, [r4, #0]
 8003e1a:	6853      	ldr	r3, [r2, #4]
 8003e1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e20:	6053      	str	r3, [r2, #4]
 8003e22:	e618      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e24:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003e28:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e2a:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e2c:	bf16      	itet	ne
 8003e2e:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e32:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e36:	b2d2      	uxtbne	r2, r2
 8003e38:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e3a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003e3c:	b11a      	cbz	r2, 8003e46 <HAL_I2C_EV_IRQHandler+0x44a>
 8003e3e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e40:	2a00      	cmp	r2, #0
 8003e42:	f47f ae25 	bne.w	8003a90 <HAL_I2C_EV_IRQHandler+0x94>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003e48:	2a00      	cmp	r2, #0
 8003e4a:	f43f ae04 	beq.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003e4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e50:	2a00      	cmp	r2, #0
 8003e52:	f47f ae1d 	bne.w	8003a90 <HAL_I2C_EV_IRQHandler+0x94>
 8003e56:	e5fe      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    I2C_ITError(hi2c);
 8003e58:	4620      	mov	r0, r4
}
 8003e5a:	b00c      	add	sp, #48	; 0x30
 8003e5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 8003e60:	f7ff bd16 	b.w	8003890 <I2C_ITError>
    if (hi2c->EventCount == 0U)
 8003e64:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e66:	bb3a      	cbnz	r2, 8003eb8 <HAL_I2C_EV_IRQHandler+0x4bc>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e68:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003e6a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e6e:	611a      	str	r2, [r3, #16]
 8003e70:	e5f1      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003e72:	2201      	movs	r2, #1
 8003e74:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003e76:	e61d      	b.n	8003ab4 <HAL_I2C_EV_IRQHandler+0xb8>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e7e:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003e80:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003e82:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 8003e86:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003e8a:	bf54      	ite	pl
 8003e8c:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003e8e:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8003e90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003e94:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003e98:	4620      	mov	r0, r4
 8003e9a:	f7ff fc19 	bl	80036d0 <HAL_I2C_AddrCallback>
 8003e9e:	e5da      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->EventCount == 1U)
 8003ea0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003ea2:	2a01      	cmp	r2, #1
 8003ea4:	f47f add7 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003ea8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003eaa:	11d2      	asrs	r2, r2, #7
 8003eac:	f002 0206 	and.w	r2, r2, #6
 8003eb0:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8003eb4:	611a      	str	r2, [r3, #16]
 8003eb6:	e5ce      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003eb8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	611a      	str	r2, [r3, #16]
 8003ec2:	e5c8      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8003ec4:	0800379d 	.word	0x0800379d
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003ec8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003eca:	b911      	cbnz	r1, 8003ed2 <HAL_I2C_EV_IRQHandler+0x4d6>
 8003ecc:	2a40      	cmp	r2, #64	; 0x40
 8003ece:	f000 80a1 	beq.w	8004014 <HAL_I2C_EV_IRQHandler+0x618>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003ed2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003ed4:	b922      	cbnz	r2, 8003ee0 <HAL_I2C_EV_IRQHandler+0x4e4>
 8003ed6:	6921      	ldr	r1, [r4, #16]
 8003ed8:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8003edc:	f000 80a5 	beq.w	800402a <HAL_I2C_EV_IRQHandler+0x62e>
      if (hi2c->XferCount == 0U)
 8003ee0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ee2:	b292      	uxth	r2, r2
 8003ee4:	2a00      	cmp	r2, #0
 8003ee6:	d142      	bne.n	8003f6e <HAL_I2C_EV_IRQHandler+0x572>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ee8:	9202      	str	r2, [sp, #8]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	9202      	str	r2, [sp, #8]
 8003eee:	699a      	ldr	r2, [r3, #24]
 8003ef0:	9202      	str	r2, [sp, #8]
 8003ef2:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003efa:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	6523      	str	r3, [r4, #80]	; 0x50
 8003f00:	e5a9      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003f02:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003f04:	6802      	ldr	r2, [r0, #0]
 8003f06:	6852      	ldr	r2, [r2, #4]
 8003f08:	b292      	uxth	r2, r2
 8003f0a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003f0c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f0e:	b292      	uxth	r2, r2
 8003f10:	b11a      	cbz	r2, 8003f1a <HAL_I2C_EV_IRQHandler+0x51e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f12:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f14:	f042 0204 	orr.w	r2, r2, #4
 8003f18:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f20:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f22:	f7fe ffed 	bl	8002f00 <HAL_DMA_GetState>
 8003f26:	2801      	cmp	r0, #1
 8003f28:	f43f ae93 	beq.w	8003c52 <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003f2c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003f2e:	4ba9      	ldr	r3, [pc, #676]	; (80041d4 <HAL_I2C_EV_IRQHandler+0x7d8>)
 8003f30:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f32:	f7fe fee3 	bl	8002cfc <HAL_DMA_Abort_IT>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	f43f ae8b 	beq.w	8003c52 <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003f3c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003f3e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003f40:	4798      	blx	r3
 8003f42:	e686      	b.n	8003c52 <HAL_I2C_EV_IRQHandler+0x256>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f44:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f46:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f48:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f4a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f4e:	f7ff fbbd 	bl	80036cc <HAL_I2C_SlaveRxCpltCallback>
 8003f52:	e6ab      	b.n	8003cac <HAL_I2C_EV_IRQHandler+0x2b0>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f54:	4ba0      	ldr	r3, [pc, #640]	; (80041d8 <HAL_I2C_EV_IRQHandler+0x7dc>)
 8003f56:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 8003f5e:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8003f60:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f64:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003f68:	f7ff fbb4 	bl	80036d4 <HAL_I2C_ListenCpltCallback>
 8003f6c:	e573      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->XferCount == 1U)
 8003f6e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f70:	b292      	uxth	r2, r2
 8003f72:	2a01      	cmp	r2, #1
 8003f74:	d076      	beq.n	8004064 <HAL_I2C_EV_IRQHandler+0x668>
      else if (hi2c->XferCount == 2U)
 8003f76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	2a02      	cmp	r2, #2
 8003f7c:	f000 810c 	beq.w	8004198 <HAL_I2C_EV_IRQHandler+0x79c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f86:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003f88:	685a      	ldr	r2, [r3, #4]
 8003f8a:	0511      	lsls	r1, r2, #20
 8003f8c:	d50e      	bpl.n	8003fac <HAL_I2C_EV_IRQHandler+0x5b0>
 8003f8e:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8003f92:	d007      	beq.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x5a8>
 8003f94:	3801      	subs	r0, #1
 8003f96:	281f      	cmp	r0, #31
 8003f98:	d808      	bhi.n	8003fac <HAL_I2C_EV_IRQHandler+0x5b0>
 8003f9a:	4a90      	ldr	r2, [pc, #576]	; (80041dc <HAL_I2C_EV_IRQHandler+0x7e0>)
 8003f9c:	fa22 f000 	lsr.w	r0, r2, r0
 8003fa0:	07c2      	lsls	r2, r0, #31
 8003fa2:	d503      	bpl.n	8003fac <HAL_I2C_EV_IRQHandler+0x5b0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003faa:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fac:	2200      	movs	r2, #0
 8003fae:	9208      	str	r2, [sp, #32]
 8003fb0:	695a      	ldr	r2, [r3, #20]
 8003fb2:	9208      	str	r2, [sp, #32]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	9308      	str	r3, [sp, #32]
 8003fb8:	9b08      	ldr	r3, [sp, #32]
 8003fba:	e79f      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fbc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003fbe:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003fc2:	2a21      	cmp	r2, #33	; 0x21
 8003fc4:	f47f ad47 	bne.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount != 0U)
 8003fc8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003fca:	b292      	uxth	r2, r2
 8003fcc:	2a00      	cmp	r2, #0
 8003fce:	f47f aeb9 	bne.w	8003d44 <HAL_I2C_EV_IRQHandler+0x348>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fd2:	2908      	cmp	r1, #8
 8003fd4:	f000 8160 	beq.w	8004298 <HAL_I2C_EV_IRQHandler+0x89c>
 8003fd8:	2920      	cmp	r1, #32
 8003fda:	f000 815d 	beq.w	8004298 <HAL_I2C_EV_IRQHandler+0x89c>
 8003fde:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8003fe2:	f000 8159 	beq.w	8004298 <HAL_I2C_EV_IRQHandler+0x89c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fe6:	6859      	ldr	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003fe8:	2611      	movs	r6, #17
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fea:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
        hi2c->State = HAL_I2C_STATE_READY;
 8003fee:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ff0:	6059      	str	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ff2:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003ff4:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ffe:	f7ff fb5f 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
 8004002:	e528      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004004:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004006:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800400c:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8004012:	e6cb      	b.n	8003dac <HAL_I2C_EV_IRQHandler+0x3b0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004014:	9100      	str	r1, [sp, #0]
 8004016:	695a      	ldr	r2, [r3, #20]
 8004018:	9200      	str	r2, [sp, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	9b00      	ldr	r3, [sp, #0]
 8004020:	e519      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004022:	2a21      	cmp	r2, #33	; 0x21
 8004024:	f43f add1 	beq.w	8003bca <HAL_I2C_EV_IRQHandler+0x1ce>
 8004028:	e5c9      	b.n	8003bbe <HAL_I2C_EV_IRQHandler+0x1c2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402a:	9201      	str	r2, [sp, #4]
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	9201      	str	r2, [sp, #4]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	9201      	str	r2, [sp, #4]
 8004034:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800403c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800403e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004040:	3301      	adds	r3, #1
 8004042:	6523      	str	r3, [r4, #80]	; 0x50
 8004044:	e507      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004046:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004048:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800404a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800404e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004050:	f43f aea9 	beq.w	8003da6 <HAL_I2C_EV_IRQHandler+0x3aa>
 8004054:	2902      	cmp	r1, #2
 8004056:	f43f aea6 	beq.w	8003da6 <HAL_I2C_EV_IRQHandler+0x3aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	e6a0      	b.n	8003da6 <HAL_I2C_EV_IRQHandler+0x3aa>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004064:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8004068:	f000 8102 	beq.w	8004270 <HAL_I2C_EV_IRQHandler+0x874>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800406c:	2808      	cmp	r0, #8
 800406e:	f000 80bb 	beq.w	80041e8 <HAL_I2C_EV_IRQHandler+0x7ec>
 8004072:	2820      	cmp	r0, #32
 8004074:	f000 80b8 	beq.w	80041e8 <HAL_I2C_EV_IRQHandler+0x7ec>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004078:	2d12      	cmp	r5, #18
 800407a:	f000 8150 	beq.w	800431e <HAL_I2C_EV_IRQHandler+0x922>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800407e:	2810      	cmp	r0, #16
 8004080:	f200 8150 	bhi.w	8004324 <HAL_I2C_EV_IRQHandler+0x928>
 8004084:	4a56      	ldr	r2, [pc, #344]	; (80041e0 <HAL_I2C_EV_IRQHandler+0x7e4>)
 8004086:	fa22 f000 	lsr.w	r0, r2, r0
 800408a:	07c1      	lsls	r1, r0, #31
 800408c:	f140 814a 	bpl.w	8004324 <HAL_I2C_EV_IRQHandler+0x928>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004096:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004098:	2200      	movs	r2, #0
 800409a:	9205      	str	r2, [sp, #20]
 800409c:	695a      	ldr	r2, [r3, #20]
 800409e:	9205      	str	r2, [sp, #20]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	9305      	str	r3, [sp, #20]
 80040a4:	9b05      	ldr	r3, [sp, #20]
 80040a6:	e729      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80040a8:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040aa:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80040ac:	f000 80c3 	beq.w	8004236 <HAL_I2C_EV_IRQHandler+0x83a>
 80040b0:	2910      	cmp	r1, #16
 80040b2:	f000 80c0 	beq.w	8004236 <HAL_I2C_EV_IRQHandler+0x83a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80040b6:	2904      	cmp	r1, #4
 80040b8:	f000 8122 	beq.w	8004300 <HAL_I2C_EV_IRQHandler+0x904>
 80040bc:	2902      	cmp	r1, #2
 80040be:	f000 811f 	beq.w	8004300 <HAL_I2C_EV_IRQHandler+0x904>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80040ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80040d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040d2:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 80040d4:	3b01      	subs	r3, #1
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040da:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 80040dc:	1c51      	adds	r1, r2, #1
 80040de:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040e0:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 80040e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80040e4:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80040e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80040e8:	3b01      	subs	r3, #1
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80040ee:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 80040f0:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80040f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 80040f6:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 80040f8:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80040fa:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80040fc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004100:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8004104:	2b40      	cmp	r3, #64	; 0x40
 8004106:	f000 80db 	beq.w	80042c0 <HAL_I2C_EV_IRQHandler+0x8c4>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800410a:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800410c:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800410e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004112:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004114:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004116:	f7ff fad5 	bl	80036c4 <HAL_I2C_MasterRxCpltCallback>
 800411a:	e49c      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800411c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004120:	2a40      	cmp	r2, #64	; 0x40
 8004122:	f47f ae0f 	bne.w	8003d44 <HAL_I2C_EV_IRQHandler+0x348>
 8004126:	e652      	b.n	8003dce <HAL_I2C_EV_IRQHandler+0x3d2>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004128:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800412a:	2802      	cmp	r0, #2
 800412c:	f43f ac93 	beq.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8004130:	2a01      	cmp	r2, #1
 8004132:	f63f ac90 	bhi.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004136:	4a2b      	ldr	r2, [pc, #172]	; (80041e4 <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 8004138:	910a      	str	r1, [sp, #40]	; 0x28
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8004140:	fbb2 f2f1 	udiv	r2, r2, r1
 8004144:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004148:	920a      	str	r2, [sp, #40]	; 0x28
 800414a:	e004      	b.n	8004156 <HAL_I2C_EV_IRQHandler+0x75a>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 8004152:	f000 80ec 	beq.w	800432e <HAL_I2C_EV_IRQHandler+0x932>
    count--;
 8004156:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004158:	3a01      	subs	r2, #1
 800415a:	920a      	str	r2, [sp, #40]	; 0x28
    if (count == 0U)
 800415c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800415e:	2900      	cmp	r1, #0
 8004160:	d1f4      	bne.n	800414c <HAL_I2C_EV_IRQHandler+0x750>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004162:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004164:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004166:	f042 0220 	orr.w	r2, r2, #32
 800416a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004172:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8004178:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 800417a:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800417c:	3b01      	subs	r3, #1
 800417e:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 8004180:	3201      	adds	r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004182:	2020      	movs	r0, #32
        hi2c->XferCount--;
 8004184:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004186:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8004188:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 800418c:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800418e:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004192:	f7ff faff 	bl	8003794 <HAL_I2C_ErrorCallback>
 8004196:	e45e      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004198:	2810      	cmp	r0, #16
 800419a:	f240 809a 	bls.w	80042d2 <HAL_I2C_EV_IRQHandler+0x8d6>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a4:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041ac:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	0516      	lsls	r6, r2, #20
 80041b2:	d507      	bpl.n	80041c4 <HAL_I2C_EV_IRQHandler+0x7c8>
 80041b4:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80041b8:	f040 8098 	bne.w	80042ec <HAL_I2C_EV_IRQHandler+0x8f0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041c2:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c4:	2200      	movs	r2, #0
 80041c6:	9207      	str	r2, [sp, #28]
 80041c8:	695a      	ldr	r2, [r3, #20]
 80041ca:	9207      	str	r2, [sp, #28]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	9307      	str	r3, [sp, #28]
 80041d0:	9b07      	ldr	r3, [sp, #28]
 80041d2:	e693      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
 80041d4:	0800379d 	.word	0x0800379d
 80041d8:	ffff0000 	.word	0xffff0000
 80041dc:	80008081 	.word	0x80008081
 80041e0:	00010014 	.word	0x00010014
 80041e4:	20000000 	.word	0x20000000
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e8:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ea:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f0:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	9106      	str	r1, [sp, #24]
 80041f4:	695a      	ldr	r2, [r3, #20]
 80041f6:	9206      	str	r2, [sp, #24]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	9206      	str	r2, [sp, #24]
 80041fc:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e679      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004208:	2d08      	cmp	r5, #8
 800420a:	d018      	beq.n	800423e <HAL_I2C_EV_IRQHandler+0x842>
 800420c:	2d20      	cmp	r5, #32
 800420e:	d016      	beq.n	800423e <HAL_I2C_EV_IRQHandler+0x842>
 8004210:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8004214:	d013      	beq.n	800423e <HAL_I2C_EV_IRQHandler+0x842>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004216:	685a      	ldr	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004218:	2611      	movs	r6, #17
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800421a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800421e:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004220:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004222:	605a      	str	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004224:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004226:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004228:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800422c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004230:	f7ff fa46 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
 8004234:	e40f      	b.n	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	e744      	b.n	80040c8 <HAL_I2C_EV_IRQHandler+0x6cc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004244:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004246:	6819      	ldr	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004248:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 800424a:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800424c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004250:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004252:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004254:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004258:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004260:	2b40      	cmp	r3, #64	; 0x40
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004262:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004264:	f47f aecb 	bne.w	8003ffe <HAL_I2C_EV_IRQHandler+0x602>
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004268:	f7ff fa36 	bl	80036d8 <HAL_I2C_MemTxCpltCallback>
 800426c:	f7ff bbf3 	b.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004276:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800427e:	d043      	beq.n	8004308 <HAL_I2C_EV_IRQHandler+0x90c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004280:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004282:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004288:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800428a:	9103      	str	r1, [sp, #12]
 800428c:	695a      	ldr	r2, [r3, #20]
 800428e:	9203      	str	r2, [sp, #12]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	9303      	str	r3, [sp, #12]
 8004294:	9b03      	ldr	r3, [sp, #12]
 8004296:	e631      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800429e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a0:	681a      	ldr	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80042a2:	2100      	movs	r1, #0
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        hi2c->State = HAL_I2C_STATE_READY;
 80042a8:	2520      	movs	r5, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042aa:	601a      	str	r2, [r3, #0]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80042ac:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 80042ae:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80042b0:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b4:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80042b8:	f7ff fa02 	bl	80036c0 <HAL_I2C_MasterTxCpltCallback>
 80042bc:	f7ff bbcb 	b.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c0:	2300      	movs	r3, #0
 80042c2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042c6:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 80042c8:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042ca:	f7ff fa61 	bl	8003790 <HAL_I2C_MemRxCpltCallback>
 80042ce:	f7ff bbc2 	b.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80042d2:	4a28      	ldr	r2, [pc, #160]	; (8004374 <HAL_I2C_EV_IRQHandler+0x978>)
 80042d4:	40c2      	lsrs	r2, r0
 80042d6:	07d2      	lsls	r2, r2, #31
 80042d8:	f57f af61 	bpl.w	800419e <HAL_I2C_EV_IRQHandler+0x7a2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042e2:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	0515      	lsls	r5, r2, #20
 80042e8:	f57f af6c 	bpl.w	80041c4 <HAL_I2C_EV_IRQHandler+0x7c8>
 80042ec:	3801      	subs	r0, #1
 80042ee:	281f      	cmp	r0, #31
 80042f0:	f63f af68 	bhi.w	80041c4 <HAL_I2C_EV_IRQHandler+0x7c8>
 80042f4:	4a20      	ldr	r2, [pc, #128]	; (8004378 <HAL_I2C_EV_IRQHandler+0x97c>)
 80042f6:	40c2      	lsrs	r2, r0
 80042f8:	07d0      	lsls	r0, r2, #31
 80042fa:	f57f af63 	bpl.w	80041c4 <HAL_I2C_EV_IRQHandler+0x7c8>
 80042fe:	e75d      	b.n	80041bc <HAL_I2C_EV_IRQHandler+0x7c0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004300:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e6df      	b.n	80040c8 <HAL_I2C_EV_IRQHandler+0x6cc>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004308:	9204      	str	r2, [sp, #16]
 800430a:	695a      	ldr	r2, [r3, #20]
 800430c:	9204      	str	r2, [sp, #16]
 800430e:	699a      	ldr	r2, [r3, #24]
 8004310:	9204      	str	r2, [sp, #16]
 8004312:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	e5ee      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x500>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800431e:	2801      	cmp	r0, #1
 8004320:	f47f af62 	bne.w	80041e8 <HAL_I2C_EV_IRQHandler+0x7ec>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	e6b4      	b.n	8004098 <HAL_I2C_EV_IRQHandler+0x69c>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432e:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004330:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004332:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004336:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004338:	6859      	ldr	r1, [r3, #4]
 800433a:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800433e:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8004344:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004346:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004348:	3b01      	subs	r3, #1
 800434a:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 800434c:	2020      	movs	r0, #32
        hi2c->XferCount--;
 800434e:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004350:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004354:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8004358:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800435a:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 800435c:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800435e:	f47f aed5 	bne.w	800410c <HAL_I2C_EV_IRQHandler+0x710>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004362:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004366:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8004368:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800436a:	f7ff fa11 	bl	8003790 <HAL_I2C_MemRxCpltCallback>
 800436e:	f7ff bb72 	b.w	8003a56 <HAL_I2C_EV_IRQHandler+0x5a>
 8004372:	bf00      	nop
 8004374:	00010014 	.word	0x00010014
 8004378:	80008081 	.word	0x80008081

0800437c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800437c:	2800      	cmp	r0, #0
 800437e:	f000 8263 	beq.w	8004848 <HAL_RCC_OscConfig+0x4cc>
{
 8004382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004386:	6803      	ldr	r3, [r0, #0]
 8004388:	2b0f      	cmp	r3, #15
{
 800438a:	b082      	sub	sp, #8
 800438c:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800438e:	f200 8137 	bhi.w	8004600 <HAL_RCC_OscConfig+0x284>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004392:	07dd      	lsls	r5, r3, #31
 8004394:	d537      	bpl.n	8004406 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004396:	6863      	ldr	r3, [r4, #4]
 8004398:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800439c:	d003      	beq.n	80043a6 <HAL_RCC_OscConfig+0x2a>
 800439e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043a2:	f040 81a4 	bne.w	80046ee <HAL_RCC_OscConfig+0x372>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043a6:	4ab6      	ldr	r2, [pc, #728]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 80043a8:	6893      	ldr	r3, [r2, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	f000 8180 	beq.w	80046b4 <HAL_RCC_OscConfig+0x338>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043b4:	6893      	ldr	r3, [r2, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	f000 8176 	beq.w	80046ac <HAL_RCC_OscConfig+0x330>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043c0:	6863      	ldr	r3, [r4, #4]
 80043c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043c6:	f000 817f 	beq.w	80046c8 <HAL_RCC_OscConfig+0x34c>
 80043ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043ce:	f000 8207 	beq.w	80047e0 <HAL_RCC_OscConfig+0x464>
 80043d2:	4dab      	ldr	r5, [pc, #684]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 80043d4:	682a      	ldr	r2, [r5, #0]
 80043d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80043da:	602a      	str	r2, [r5, #0]
 80043dc:	682a      	ldr	r2, [r5, #0]
 80043de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80043e2:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f040 8174 	bne.w	80046d2 <HAL_RCC_OscConfig+0x356>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ea:	f7fe f82f 	bl	800244c <HAL_GetTick>
 80043ee:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f0:	e005      	b.n	80043fe <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043f2:	f7fe f82b 	bl	800244c <HAL_GetTick>
 80043f6:	1b80      	subs	r0, r0, r6
 80043f8:	2864      	cmp	r0, #100	; 0x64
 80043fa:	f200 819a 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043fe:	682b      	ldr	r3, [r5, #0]
 8004400:	039b      	lsls	r3, r3, #14
 8004402:	d4f6      	bmi.n	80043f2 <HAL_RCC_OscConfig+0x76>
 8004404:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004406:	079f      	lsls	r7, r3, #30
 8004408:	d530      	bpl.n	800446c <HAL_RCC_OscConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800440a:	68e3      	ldr	r3, [r4, #12]
 800440c:	2b01      	cmp	r3, #1
 800440e:	f200 810c 	bhi.w	800462a <HAL_RCC_OscConfig+0x2ae>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004412:	6923      	ldr	r3, [r4, #16]
 8004414:	2b1f      	cmp	r3, #31
 8004416:	f200 8111 	bhi.w	800463c <HAL_RCC_OscConfig+0x2c0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800441a:	4b99      	ldr	r3, [pc, #612]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 800441c:	689a      	ldr	r2, [r3, #8]
 800441e:	f012 0f0c 	tst.w	r2, #12
 8004422:	f000 80f7 	beq.w	8004614 <HAL_RCC_OscConfig+0x298>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800442c:	2a08      	cmp	r2, #8
 800442e:	f000 80ed 	beq.w	800460c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004432:	68e3      	ldr	r3, [r4, #12]
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8198 	beq.w	800476a <HAL_RCC_OscConfig+0x3ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800443a:	4b92      	ldr	r3, [pc, #584]	; (8004684 <HAL_RCC_OscConfig+0x308>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443c:	4e90      	ldr	r6, [pc, #576]	; (8004680 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_HSI_ENABLE();
 800443e:	2201      	movs	r2, #1
 8004440:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004442:	f7fe f803 	bl	800244c <HAL_GetTick>
 8004446:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004448:	e005      	b.n	8004456 <HAL_RCC_OscConfig+0xda>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800444a:	f7fd ffff 	bl	800244c <HAL_GetTick>
 800444e:	1b40      	subs	r0, r0, r5
 8004450:	2802      	cmp	r0, #2
 8004452:	f200 816e 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004456:	6833      	ldr	r3, [r6, #0]
 8004458:	0798      	lsls	r0, r3, #30
 800445a:	d5f6      	bpl.n	800444a <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445c:	6833      	ldr	r3, [r6, #0]
 800445e:	6922      	ldr	r2, [r4, #16]
 8004460:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004464:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004468:	6033      	str	r3, [r6, #0]
 800446a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800446c:	071a      	lsls	r2, r3, #28
 800446e:	f100 80af 	bmi.w	80045d0 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004472:	075d      	lsls	r5, r3, #29
 8004474:	d544      	bpl.n	8004500 <HAL_RCC_OscConfig+0x184>
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004476:	68a3      	ldr	r3, [r4, #8]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d906      	bls.n	800448a <HAL_RCC_OscConfig+0x10e>
 800447c:	2b05      	cmp	r3, #5
 800447e:	d004      	beq.n	800448a <HAL_RCC_OscConfig+0x10e>
 8004480:	4881      	ldr	r0, [pc, #516]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 8004482:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8004486:	f7fd fbf3 	bl	8001c70 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800448a:	4a7d      	ldr	r2, [pc, #500]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 800448c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800448e:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8004492:	f040 80f2 	bne.w	800467a <HAL_RCC_OscConfig+0x2fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004496:	9301      	str	r3, [sp, #4]
 8004498:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800449a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800449e:	6413      	str	r3, [r2, #64]	; 0x40
 80044a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80044a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a6:	9301      	str	r3, [sp, #4]
 80044a8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80044aa:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ac:	4e77      	ldr	r6, [pc, #476]	; (800468c <HAL_RCC_OscConfig+0x310>)
 80044ae:	6833      	ldr	r3, [r6, #0]
 80044b0:	05d8      	lsls	r0, r3, #23
 80044b2:	f140 812e 	bpl.w	8004712 <HAL_RCC_OscConfig+0x396>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044b6:	68a3      	ldr	r3, [r4, #8]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	f000 813e 	beq.w	800473a <HAL_RCC_OscConfig+0x3be>
 80044be:	2b05      	cmp	r3, #5
 80044c0:	f000 81c4 	beq.w	800484c <HAL_RCC_OscConfig+0x4d0>
 80044c4:	4e6e      	ldr	r6, [pc, #440]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 80044c6:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80044c8:	f022 0201 	bic.w	r2, r2, #1
 80044cc:	6732      	str	r2, [r6, #112]	; 0x70
 80044ce:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80044d0:	f022 0204 	bic.w	r2, r2, #4
 80044d4:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	f040 8134 	bne.w	8004744 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044dc:	f7fd ffb6 	bl	800244c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80044e4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e6:	e005      	b.n	80044f4 <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e8:	f7fd ffb0 	bl	800244c <HAL_GetTick>
 80044ec:	1bc0      	subs	r0, r0, r7
 80044ee:	4540      	cmp	r0, r8
 80044f0:	f200 811f 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f4:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80044f6:	079b      	lsls	r3, r3, #30
 80044f8:	d4f6      	bmi.n	80044e8 <HAL_RCC_OscConfig+0x16c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044fa:	2d00      	cmp	r5, #0
 80044fc:	f040 817a 	bne.w	80047f4 <HAL_RCC_OscConfig+0x478>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004500:	69a0      	ldr	r0, [r4, #24]
 8004502:	2802      	cmp	r0, #2
 8004504:	f200 80c8 	bhi.w	8004698 <HAL_RCC_OscConfig+0x31c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004508:	2800      	cmp	r0, #0
 800450a:	d05d      	beq.n	80045c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800450c:	4d5c      	ldr	r5, [pc, #368]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 800450e:	68ab      	ldr	r3, [r5, #8]
 8004510:	f003 030c 	and.w	r3, r3, #12
 8004514:	2b08      	cmp	r3, #8
 8004516:	f000 8139 	beq.w	800478c <HAL_RCC_OscConfig+0x410>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800451a:	2802      	cmp	r0, #2
 800451c:	f040 8182 	bne.w	8004824 <HAL_RCC_OscConfig+0x4a8>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004520:	69e3      	ldr	r3, [r4, #28]
 8004522:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8004526:	d004      	beq.n	8004532 <HAL_RCC_OscConfig+0x1b6>
 8004528:	4857      	ldr	r0, [pc, #348]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 800452a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800452e:	f7fd fb9f 	bl	8001c70 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004532:	6a23      	ldr	r3, [r4, #32]
 8004534:	2b3f      	cmp	r3, #63	; 0x3f
 8004536:	f200 816f 	bhi.w	8004818 <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800453a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800453c:	3b32      	subs	r3, #50	; 0x32
 800453e:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8004542:	f200 8163 	bhi.w	800480c <HAL_RCC_OscConfig+0x490>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004546:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004548:	2b08      	cmp	r3, #8
 800454a:	f200 8159 	bhi.w	8004800 <HAL_RCC_OscConfig+0x484>
 800454e:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8004552:	fa22 f303 	lsr.w	r3, r2, r3
 8004556:	07d8      	lsls	r0, r3, #31
 8004558:	f140 8152 	bpl.w	8004800 <HAL_RCC_OscConfig+0x484>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800455c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800455e:	3b02      	subs	r3, #2
 8004560:	2b0d      	cmp	r3, #13
 8004562:	f200 817d 	bhi.w	8004860 <HAL_RCC_OscConfig+0x4e4>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004566:	4b4a      	ldr	r3, [pc, #296]	; (8004690 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004568:	4e45      	ldr	r6, [pc, #276]	; (8004680 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_PLL_DISABLE();
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800456e:	f7fd ff6d 	bl	800244c <HAL_GetTick>
 8004572:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004574:	e005      	b.n	8004582 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004576:	f7fd ff69 	bl	800244c <HAL_GetTick>
 800457a:	1b40      	subs	r0, r0, r5
 800457c:	2802      	cmp	r0, #2
 800457e:	f200 80d8 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004582:	6833      	ldr	r3, [r6, #0]
 8004584:	0199      	lsls	r1, r3, #6
 8004586:	d4f6      	bmi.n	8004576 <HAL_RCC_OscConfig+0x1fa>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004588:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 800458c:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8004590:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004592:	432b      	orrs	r3, r5
 8004594:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004598:	0852      	lsrs	r2, r2, #1
 800459a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800459e:	3a01      	subs	r2, #1
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045a0:	493b      	ldr	r1, [pc, #236]	; (8004690 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045a2:	4d37      	ldr	r5, [pc, #220]	; (8004680 <HAL_RCC_OscConfig+0x304>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80045a8:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045aa:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 80045ac:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80045ae:	f7fd ff4d 	bl	800244c <HAL_GetTick>
 80045b2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b4:	e005      	b.n	80045c2 <HAL_RCC_OscConfig+0x246>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b6:	f7fd ff49 	bl	800244c <HAL_GetTick>
 80045ba:	1b00      	subs	r0, r0, r4
 80045bc:	2802      	cmp	r0, #2
 80045be:	f200 80b8 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c2:	682b      	ldr	r3, [r5, #0]
 80045c4:	019a      	lsls	r2, r3, #6
 80045c6:	d5f6      	bpl.n	80045b6 <HAL_RCC_OscConfig+0x23a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80045c8:	2000      	movs	r0, #0
}
 80045ca:	b002      	add	sp, #8
 80045cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80045d0:	6963      	ldr	r3, [r4, #20]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d848      	bhi.n	8004668 <HAL_RCC_OscConfig+0x2ec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d036      	beq.n	8004648 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_ENABLE();
 80045da:	4b2e      	ldr	r3, [pc, #184]	; (8004694 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045dc:	4e28      	ldr	r6, [pc, #160]	; (8004680 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_ENABLE();
 80045de:	2201      	movs	r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80045e2:	f7fd ff33 	bl	800244c <HAL_GetTick>
 80045e6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e8:	e005      	b.n	80045f6 <HAL_RCC_OscConfig+0x27a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045ea:	f7fd ff2f 	bl	800244c <HAL_GetTick>
 80045ee:	1b40      	subs	r0, r0, r5
 80045f0:	2802      	cmp	r0, #2
 80045f2:	f200 809e 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f6:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80045f8:	079b      	lsls	r3, r3, #30
 80045fa:	d5f6      	bpl.n	80045ea <HAL_RCC_OscConfig+0x26e>
 80045fc:	6823      	ldr	r3, [r4, #0]
 80045fe:	e738      	b.n	8004472 <HAL_RCC_OscConfig+0xf6>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004600:	4821      	ldr	r0, [pc, #132]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 8004602:	21e8      	movs	r1, #232	; 0xe8
 8004604:	f7fd fb34 	bl	8001c70 <assert_failed>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	e6c2      	b.n	8004392 <HAL_RCC_OscConfig+0x16>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	025e      	lsls	r6, r3, #9
 8004610:	f53f af0f 	bmi.w	8004432 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004614:	4b1a      	ldr	r3, [pc, #104]	; (8004680 <HAL_RCC_OscConfig+0x304>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	079d      	lsls	r5, r3, #30
 800461a:	d56d      	bpl.n	80046f8 <HAL_RCC_OscConfig+0x37c>
 800461c:	68e3      	ldr	r3, [r4, #12]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d06a      	beq.n	80046f8 <HAL_RCC_OscConfig+0x37c>
        return HAL_ERROR;
 8004622:	2001      	movs	r0, #1
}
 8004624:	b002      	add	sp, #8
 8004626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800462a:	4817      	ldr	r0, [pc, #92]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 800462c:	f240 111f 	movw	r1, #287	; 0x11f
 8004630:	f7fd fb1e 	bl	8001c70 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004634:	6923      	ldr	r3, [r4, #16]
 8004636:	2b1f      	cmp	r3, #31
 8004638:	f67f aeef 	bls.w	800441a <HAL_RCC_OscConfig+0x9e>
 800463c:	4812      	ldr	r0, [pc, #72]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 800463e:	f44f 7190 	mov.w	r1, #288	; 0x120
 8004642:	f7fd fb15 	bl	8001c70 <assert_failed>
 8004646:	e6e8      	b.n	800441a <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_LSI_DISABLE();
 8004648:	4a12      	ldr	r2, [pc, #72]	; (8004694 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800464a:	4e0d      	ldr	r6, [pc, #52]	; (8004680 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_DISABLE();
 800464c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800464e:	f7fd fefd 	bl	800244c <HAL_GetTick>
 8004652:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004654:	e004      	b.n	8004660 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004656:	f7fd fef9 	bl	800244c <HAL_GetTick>
 800465a:	1b40      	subs	r0, r0, r5
 800465c:	2802      	cmp	r0, #2
 800465e:	d868      	bhi.n	8004732 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004660:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004662:	079f      	lsls	r7, r3, #30
 8004664:	d4f7      	bmi.n	8004656 <HAL_RCC_OscConfig+0x2da>
 8004666:	e7c9      	b.n	80045fc <HAL_RCC_OscConfig+0x280>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004668:	4807      	ldr	r0, [pc, #28]	; (8004688 <HAL_RCC_OscConfig+0x30c>)
 800466a:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800466e:	f7fd faff 	bl	8001c70 <assert_failed>
 8004672:	6963      	ldr	r3, [r4, #20]
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0e7      	beq.n	8004648 <HAL_RCC_OscConfig+0x2cc>
 8004678:	e7af      	b.n	80045da <HAL_RCC_OscConfig+0x25e>
    FlagStatus       pwrclkchanged = RESET;
 800467a:	2500      	movs	r5, #0
 800467c:	e716      	b.n	80044ac <HAL_RCC_OscConfig+0x130>
 800467e:	bf00      	nop
 8004680:	40023800 	.word	0x40023800
 8004684:	42470000 	.word	0x42470000
 8004688:	0800ab40 	.word	0x0800ab40
 800468c:	40007000 	.word	0x40007000
 8004690:	42470060 	.word	0x42470060
 8004694:	42470e80 	.word	0x42470e80
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004698:	4874      	ldr	r0, [pc, #464]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 800469a:	f240 11cf 	movw	r1, #463	; 0x1cf
 800469e:	f7fd fae7 	bl	8001c70 <assert_failed>
 80046a2:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046a4:	2800      	cmp	r0, #0
 80046a6:	f47f af31 	bne.w	800450c <HAL_RCC_OscConfig+0x190>
 80046aa:	e78d      	b.n	80045c8 <HAL_RCC_OscConfig+0x24c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ac:	6853      	ldr	r3, [r2, #4]
 80046ae:	0258      	lsls	r0, r3, #9
 80046b0:	f57f ae86 	bpl.w	80043c0 <HAL_RCC_OscConfig+0x44>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b4:	4b6e      	ldr	r3, [pc, #440]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	0399      	lsls	r1, r3, #14
 80046ba:	f57f aea3 	bpl.w	8004404 <HAL_RCC_OscConfig+0x88>
 80046be:	6863      	ldr	r3, [r4, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f47f ae9f 	bne.w	8004404 <HAL_RCC_OscConfig+0x88>
 80046c6:	e7ac      	b.n	8004622 <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046c8:	4a69      	ldr	r2, [pc, #420]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 80046ca:	6813      	ldr	r3, [r2, #0]
 80046cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80046d2:	f7fd febb 	bl	800244c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d6:	4e66      	ldr	r6, [pc, #408]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
        tickstart = HAL_GetTick();
 80046d8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	e004      	b.n	80046e6 <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046dc:	f7fd feb6 	bl	800244c <HAL_GetTick>
 80046e0:	1b40      	subs	r0, r0, r5
 80046e2:	2864      	cmp	r0, #100	; 0x64
 80046e4:	d825      	bhi.n	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e6:	6833      	ldr	r3, [r6, #0]
 80046e8:	039a      	lsls	r2, r3, #14
 80046ea:	d5f7      	bpl.n	80046dc <HAL_RCC_OscConfig+0x360>
 80046ec:	e68a      	b.n	8004404 <HAL_RCC_OscConfig+0x88>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80046ee:	485f      	ldr	r0, [pc, #380]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 80046f0:	21ed      	movs	r1, #237	; 0xed
 80046f2:	f7fd fabd 	bl	8001c70 <assert_failed>
 80046f6:	e656      	b.n	80043a6 <HAL_RCC_OscConfig+0x2a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f8:	4a5d      	ldr	r2, [pc, #372]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 80046fa:	6921      	ldr	r1, [r4, #16]
 80046fc:	6813      	ldr	r3, [r2, #0]
 80046fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004702:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800470a:	071a      	lsls	r2, r3, #28
 800470c:	f57f aeb1 	bpl.w	8004472 <HAL_RCC_OscConfig+0xf6>
 8004710:	e75e      	b.n	80045d0 <HAL_RCC_OscConfig+0x254>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004712:	6833      	ldr	r3, [r6, #0]
 8004714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004718:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800471a:	f7fd fe97 	bl	800244c <HAL_GetTick>
 800471e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004720:	6833      	ldr	r3, [r6, #0]
 8004722:	05d9      	lsls	r1, r3, #23
 8004724:	f53f aec7 	bmi.w	80044b6 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004728:	f7fd fe90 	bl	800244c <HAL_GetTick>
 800472c:	1bc0      	subs	r0, r0, r7
 800472e:	2802      	cmp	r0, #2
 8004730:	d9f6      	bls.n	8004720 <HAL_RCC_OscConfig+0x3a4>
            return HAL_TIMEOUT;
 8004732:	2003      	movs	r0, #3
}
 8004734:	b002      	add	sp, #8
 8004736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800473a:	4a4d      	ldr	r2, [pc, #308]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 800473c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004744:	f7fd fe82 	bl	800244c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004748:	4f49      	ldr	r7, [pc, #292]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
      tickstart = HAL_GetTick();
 800474a:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800474c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004750:	e004      	b.n	800475c <HAL_RCC_OscConfig+0x3e0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fd fe7b 	bl	800244c <HAL_GetTick>
 8004756:	1b80      	subs	r0, r0, r6
 8004758:	4540      	cmp	r0, r8
 800475a:	d8ea      	bhi.n	8004732 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800475c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800475e:	079a      	lsls	r2, r3, #30
 8004760:	d5f7      	bpl.n	8004752 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8004762:	2d00      	cmp	r5, #0
 8004764:	f43f aecc 	beq.w	8004500 <HAL_RCC_OscConfig+0x184>
 8004768:	e044      	b.n	80047f4 <HAL_RCC_OscConfig+0x478>
        __HAL_RCC_HSI_DISABLE();
 800476a:	4a42      	ldr	r2, [pc, #264]	; (8004874 <HAL_RCC_OscConfig+0x4f8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476c:	4e40      	ldr	r6, [pc, #256]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
        __HAL_RCC_HSI_DISABLE();
 800476e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004770:	f7fd fe6c 	bl	800244c <HAL_GetTick>
 8004774:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004776:	e004      	b.n	8004782 <HAL_RCC_OscConfig+0x406>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004778:	f7fd fe68 	bl	800244c <HAL_GetTick>
 800477c:	1b40      	subs	r0, r0, r5
 800477e:	2802      	cmp	r0, #2
 8004780:	d8d7      	bhi.n	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	6833      	ldr	r3, [r6, #0]
 8004784:	0799      	lsls	r1, r3, #30
 8004786:	d4f7      	bmi.n	8004778 <HAL_RCC_OscConfig+0x3fc>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	e66f      	b.n	800446c <HAL_RCC_OscConfig+0xf0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800478c:	2801      	cmp	r0, #1
 800478e:	f43f af1c 	beq.w	80045ca <HAL_RCC_OscConfig+0x24e>
        pll_config = RCC->PLLCFGR;
 8004792:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004794:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004796:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800479a:	4291      	cmp	r1, r2
 800479c:	f47f af41 	bne.w	8004622 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a0:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047a2:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	4291      	cmp	r1, r2
 80047a8:	f47f af3b 	bne.w	8004622 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80047ae:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80047b2:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047b4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80047b8:	f47f af33 	bne.w	8004622 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047bc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80047be:	0852      	lsrs	r2, r2, #1
 80047c0:	3a01      	subs	r2, #1
 80047c2:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047c6:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80047ca:	f47f af2a 	bne.w	8004622 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047d0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047d4:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 80047d8:	bf14      	ite	ne
 80047da:	2001      	movne	r0, #1
 80047dc:	2000      	moveq	r0, #0
 80047de:	e6f4      	b.n	80045ca <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e0:	4b23      	ldr	r3, [pc, #140]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80047f0:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047f2:	e76e      	b.n	80046d2 <HAL_RCC_OscConfig+0x356>
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f4:	4a1e      	ldr	r2, [pc, #120]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 80047f6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80047f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047fc:	6413      	str	r3, [r2, #64]	; 0x40
 80047fe:	e67f      	b.n	8004500 <HAL_RCC_OscConfig+0x184>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004800:	481a      	ldr	r0, [pc, #104]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 8004802:	f240 11db 	movw	r1, #475	; 0x1db
 8004806:	f7fd fa33 	bl	8001c70 <assert_failed>
 800480a:	e6a7      	b.n	800455c <HAL_RCC_OscConfig+0x1e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800480c:	4817      	ldr	r0, [pc, #92]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 800480e:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8004812:	f7fd fa2d 	bl	8001c70 <assert_failed>
 8004816:	e696      	b.n	8004546 <HAL_RCC_OscConfig+0x1ca>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004818:	4814      	ldr	r0, [pc, #80]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 800481a:	f240 11d9 	movw	r1, #473	; 0x1d9
 800481e:	f7fd fa27 	bl	8001c70 <assert_failed>
 8004822:	e68a      	b.n	800453a <HAL_RCC_OscConfig+0x1be>
        __HAL_RCC_PLL_DISABLE();
 8004824:	4b14      	ldr	r3, [pc, #80]	; (8004878 <HAL_RCC_OscConfig+0x4fc>)
 8004826:	2200      	movs	r2, #0
 8004828:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800482a:	f7fd fe0f 	bl	800244c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004830:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004832:	e005      	b.n	8004840 <HAL_RCC_OscConfig+0x4c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004834:	f7fd fe0a 	bl	800244c <HAL_GetTick>
 8004838:	1b40      	subs	r0, r0, r5
 800483a:	2802      	cmp	r0, #2
 800483c:	f63f af79 	bhi.w	8004732 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	019b      	lsls	r3, r3, #6
 8004844:	d4f6      	bmi.n	8004834 <HAL_RCC_OscConfig+0x4b8>
 8004846:	e6bf      	b.n	80045c8 <HAL_RCC_OscConfig+0x24c>
    return HAL_ERROR;
 8004848:	2001      	movs	r0, #1
}
 800484a:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800484c:	4b08      	ldr	r3, [pc, #32]	; (8004870 <HAL_RCC_OscConfig+0x4f4>)
 800484e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004850:	f042 0204 	orr.w	r2, r2, #4
 8004854:	671a      	str	r2, [r3, #112]	; 0x70
 8004856:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800485e:	e771      	b.n	8004744 <HAL_RCC_OscConfig+0x3c8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004860:	4802      	ldr	r0, [pc, #8]	; (800486c <HAL_RCC_OscConfig+0x4f0>)
 8004862:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8004866:	f7fd fa03 	bl	8001c70 <assert_failed>
 800486a:	e67c      	b.n	8004566 <HAL_RCC_OscConfig+0x1ea>
 800486c:	0800ab40 	.word	0x0800ab40
 8004870:	40023800 	.word	0x40023800
 8004874:	42470000 	.word	0x42470000
 8004878:	42470060 	.word	0x42470060

0800487c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800487c:	4917      	ldr	r1, [pc, #92]	; (80048dc <HAL_RCC_GetSysClockFreq+0x60>)
{
 800487e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004880:	688b      	ldr	r3, [r1, #8]
 8004882:	f003 030c 	and.w	r3, r3, #12
 8004886:	2b04      	cmp	r3, #4
 8004888:	d01b      	beq.n	80048c2 <HAL_RCC_GetSysClockFreq+0x46>
 800488a:	2b08      	cmp	r3, #8
 800488c:	d117      	bne.n	80048be <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800488e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004890:	684b      	ldr	r3, [r1, #4]
 8004892:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004896:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800489a:	d114      	bne.n	80048c6 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800489c:	6849      	ldr	r1, [r1, #4]
 800489e:	4810      	ldr	r0, [pc, #64]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x64>)
 80048a0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80048a4:	fba1 0100 	umull	r0, r1, r1, r0
 80048a8:	f7fb fcea 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048ac:	4b0b      	ldr	r3, [pc, #44]	; (80048dc <HAL_RCC_GetSysClockFreq+0x60>)
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80048b4:	3301      	adds	r3, #1
 80048b6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80048b8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80048bc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 80048be:	4808      	ldr	r0, [pc, #32]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x64>)
}
 80048c0:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048c2:	4808      	ldr	r0, [pc, #32]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x68>)
}
 80048c4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048c6:	684b      	ldr	r3, [r1, #4]
 80048c8:	4806      	ldr	r0, [pc, #24]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x68>)
 80048ca:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80048ce:	fba3 0100 	umull	r0, r1, r3, r0
 80048d2:	2300      	movs	r3, #0
 80048d4:	f7fb fcd4 	bl	8000280 <__aeabi_uldivmod>
 80048d8:	e7e8      	b.n	80048ac <HAL_RCC_GetSysClockFreq+0x30>
 80048da:	bf00      	nop
 80048dc:	40023800 	.word	0x40023800
 80048e0:	00f42400 	.word	0x00f42400
 80048e4:	017d7840 	.word	0x017d7840

080048e8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80048e8:	2800      	cmp	r0, #0
 80048ea:	f000 80f2 	beq.w	8004ad2 <HAL_RCC_ClockConfig+0x1ea>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80048ee:	6803      	ldr	r3, [r0, #0]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	2b0e      	cmp	r3, #14
{
 80048f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048f8:	460d      	mov	r5, r1
 80048fa:	4604      	mov	r4, r0
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80048fc:	f200 80d0 	bhi.w	8004aa0 <HAL_RCC_ClockConfig+0x1b8>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004900:	2d07      	cmp	r5, #7
 8004902:	f200 80c2 	bhi.w	8004a8a <HAL_RCC_ClockConfig+0x1a2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004906:	4a74      	ldr	r2, [pc, #464]	; (8004ad8 <HAL_RCC_ClockConfig+0x1f0>)
 8004908:	6813      	ldr	r3, [r2, #0]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	42ab      	cmp	r3, r5
 8004910:	d36a      	bcc.n	80049e8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	0798      	lsls	r0, r3, #30
 8004916:	d52c      	bpl.n	8004972 <HAL_RCC_ClockConfig+0x8a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004918:	0759      	lsls	r1, r3, #29
 800491a:	d504      	bpl.n	8004926 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800491c:	496f      	ldr	r1, [pc, #444]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 800491e:	688a      	ldr	r2, [r1, #8]
 8004920:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004924:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004926:	071a      	lsls	r2, r3, #28
 8004928:	d504      	bpl.n	8004934 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800492a:	496c      	ldr	r1, [pc, #432]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 800492c:	688a      	ldr	r2, [r1, #8]
 800492e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004932:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004934:	68a1      	ldr	r1, [r4, #8]
 8004936:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 800493a:	d014      	beq.n	8004966 <HAL_RCC_ClockConfig+0x7e>
 800493c:	f021 0220 	bic.w	r2, r1, #32
 8004940:	2a90      	cmp	r2, #144	; 0x90
 8004942:	d010      	beq.n	8004966 <HAL_RCC_ClockConfig+0x7e>
 8004944:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8004948:	2aa0      	cmp	r2, #160	; 0xa0
 800494a:	d00c      	beq.n	8004966 <HAL_RCC_ClockConfig+0x7e>
 800494c:	f021 0210 	bic.w	r2, r1, #16
 8004950:	2ac0      	cmp	r2, #192	; 0xc0
 8004952:	d008      	beq.n	8004966 <HAL_RCC_ClockConfig+0x7e>
 8004954:	29f0      	cmp	r1, #240	; 0xf0
 8004956:	d006      	beq.n	8004966 <HAL_RCC_ClockConfig+0x7e>
 8004958:	f44f 7120 	mov.w	r1, #640	; 0x280
 800495c:	4860      	ldr	r0, [pc, #384]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 800495e:	f7fd f987 	bl	8001c70 <assert_failed>
 8004962:	68a1      	ldr	r1, [r4, #8]
 8004964:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004966:	485d      	ldr	r0, [pc, #372]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004968:	6882      	ldr	r2, [r0, #8]
 800496a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800496e:	430a      	orrs	r2, r1
 8004970:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004972:	07df      	lsls	r7, r3, #31
 8004974:	d527      	bpl.n	80049c6 <HAL_RCC_ClockConfig+0xde>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004976:	6863      	ldr	r3, [r4, #4]
 8004978:	2b03      	cmp	r3, #3
 800497a:	f200 80a1 	bhi.w	8004ac0 <HAL_RCC_ClockConfig+0x1d8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800497e:	2b01      	cmp	r3, #1
 8004980:	f000 8098 	beq.w	8004ab4 <HAL_RCC_ClockConfig+0x1cc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004984:	1e9a      	subs	r2, r3, #2
 8004986:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004988:	4a54      	ldr	r2, [pc, #336]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 800498a:	6812      	ldr	r2, [r2, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800498c:	f240 808e 	bls.w	8004aac <HAL_RCC_ClockConfig+0x1c4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004990:	0791      	lsls	r1, r2, #30
 8004992:	d525      	bpl.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004994:	4e51      	ldr	r6, [pc, #324]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004996:	68b2      	ldr	r2, [r6, #8]
 8004998:	f022 0203 	bic.w	r2, r2, #3
 800499c:	4313      	orrs	r3, r2
 800499e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80049a0:	f7fd fd54 	bl	800244c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80049a8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049aa:	e005      	b.n	80049b8 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ac:	f7fd fd4e 	bl	800244c <HAL_GetTick>
 80049b0:	1bc0      	subs	r0, r0, r7
 80049b2:	4540      	cmp	r0, r8
 80049b4:	f200 808b 	bhi.w	8004ace <HAL_RCC_ClockConfig+0x1e6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b8:	68b3      	ldr	r3, [r6, #8]
 80049ba:	6862      	ldr	r2, [r4, #4]
 80049bc:	f003 030c 	and.w	r3, r3, #12
 80049c0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80049c4:	d1f2      	bne.n	80049ac <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049c6:	4a44      	ldr	r2, [pc, #272]	; (8004ad8 <HAL_RCC_ClockConfig+0x1f0>)
 80049c8:	6813      	ldr	r3, [r2, #0]
 80049ca:	f003 0307 	and.w	r3, r3, #7
 80049ce:	42ab      	cmp	r3, r5
 80049d0:	d915      	bls.n	80049fe <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d2:	b2eb      	uxtb	r3, r5
 80049d4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	42ab      	cmp	r3, r5
 80049de:	d00e      	beq.n	80049fe <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e8:	b2eb      	uxtb	r3, r5
 80049ea:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ec:	6813      	ldr	r3, [r2, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	42ab      	cmp	r3, r5
 80049f4:	d1f4      	bne.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	0798      	lsls	r0, r3, #30
 80049fa:	d48d      	bmi.n	8004918 <HAL_RCC_ClockConfig+0x30>
 80049fc:	e7b9      	b.n	8004972 <HAL_RCC_ClockConfig+0x8a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	075a      	lsls	r2, r3, #29
 8004a02:	d518      	bpl.n	8004a36 <HAL_RCC_ClockConfig+0x14e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004a04:	68e1      	ldr	r1, [r4, #12]
 8004a06:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8004a0a:	d00e      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x142>
 8004a0c:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 8004a10:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8004a14:	d009      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x142>
 8004a16:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 8004a1a:	d006      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x142>
 8004a1c:	f240 21c5 	movw	r1, #709	; 0x2c5
 8004a20:	482f      	ldr	r0, [pc, #188]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8004a22:	f7fd f925 	bl	8001c70 <assert_failed>
 8004a26:	68e1      	ldr	r1, [r4, #12]
 8004a28:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a2a:	482c      	ldr	r0, [pc, #176]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004a2c:	6882      	ldr	r2, [r0, #8]
 8004a2e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004a32:	430a      	orrs	r2, r1
 8004a34:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a36:	071b      	lsls	r3, r3, #28
 8004a38:	d518      	bpl.n	8004a6c <HAL_RCC_ClockConfig+0x184>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004a3a:	6922      	ldr	r2, [r4, #16]
 8004a3c:	f432 5380 	bics.w	r3, r2, #4096	; 0x1000
 8004a40:	d00d      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x176>
 8004a42:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8004a46:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004a4a:	d008      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x176>
 8004a4c:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8004a50:	d005      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x176>
 8004a52:	4823      	ldr	r0, [pc, #140]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8004a54:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8004a58:	f7fd f90a 	bl	8001c70 <assert_failed>
 8004a5c:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a5e:	491f      	ldr	r1, [pc, #124]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004a60:	688b      	ldr	r3, [r1, #8]
 8004a62:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004a66:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004a6a:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a6c:	f7ff ff06 	bl	800487c <HAL_RCC_GetSysClockFreq>
 8004a70:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004a72:	4c1c      	ldr	r4, [pc, #112]	; (8004ae4 <HAL_RCC_ClockConfig+0x1fc>)
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	491c      	ldr	r1, [pc, #112]	; (8004ae8 <HAL_RCC_ClockConfig+0x200>)
 8004a78:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a7e:	5ca2      	ldrb	r2, [r4, r2]
 8004a80:	40d0      	lsrs	r0, r2
 8004a82:	6008      	str	r0, [r1, #0]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004a8a:	4815      	ldr	r0, [pc, #84]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8004a8c:	f240 215d 	movw	r1, #605	; 0x25d
 8004a90:	f7fd f8ee 	bl	8001c70 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a94:	4b10      	ldr	r3, [pc, #64]	; (8004ad8 <HAL_RCC_ClockConfig+0x1f0>)
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	b2ed      	uxtb	r5, r5
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a98:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9a:	701d      	strb	r5, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	e79f      	b.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004aa0:	480f      	ldr	r0, [pc, #60]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8004aa2:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8004aa6:	f7fd f8e3 	bl	8001c70 <assert_failed>
 8004aaa:	e729      	b.n	8004900 <HAL_RCC_ClockConfig+0x18>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aac:	0190      	lsls	r0, r2, #6
 8004aae:	f53f af71 	bmi.w	8004994 <HAL_RCC_ClockConfig+0xac>
 8004ab2:	e795      	b.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab4:	4a09      	ldr	r2, [pc, #36]	; (8004adc <HAL_RCC_ClockConfig+0x1f4>)
 8004ab6:	6812      	ldr	r2, [r2, #0]
 8004ab8:	0396      	lsls	r6, r2, #14
 8004aba:	f53f af6b 	bmi.w	8004994 <HAL_RCC_ClockConfig+0xac>
 8004abe:	e78f      	b.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004ac0:	4807      	ldr	r0, [pc, #28]	; (8004ae0 <HAL_RCC_ClockConfig+0x1f8>)
 8004ac2:	f240 2187 	movw	r1, #647	; 0x287
 8004ac6:	f7fd f8d3 	bl	8001c70 <assert_failed>
 8004aca:	6863      	ldr	r3, [r4, #4]
 8004acc:	e757      	b.n	800497e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e787      	b.n	80049e2 <HAL_RCC_ClockConfig+0xfa>
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	4770      	bx	lr
 8004ad8:	40023c00 	.word	0x40023c00
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	0800ab40 	.word	0x0800ab40
 8004ae4:	0800a9c4 	.word	0x0800a9c4
 8004ae8:	20000000 	.word	0x20000000

08004aec <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004aec:	4b04      	ldr	r3, [pc, #16]	; (8004b00 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004aee:	4a05      	ldr	r2, [pc, #20]	; (8004b04 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004af0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004af2:	4905      	ldr	r1, [pc, #20]	; (8004b08 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004af4:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004af8:	6808      	ldr	r0, [r1, #0]
 8004afa:	5cd3      	ldrb	r3, [r2, r3]
}
 8004afc:	40d8      	lsrs	r0, r3
 8004afe:	4770      	bx	lr
 8004b00:	40023800 	.word	0x40023800
 8004b04:	0800a9d4 	.word	0x0800a9d4
 8004b08:	20000000 	.word	0x20000000

08004b0c <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b0c:	4b0e      	ldr	r3, [pc, #56]	; (8004b48 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b0e:	220f      	movs	r2, #15
 8004b10:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	f002 0203 	and.w	r2, r2, #3
 8004b18:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8004b20:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8004b28:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	08db      	lsrs	r3, r3, #3
{
 8004b2e:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b30:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b34:	4c05      	ldr	r4, [pc, #20]	; (8004b4c <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b36:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b38:	6823      	ldr	r3, [r4, #0]
}
 8004b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	600b      	str	r3, [r1, #0]
}
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	40023c00 	.word	0x40023c00

08004b50 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b54:	b082      	sub	sp, #8
 8004b56:	4698      	mov	r8, r3
 8004b58:	4616      	mov	r6, r2
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b5e:	f7fd fc75 	bl	800244c <HAL_GetTick>
 8004b62:	44b0      	add	r8, r6
 8004b64:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8004b68:	f7fd fc70 	bl	800244c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b6c:	4b27      	ldr	r3, [pc, #156]	; (8004c0c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004b74:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8004b78:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b7a:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b7c:	1c73      	adds	r3, r6, #1
 8004b7e:	6839      	ldr	r1, [r7, #0]
 8004b80:	d107      	bne.n	8004b92 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8004b82:	688b      	ldr	r3, [r1, #8]
 8004b84:	ea34 0303 	bics.w	r3, r4, r3
 8004b88:	d0fb      	beq.n	8004b82 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8004b8a:	2000      	movs	r0, #0
}
 8004b8c:	b002      	add	sp, #8
 8004b8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b92:	688b      	ldr	r3, [r1, #8]
 8004b94:	ea34 0303 	bics.w	r3, r4, r3
 8004b98:	d1f7      	bne.n	8004b8a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b9a:	f7fd fc57 	bl	800244c <HAL_GetTick>
 8004b9e:	eba0 0308 	sub.w	r3, r0, r8
 8004ba2:	42ab      	cmp	r3, r5
 8004ba4:	d208      	bcs.n	8004bb8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8004ba6:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004ba8:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8004baa:	2a00      	cmp	r2, #0
      count--;
 8004bac:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8004bb0:	bf08      	it	eq
 8004bb2:	2500      	moveq	r5, #0
      count--;
 8004bb4:	9301      	str	r3, [sp, #4]
 8004bb6:	e7e1      	b.n	8004b7c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb8:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bbc:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bbe:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bc2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bc6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc8:	d014      	beq.n	8004bf4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bcc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004bd0:	d007      	beq.n	8004be2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8004bd2:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004bd4:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004bd6:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004bda:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8004bde:	2003      	movs	r0, #3
 8004be0:	e7d4      	b.n	8004b8c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	e7ee      	b.n	8004bd2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004bfa:	d002      	beq.n	8004c02 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bfc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004c00:	d1e3      	bne.n	8004bca <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	e7de      	b.n	8004bca <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8004c0c:	20000000 	.word	0x20000000

08004c10 <HAL_SPI_MspInit>:
}
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop

08004c14 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004c14:	2800      	cmp	r0, #0
 8004c16:	f000 80ec 	beq.w	8004df2 <HAL_SPI_Init+0x1de>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004c1a:	6803      	ldr	r3, [r0, #0]
 8004c1c:	4a7d      	ldr	r2, [pc, #500]	; (8004e14 <HAL_SPI_Init+0x200>)
 8004c1e:	4293      	cmp	r3, r2
{
 8004c20:	b570      	push	{r4, r5, r6, lr}
 8004c22:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004c24:	d014      	beq.n	8004c50 <HAL_SPI_Init+0x3c>
 8004c26:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d010      	beq.n	8004c50 <HAL_SPI_Init+0x3c>
 8004c2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d00c      	beq.n	8004c50 <HAL_SPI_Init+0x3c>
 8004c36:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d008      	beq.n	8004c50 <HAL_SPI_Init+0x3c>
 8004c3e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d004      	beq.n	8004c50 <HAL_SPI_Init+0x3c>
 8004c46:	4874      	ldr	r0, [pc, #464]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004c48:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004c4c:	f7fd f810 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004c50:	6863      	ldr	r3, [r4, #4]
 8004c52:	b13b      	cbz	r3, 8004c64 <HAL_SPI_Init+0x50>
 8004c54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c58:	d004      	beq.n	8004c64 <HAL_SPI_Init+0x50>
 8004c5a:	486f      	ldr	r0, [pc, #444]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004c5c:	f240 1143 	movw	r1, #323	; 0x143
 8004c60:	f7fd f806 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004c64:	68a3      	ldr	r3, [r4, #8]
 8004c66:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8004c6a:	f040 809a 	bne.w	8004da2 <HAL_SPI_Init+0x18e>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004c6e:	68e3      	ldr	r3, [r4, #12]
 8004c70:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8004c74:	f040 80a3 	bne.w	8004dbe <HAL_SPI_Init+0x1aa>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004c78:	69a3      	ldr	r3, [r4, #24]
 8004c7a:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8004c7e:	d003      	beq.n	8004c88 <HAL_SPI_Init+0x74>
 8004c80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c84:	f040 80aa 	bne.w	8004ddc <HAL_SPI_Init+0x1c8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004c88:	69e3      	ldr	r3, [r4, #28]
 8004c8a:	f033 0318 	bics.w	r3, r3, #24
 8004c8e:	d006      	beq.n	8004c9e <HAL_SPI_Init+0x8a>
 8004c90:	2b20      	cmp	r3, #32
 8004c92:	d004      	beq.n	8004c9e <HAL_SPI_Init+0x8a>
 8004c94:	4860      	ldr	r0, [pc, #384]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004c96:	f240 1147 	movw	r1, #327	; 0x147
 8004c9a:	f7fc ffe9 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004c9e:	6a23      	ldr	r3, [r4, #32]
 8004ca0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004ca4:	d004      	beq.n	8004cb0 <HAL_SPI_Init+0x9c>
 8004ca6:	485c      	ldr	r0, [pc, #368]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004ca8:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004cac:	f7fc ffe0 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004cb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d15c      	bne.n	8004d70 <HAL_SPI_Init+0x15c>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004cb6:	6923      	ldr	r3, [r4, #16]
 8004cb8:	f033 0302 	bics.w	r3, r3, #2
 8004cbc:	d004      	beq.n	8004cc8 <HAL_SPI_Init+0xb4>
 8004cbe:	4856      	ldr	r0, [pc, #344]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004cc0:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8004cc4:	f7fc ffd4 	bl	8001c70 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004cc8:	6963      	ldr	r3, [r4, #20]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d904      	bls.n	8004cd8 <HAL_SPI_Init+0xc4>
 8004cce:	4852      	ldr	r0, [pc, #328]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004cd0:	f240 114d 	movw	r1, #333	; 0x14d
 8004cd4:	f7fc ffcc 	bl	8001c70 <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cd8:	6863      	ldr	r3, [r4, #4]
 8004cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cde:	f000 808a 	beq.w	8004df6 <HAL_SPI_Init+0x1e2>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ce6:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cea:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cec:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cf0:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	d069      	beq.n	8004dca <HAL_SPI_Init+0x1b6>
 8004cf6:	4619      	mov	r1, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cf8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8004cfc:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8004d00:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8004d04:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004d08:	432b      	orrs	r3, r5
 8004d0a:	f400 6500 	and.w	r5, r0, #2048	; 0x800
 8004d0e:	6960      	ldr	r0, [r4, #20]
  __HAL_SPI_DISABLE(hspi);
 8004d10:	6826      	ldr	r6, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d12:	432b      	orrs	r3, r5
 8004d14:	f002 0502 	and.w	r5, r2, #2
 8004d18:	69a2      	ldr	r2, [r4, #24]
 8004d1a:	432b      	orrs	r3, r5
 8004d1c:	f000 0001 	and.w	r0, r0, #1
 8004d20:	69e5      	ldr	r5, [r4, #28]
 8004d22:	4303      	orrs	r3, r0
 8004d24:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8004d28:	4303      	orrs	r3, r0
 8004d2a:	f005 0538 	and.w	r5, r5, #56	; 0x38
 8004d2e:	6a20      	ldr	r0, [r4, #32]
 8004d30:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8004d32:	2502      	movs	r5, #2
 8004d34:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d38:	f000 0080 	and.w	r0, r0, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d3c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d3e:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d40:	0c12      	lsrs	r2, r2, #16
  __HAL_SPI_DISABLE(hspi);
 8004d42:	6830      	ldr	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d44:	f005 0510 	and.w	r5, r5, #16
 8004d48:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d4c:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d4e:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8004d50:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8004d54:	6030      	str	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d56:	6033      	str	r3, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d58:	6072      	str	r2, [r6, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d5a:	69f3      	ldr	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d5c:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004d62:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d64:	61f3      	str	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d66:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d68:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 8004d6c:	4610      	mov	r0, r2
}
 8004d6e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004d70:	2b10      	cmp	r3, #16
 8004d72:	d007      	beq.n	8004d84 <HAL_SPI_Init+0x170>
 8004d74:	4828      	ldr	r0, [pc, #160]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004d76:	f240 1149 	movw	r1, #329	; 0x149
 8004d7a:	f7fc ff79 	bl	8001c70 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d098      	beq.n	8004cb6 <HAL_SPI_Init+0xa2>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004d84:	69e3      	ldr	r3, [r4, #28]
 8004d86:	f033 0318 	bics.w	r3, r3, #24
 8004d8a:	d006      	beq.n	8004d9a <HAL_SPI_Init+0x186>
 8004d8c:	2b20      	cmp	r3, #32
 8004d8e:	d004      	beq.n	8004d9a <HAL_SPI_Init+0x186>
 8004d90:	4821      	ldr	r0, [pc, #132]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004d92:	f240 115b 	movw	r1, #347	; 0x15b
 8004d96:	f7fc ff6b 	bl	8001c70 <assert_failed>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d9a:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d9c:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8004da0:	e7a1      	b.n	8004ce6 <HAL_SPI_Init+0xd2>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004da2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004da6:	f43f af62 	beq.w	8004c6e <HAL_SPI_Init+0x5a>
 8004daa:	481b      	ldr	r0, [pc, #108]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004dac:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8004db0:	f7fc ff5e 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004db4:	68e3      	ldr	r3, [r4, #12]
 8004db6:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8004dba:	f43f af5d 	beq.w	8004c78 <HAL_SPI_Init+0x64>
 8004dbe:	4816      	ldr	r0, [pc, #88]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004dc0:	f240 1145 	movw	r1, #325	; 0x145
 8004dc4:	f7fc ff54 	bl	8001c70 <assert_failed>
 8004dc8:	e756      	b.n	8004c78 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 8004dca:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004dce:	4620      	mov	r0, r4
 8004dd0:	f7ff ff1e 	bl	8004c10 <HAL_SPI_MspInit>
 8004dd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004dd6:	f403 5100 	and.w	r1, r3, #8192	; 0x2000
 8004dda:	e78d      	b.n	8004cf8 <HAL_SPI_Init+0xe4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004ddc:	480e      	ldr	r0, [pc, #56]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004dde:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004de2:	f7fc ff45 	bl	8001c70 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004de6:	69e3      	ldr	r3, [r4, #28]
 8004de8:	f033 0318 	bics.w	r3, r3, #24
 8004dec:	f43f af57 	beq.w	8004c9e <HAL_SPI_Init+0x8a>
 8004df0:	e74e      	b.n	8004c90 <HAL_SPI_Init+0x7c>
    return HAL_ERROR;
 8004df2:	2001      	movs	r0, #1
}
 8004df4:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004df6:	69e3      	ldr	r3, [r4, #28]
 8004df8:	f033 0318 	bics.w	r3, r3, #24
 8004dfc:	f43f af73 	beq.w	8004ce6 <HAL_SPI_Init+0xd2>
 8004e00:	2b20      	cmp	r3, #32
 8004e02:	f43f af70 	beq.w	8004ce6 <HAL_SPI_Init+0xd2>
 8004e06:	4804      	ldr	r0, [pc, #16]	; (8004e18 <HAL_SPI_Init+0x204>)
 8004e08:	f240 1151 	movw	r1, #337	; 0x151
 8004e0c:	f7fc ff30 	bl	8001c70 <assert_failed>
 8004e10:	e769      	b.n	8004ce6 <HAL_SPI_Init+0xd2>
 8004e12:	bf00      	nop
 8004e14:	40013000 	.word	0x40013000
 8004e18:	0800ab78 	.word	0x0800ab78

08004e1c <HAL_SPI_TransmitReceive>:
{
 8004e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e20:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004e22:	6880      	ldr	r0, [r0, #8]
{
 8004e24:	b083      	sub	sp, #12
 8004e26:	4688      	mov	r8, r1
 8004e28:	4691      	mov	r9, r2
 8004e2a:	461f      	mov	r7, r3
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	f040 80a8 	bne.w	8004f82 <HAL_SPI_TransmitReceive+0x166>
  __HAL_LOCK(hspi);
 8004e32:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8004e36:	2801      	cmp	r0, #1
 8004e38:	f000 80ad 	beq.w	8004f96 <HAL_SPI_TransmitReceive+0x17a>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8004e42:	f7fd fb03 	bl	800244c <HAL_GetTick>
  tmp_state           = hspi->State;
 8004e46:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8004e4a:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e4c:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 8004e4e:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8004e50:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e52:	d011      	beq.n	8004e78 <HAL_SPI_TransmitReceive+0x5c>
 8004e54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e58:	d009      	beq.n	8004e6e <HAL_SPI_TransmitReceive+0x52>
    errorcode = HAL_BUSY;
 8004e5a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8004e5c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8004e5e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8004e60:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e64:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004e68:	b003      	add	sp, #12
 8004e6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e6e:	68a1      	ldr	r1, [r4, #8]
 8004e70:	2900      	cmp	r1, #0
 8004e72:	d1f2      	bne.n	8004e5a <HAL_SPI_TransmitReceive+0x3e>
 8004e74:	2a04      	cmp	r2, #4
 8004e76:	d1f0      	bne.n	8004e5a <HAL_SPI_TransmitReceive+0x3e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e78:	f1b8 0f00 	cmp.w	r8, #0
 8004e7c:	f000 808f 	beq.w	8004f9e <HAL_SPI_TransmitReceive+0x182>
 8004e80:	f1b9 0f00 	cmp.w	r9, #0
 8004e84:	f000 808b 	beq.w	8004f9e <HAL_SPI_TransmitReceive+0x182>
 8004e88:	2f00      	cmp	r7, #0
 8004e8a:	f000 8088 	beq.w	8004f9e <HAL_SPI_TransmitReceive+0x182>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e8e:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e92:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e94:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e98:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e9a:	bf1c      	itt	ne
 8004e9c:	2205      	movne	r2, #5
 8004e9e:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8004ea6:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8004ea8:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eaa:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8004eac:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8004eae:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eb2:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004eb4:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004eb8:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eba:	d403      	bmi.n	8004ec4 <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8004ebc:	6802      	ldr	r2, [r0, #0]
 8004ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ec2:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ec4:	68e2      	ldr	r2, [r4, #12]
 8004ec6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004eca:	f000 80b6 	beq.w	800503a <HAL_SPI_TransmitReceive+0x21e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 80a8 	beq.w	8005024 <HAL_SPI_TransmitReceive+0x208>
 8004ed4:	2f01      	cmp	r7, #1
 8004ed6:	f000 80a5 	beq.w	8005024 <HAL_SPI_TransmitReceive+0x208>
 8004eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004edc:	3301      	adds	r3, #1
        txallowed = 1U;
 8004ede:	f04f 0601 	mov.w	r6, #1
 8004ee2:	d028      	beq.n	8004f36 <HAL_SPI_TransmitReceive+0x11a>
 8004ee4:	e05d      	b.n	8004fa2 <HAL_SPI_TransmitReceive+0x186>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee6:	6822      	ldr	r2, [r4, #0]
 8004ee8:	6893      	ldr	r3, [r2, #8]
 8004eea:	0798      	lsls	r0, r3, #30
 8004eec:	d50f      	bpl.n	8004f0e <HAL_SPI_TransmitReceive+0xf2>
 8004eee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	b163      	cbz	r3, 8004f0e <HAL_SPI_TransmitReceive+0xf2>
 8004ef4:	b15e      	cbz	r6, 8004f0e <HAL_SPI_TransmitReceive+0xf2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ef6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8004efc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004efe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004f00:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8004f06:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8004f08:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004f0a:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8004f0c:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f0e:	6893      	ldr	r3, [r2, #8]
 8004f10:	f013 0301 	ands.w	r3, r3, #1
 8004f14:	d00d      	beq.n	8004f32 <HAL_SPI_TransmitReceive+0x116>
 8004f16:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8004f18:	b289      	uxth	r1, r1
 8004f1a:	b151      	cbz	r1, 8004f32 <HAL_SPI_TransmitReceive+0x116>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f1c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004f1e:	68d2      	ldr	r2, [r2, #12]
 8004f20:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 8004f22:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8004f24:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8004f26:	3a01      	subs	r2, #1
 8004f28:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8004f2a:	3101      	adds	r1, #1
        txallowed = 1U;
 8004f2c:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8004f2e:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8004f30:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f32:	f7fd fa8b 	bl	800244c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f36:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1d3      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0xca>
 8004f3e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1cf      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0xca>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f46:	4b7e      	ldr	r3, [pc, #504]	; (8005140 <HAL_SPI_TransmitReceive+0x324>)
 8004f48:	4a7e      	ldr	r2, [pc, #504]	; (8005144 <HAL_SPI_TransmitReceive+0x328>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f4c:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f52:	0d5b      	lsrs	r3, r3, #21
 8004f54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f58:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f5c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f60:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f62:	d150      	bne.n	8005006 <HAL_SPI_TransmitReceive+0x1ea>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f66:	462b      	mov	r3, r5
 8004f68:	2180      	movs	r1, #128	; 0x80
 8004f6a:	4620      	mov	r0, r4
 8004f6c:	f7ff fdf0 	bl	8004b50 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8004f70:	2800      	cmp	r0, #0
 8004f72:	d04b      	beq.n	800500c <HAL_SPI_TransmitReceive+0x1f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f74:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f76:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004f7c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f7e:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8004f80:	e76c      	b.n	8004e5c <HAL_SPI_TransmitReceive+0x40>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004f82:	4871      	ldr	r0, [pc, #452]	; (8005148 <HAL_SPI_TransmitReceive+0x32c>)
 8004f84:	f240 417e 	movw	r1, #1150	; 0x47e
 8004f88:	f7fc fe72 	bl	8001c70 <assert_failed>
  __HAL_LOCK(hspi);
 8004f8c:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8004f90:	2801      	cmp	r0, #1
 8004f92:	f47f af53 	bne.w	8004e3c <HAL_SPI_TransmitReceive+0x20>
 8004f96:	2002      	movs	r0, #2
}
 8004f98:	b003      	add	sp, #12
 8004f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8004f9e:	2001      	movs	r0, #1
 8004fa0:	e75c      	b.n	8004e5c <HAL_SPI_TransmitReceive+0x40>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fa2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	b91b      	cbnz	r3, 8004fb0 <HAL_SPI_TransmitReceive+0x194>
 8004fa8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0ca      	beq.n	8004f46 <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fb0:	6822      	ldr	r2, [r4, #0]
 8004fb2:	6893      	ldr	r3, [r2, #8]
 8004fb4:	0799      	lsls	r1, r3, #30
 8004fb6:	d50f      	bpl.n	8004fd8 <HAL_SPI_TransmitReceive+0x1bc>
 8004fb8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	b163      	cbz	r3, 8004fd8 <HAL_SPI_TransmitReceive+0x1bc>
 8004fbe:	b15e      	cbz	r6, 8004fd8 <HAL_SPI_TransmitReceive+0x1bc>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fc0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8004fc6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004fc8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004fca:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8004fd0:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8004fd2:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8004fd4:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8004fd6:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fd8:	6893      	ldr	r3, [r2, #8]
 8004fda:	f013 0301 	ands.w	r3, r3, #1
 8004fde:	d003      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x1cc>
 8004fe0:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8004fe2:	b289      	uxth	r1, r1
 8004fe4:	2900      	cmp	r1, #0
 8004fe6:	d167      	bne.n	80050b8 <HAL_SPI_TransmitReceive+0x29c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004fe8:	f7fd fa30 	bl	800244c <HAL_GetTick>
 8004fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fee:	1b40      	subs	r0, r0, r5
 8004ff0:	4298      	cmp	r0, r3
 8004ff2:	d3d6      	bcc.n	8004fa2 <HAL_SPI_TransmitReceive+0x186>
        errorcode = HAL_TIMEOUT;
 8004ff4:	2003      	movs	r0, #3
 8004ff6:	e731      	b.n	8004e5c <HAL_SPI_TransmitReceive+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8004ff8:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ffa:	6822      	ldr	r2, [r4, #0]
      count--;
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005000:	6893      	ldr	r3, [r2, #8]
 8005002:	061b      	lsls	r3, r3, #24
 8005004:	d502      	bpl.n	800500c <HAL_SPI_TransmitReceive+0x1f0>
      if (count == 0U)
 8005006:	9b01      	ldr	r3, [sp, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f5      	bne.n	8004ff8 <HAL_SPI_TransmitReceive+0x1dc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800500c:	68a0      	ldr	r0, [r4, #8]
 800500e:	2800      	cmp	r0, #0
 8005010:	f040 8093 	bne.w	800513a <HAL_SPI_TransmitReceive+0x31e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	9000      	str	r0, [sp, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	9200      	str	r2, [sp, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	9300      	str	r3, [sp, #0]
 8005020:	9b00      	ldr	r3, [sp, #0]
 8005022:	e71b      	b.n	8004e5c <HAL_SPI_TransmitReceive+0x40>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005024:	f898 3000 	ldrb.w	r3, [r8]
 8005028:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 800502a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800502c:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800502e:	3b01      	subs	r3, #1
 8005030:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005032:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8005034:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005036:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005038:	e74f      	b.n	8004eda <HAL_SPI_TransmitReceive+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800503a:	2b00      	cmp	r3, #0
 800503c:	d148      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0x2b4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800503e:	4641      	mov	r1, r8
 8005040:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005044:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 8005046:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005048:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800504a:	3b01      	subs	r3, #1
 800504c:	b29b      	uxth	r3, r3
 800504e:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005052:	3301      	adds	r3, #1
{
 8005054:	f04f 0601 	mov.w	r6, #1
 8005058:	d025      	beq.n	80050a6 <HAL_SPI_TransmitReceive+0x28a>
 800505a:	e03c      	b.n	80050d6 <HAL_SPI_TransmitReceive+0x2ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800505c:	6822      	ldr	r2, [r4, #0]
 800505e:	6893      	ldr	r3, [r2, #8]
 8005060:	079b      	lsls	r3, r3, #30
 8005062:	d50d      	bpl.n	8005080 <HAL_SPI_TransmitReceive+0x264>
 8005064:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005066:	b29b      	uxth	r3, r3
 8005068:	b153      	cbz	r3, 8005080 <HAL_SPI_TransmitReceive+0x264>
 800506a:	b14e      	cbz	r6, 8005080 <HAL_SPI_TransmitReceive+0x264>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800506c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800506e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005072:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005074:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005076:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005078:	3b01      	subs	r3, #1
 800507a:	b29b      	uxth	r3, r3
 800507c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800507e:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005080:	6893      	ldr	r3, [r2, #8]
 8005082:	f013 0301 	ands.w	r3, r3, #1
 8005086:	d00c      	beq.n	80050a2 <HAL_SPI_TransmitReceive+0x286>
 8005088:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800508a:	b289      	uxth	r1, r1
 800508c:	b149      	cbz	r1, 80050a2 <HAL_SPI_TransmitReceive+0x286>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800508e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005090:	68d2      	ldr	r2, [r2, #12]
 8005092:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8005096:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005098:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800509a:	3a01      	subs	r2, #1
 800509c:	b292      	uxth	r2, r2
        txallowed = 1U;
 800509e:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80050a0:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050a2:	f7fd f9d3 	bl	800244c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1d6      	bne.n	800505c <HAL_SPI_TransmitReceive+0x240>
 80050ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1d2      	bne.n	800505c <HAL_SPI_TransmitReceive+0x240>
 80050b6:	e746      	b.n	8004f46 <HAL_SPI_TransmitReceive+0x12a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050b8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80050ba:	68d2      	ldr	r2, [r2, #12]
 80050bc:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80050be:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80050c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80050c2:	3a01      	subs	r2, #1
 80050c4:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80050c6:	3101      	adds	r1, #1
        txallowed = 1U;
 80050c8:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80050ca:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80050cc:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 80050ce:	e78b      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050d0:	2f01      	cmp	r7, #1
 80050d2:	d1bd      	bne.n	8005050 <HAL_SPI_TransmitReceive+0x234>
 80050d4:	e7b3      	b.n	800503e <HAL_SPI_TransmitReceive+0x222>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050d6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80050d8:	b29b      	uxth	r3, r3
 80050da:	b923      	cbnz	r3, 80050e6 <HAL_SPI_TransmitReceive+0x2ca>
 80050dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f43f af30 	beq.w	8004f46 <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050e6:	6822      	ldr	r2, [r4, #0]
 80050e8:	6893      	ldr	r3, [r2, #8]
 80050ea:	079f      	lsls	r7, r3, #30
 80050ec:	d50d      	bpl.n	800510a <HAL_SPI_TransmitReceive+0x2ee>
 80050ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	b153      	cbz	r3, 800510a <HAL_SPI_TransmitReceive+0x2ee>
 80050f4:	b14e      	cbz	r6, 800510a <HAL_SPI_TransmitReceive+0x2ee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80050f8:	f831 3b02 	ldrh.w	r3, [r1], #2
 80050fc:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 80050fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005100:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005102:	3b01      	subs	r3, #1
 8005104:	b29b      	uxth	r3, r3
 8005106:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005108:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800510a:	6893      	ldr	r3, [r2, #8]
 800510c:	f013 0301 	ands.w	r3, r3, #1
 8005110:	d00c      	beq.n	800512c <HAL_SPI_TransmitReceive+0x310>
 8005112:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005114:	b289      	uxth	r1, r1
 8005116:	b149      	cbz	r1, 800512c <HAL_SPI_TransmitReceive+0x310>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005118:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800511a:	68d2      	ldr	r2, [r2, #12]
 800511c:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8005120:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005122:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005124:	3a01      	subs	r2, #1
 8005126:	b292      	uxth	r2, r2
        txallowed = 1U;
 8005128:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800512a:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800512c:	f7fd f98e 	bl	800244c <HAL_GetTick>
 8005130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005132:	1b40      	subs	r0, r0, r5
 8005134:	4298      	cmp	r0, r3
 8005136:	d3ce      	bcc.n	80050d6 <HAL_SPI_TransmitReceive+0x2ba>
 8005138:	e75c      	b.n	8004ff4 <HAL_SPI_TransmitReceive+0x1d8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800513a:	2000      	movs	r0, #0
 800513c:	e68e      	b.n	8004e5c <HAL_SPI_TransmitReceive+0x40>
 800513e:	bf00      	nop
 8005140:	20000000 	.word	0x20000000
 8005144:	165e9f81 	.word	0x165e9f81
 8005148:	0800ab78 	.word	0x0800ab78

0800514c <HAL_SPI_GetState>:
  return hspi->State;
 800514c:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop

08005154 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005154:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005156:	688a      	ldr	r2, [r1, #8]
{
 8005158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800515c:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800515e:	f023 0301 	bic.w	r3, r3, #1
 8005162:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8005164:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005166:	4822      	ldr	r0, [pc, #136]	; (80051f0 <TIM_OC1_SetConfig+0x9c>)
  tmpcr2 =  TIMx->CR2;
 8005168:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800516c:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= OC_Config->OCMode;
 800516e:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC1P;
 8005170:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005174:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005178:	4284      	cmp	r4, r0
{
 800517a:	460f      	mov	r7, r1
  tmpccer |= OC_Config->OCPolarity;
 800517c:	ea45 0502 	orr.w	r5, r5, r2
  tmpccmrx |= OC_Config->OCMode;
 8005180:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005184:	d007      	beq.n	8005196 <TIM_OC1_SetConfig+0x42>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005186:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8005188:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800518c:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800518e:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005190:	6225      	str	r5, [r4, #32]
}
 8005192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005196:	68ca      	ldr	r2, [r1, #12]
 8005198:	f032 0308 	bics.w	r3, r2, #8
 800519c:	d114      	bne.n	80051c8 <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800519e:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 80051a0:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 80051a4:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80051a6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 80051aa:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80051ae:	d119      	bne.n	80051e4 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80051b6:	d10e      	bne.n	80051d6 <TIM_OC1_SetConfig+0x82>
    tmpcr2 |= OC_Config->OCNIdleState;
 80051b8:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051ba:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 80051be:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 80051c2:	ea48 0803 	orr.w	r8, r8, r3
 80051c6:	e7de      	b.n	8005186 <TIM_OC1_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80051c8:	480a      	ldr	r0, [pc, #40]	; (80051f4 <TIM_OC1_SetConfig+0xa0>)
 80051ca:	f641 2108 	movw	r1, #6664	; 0x1a08
 80051ce:	f7fc fd4f 	bl	8001c70 <assert_failed>
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	e7e3      	b.n	800519e <TIM_OC1_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80051d6:	4807      	ldr	r0, [pc, #28]	; (80051f4 <TIM_OC1_SetConfig+0xa0>)
 80051d8:	f641 2116 	movw	r1, #6678	; 0x1a16
 80051dc:	f7fc fd48 	bl	8001c70 <assert_failed>
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	e7e9      	b.n	80051b8 <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80051e4:	4803      	ldr	r0, [pc, #12]	; (80051f4 <TIM_OC1_SetConfig+0xa0>)
 80051e6:	f641 2115 	movw	r1, #6677	; 0x1a15
 80051ea:	f7fc fd41 	bl	8001c70 <assert_failed>
 80051ee:	e7df      	b.n	80051b0 <TIM_OC1_SetConfig+0x5c>
 80051f0:	40010000 	.word	0x40010000
 80051f4:	0800abb0 	.word	0x0800abb0

080051f8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051f8:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051fa:	688a      	ldr	r2, [r1, #8]
{
 80051fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005200:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005202:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005206:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8005208:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800520a:	4823      	ldr	r0, [pc, #140]	; (8005298 <TIM_OC3_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 800520c:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 8005210:	69e6      	ldr	r6, [r4, #28]
  tmpccmrx |= OC_Config->OCMode;
 8005212:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC3P;
 8005214:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005218:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800521c:	4284      	cmp	r4, r0
{
 800521e:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005220:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8005224:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005228:	d007      	beq.n	800523a <TIM_OC3_SetConfig+0x42>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800522a:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800522c:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005230:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005232:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005234:	6225      	str	r5, [r4, #32]
}
 8005236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800523a:	68ca      	ldr	r2, [r1, #12]
 800523c:	f032 0308 	bics.w	r3, r2, #8
 8005240:	d115      	bne.n	800526e <TIM_OC3_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005242:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005244:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005248:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800524c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 8005250:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005254:	d119      	bne.n	800528a <TIM_OC3_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800525c:	d10e      	bne.n	800527c <TIM_OC3_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800525e:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005260:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 8005264:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005268:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 800526c:	e7dd      	b.n	800522a <TIM_OC3_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800526e:	480b      	ldr	r0, [pc, #44]	; (800529c <TIM_OC3_SetConfig+0xa4>)
 8005270:	f641 219e 	movw	r1, #6814	; 0x1a9e
 8005274:	f7fc fcfc 	bl	8001c70 <assert_failed>
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	e7e2      	b.n	8005242 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800527c:	4807      	ldr	r0, [pc, #28]	; (800529c <TIM_OC3_SetConfig+0xa4>)
 800527e:	f641 21ac 	movw	r1, #6828	; 0x1aac
 8005282:	f7fc fcf5 	bl	8001c70 <assert_failed>
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	e7e9      	b.n	800525e <TIM_OC3_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800528a:	4804      	ldr	r0, [pc, #16]	; (800529c <TIM_OC3_SetConfig+0xa4>)
 800528c:	f641 21ab 	movw	r1, #6827	; 0x1aab
 8005290:	f7fc fcee 	bl	8001c70 <assert_failed>
 8005294:	e7df      	b.n	8005256 <TIM_OC3_SetConfig+0x5e>
 8005296:	bf00      	nop
 8005298:	40010000 	.word	0x40010000
 800529c:	0800abb0 	.word	0x0800abb0

080052a0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80052a0:	2800      	cmp	r0, #0
 80052a2:	f000 80cd 	beq.w	8005440 <HAL_TIM_Base_Init+0x1a0>
{
 80052a6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80052a8:	4a66      	ldr	r2, [pc, #408]	; (8005444 <HAL_TIM_Base_Init+0x1a4>)
 80052aa:	6803      	ldr	r3, [r0, #0]
 80052ac:	4293      	cmp	r3, r2
 80052ae:	4604      	mov	r4, r0
 80052b0:	d01f      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b6:	d01c      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052b8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80052bc:	4293      	cmp	r3, r2
 80052be:	d018      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d014      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d010      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052d0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00c      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052dc:	4293      	cmp	r3, r2
 80052de:	d008      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d004      	beq.n	80052f2 <HAL_TIM_Base_Init+0x52>
 80052e8:	4857      	ldr	r0, [pc, #348]	; (8005448 <HAL_TIM_Base_Init+0x1a8>)
 80052ea:	f240 1113 	movw	r1, #275	; 0x113
 80052ee:	f7fc fcbf 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80052f2:	68a3      	ldr	r3, [r4, #8]
 80052f4:	f033 0210 	bics.w	r2, r3, #16
 80052f8:	d00a      	beq.n	8005310 <HAL_TIM_Base_Init+0x70>
 80052fa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80052fe:	2a20      	cmp	r2, #32
 8005300:	d006      	beq.n	8005310 <HAL_TIM_Base_Init+0x70>
 8005302:	2b40      	cmp	r3, #64	; 0x40
 8005304:	d004      	beq.n	8005310 <HAL_TIM_Base_Init+0x70>
 8005306:	4850      	ldr	r0, [pc, #320]	; (8005448 <HAL_TIM_Base_Init+0x1a8>)
 8005308:	f44f 718a 	mov.w	r1, #276	; 0x114
 800530c:	f7fc fcb0 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005310:	6923      	ldr	r3, [r4, #16]
 8005312:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8005316:	d003      	beq.n	8005320 <HAL_TIM_Base_Init+0x80>
 8005318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800531c:	f040 8085 	bne.w	800542a <HAL_TIM_Base_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005320:	69a3      	ldr	r3, [r4, #24]
 8005322:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8005326:	d132      	bne.n	800538e <HAL_TIM_Base_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005328:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800532c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005330:	2b00      	cmp	r3, #0
 8005332:	d037      	beq.n	80053a4 <HAL_TIM_Base_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005334:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005336:	4943      	ldr	r1, [pc, #268]	; (8005444 <HAL_TIM_Base_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	2302      	movs	r3, #2
 800533a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800533e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005340:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005342:	d05e      	beq.n	8005402 <HAL_TIM_Base_Init+0x162>
 8005344:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005348:	d032      	beq.n	80053b0 <HAL_TIM_Base_Init+0x110>
 800534a:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800534e:	428a      	cmp	r2, r1
 8005350:	d02e      	beq.n	80053b0 <HAL_TIM_Base_Init+0x110>
 8005352:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005356:	428a      	cmp	r2, r1
 8005358:	d02a      	beq.n	80053b0 <HAL_TIM_Base_Init+0x110>
 800535a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800535e:	428a      	cmp	r2, r1
 8005360:	d026      	beq.n	80053b0 <HAL_TIM_Base_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005362:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005366:	428a      	cmp	r2, r1
 8005368:	d026      	beq.n	80053b8 <HAL_TIM_Base_Init+0x118>
 800536a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800536e:	428a      	cmp	r2, r1
 8005370:	d022      	beq.n	80053b8 <HAL_TIM_Base_Init+0x118>
 8005372:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005376:	428a      	cmp	r2, r1
 8005378:	d01e      	beq.n	80053b8 <HAL_TIM_Base_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800537a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800537c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800537e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005380:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005384:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005386:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005388:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800538a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800538c:	e021      	b.n	80053d2 <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800538e:	482e      	ldr	r0, [pc, #184]	; (8005448 <HAL_TIM_Base_Init+0x1a8>)
 8005390:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005394:	f7fc fc6c 	bl	8001c70 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005398:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800539c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1c7      	bne.n	8005334 <HAL_TIM_Base_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 80053a4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80053a8:	4620      	mov	r0, r4
 80053aa:	f7fc fe41 	bl	8002030 <HAL_TIM_Base_MspInit>
 80053ae:	e7c1      	b.n	8005334 <HAL_TIM_Base_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 80053b0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80053b6:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b8:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053ba:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053bc:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80053be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053c2:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053c8:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80053ca:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80053cc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ce:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053d0:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80053d2:	2301      	movs	r3, #1
 80053d4:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80053de:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80053e2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80053e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80053f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80053fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80053fe:	2000      	movs	r0, #0
}
 8005400:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8005402:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005404:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005406:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800540c:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800540e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005412:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005418:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800541a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541c:	68e3      	ldr	r3, [r4, #12]
 800541e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005420:	6863      	ldr	r3, [r4, #4]
 8005422:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005424:	6963      	ldr	r3, [r4, #20]
 8005426:	6313      	str	r3, [r2, #48]	; 0x30
 8005428:	e7d3      	b.n	80053d2 <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800542a:	4807      	ldr	r0, [pc, #28]	; (8005448 <HAL_TIM_Base_Init+0x1a8>)
 800542c:	f240 1115 	movw	r1, #277	; 0x115
 8005430:	f7fc fc1e 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005434:	69a3      	ldr	r3, [r4, #24]
 8005436:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800543a:	f43f af75 	beq.w	8005328 <HAL_TIM_Base_Init+0x88>
 800543e:	e7a6      	b.n	800538e <HAL_TIM_Base_Init+0xee>
    return HAL_ERROR;
 8005440:	2001      	movs	r0, #1
}
 8005442:	4770      	bx	lr
 8005444:	40010000 	.word	0x40010000
 8005448:	0800abb0 	.word	0x0800abb0

0800544c <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800544c:	4a2a      	ldr	r2, [pc, #168]	; (80054f8 <HAL_TIM_Base_Start_IT+0xac>)
 800544e:	6803      	ldr	r3, [r0, #0]
 8005450:	4293      	cmp	r3, r2
{
 8005452:	b510      	push	{r4, lr}
 8005454:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005456:	d01f      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545c:	d01c      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 800545e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005462:	4293      	cmp	r3, r2
 8005464:	d018      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 8005466:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800546a:	4293      	cmp	r3, r2
 800546c:	d014      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 800546e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005472:	4293      	cmp	r3, r2
 8005474:	d010      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 8005476:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800547a:	4293      	cmp	r3, r2
 800547c:	d00c      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 800547e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005482:	4293      	cmp	r3, r2
 8005484:	d008      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 8005486:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800548a:	4293      	cmp	r3, r2
 800548c:	d004      	beq.n	8005498 <HAL_TIM_Base_Start_IT+0x4c>
 800548e:	481b      	ldr	r0, [pc, #108]	; (80054fc <HAL_TIM_Base_Start_IT+0xb0>)
 8005490:	f240 11cf 	movw	r1, #463	; 0x1cf
 8005494:	f7fc fbec 	bl	8001c70 <assert_failed>
  if (htim->State != HAL_TIM_STATE_READY)
 8005498:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800549c:	2b01      	cmp	r3, #1
 800549e:	d127      	bne.n	80054f0 <HAL_TIM_Base_Start_IT+0xa4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054a0:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a2:	4915      	ldr	r1, [pc, #84]	; (80054f8 <HAL_TIM_Base_Start_IT+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 80054a4:	2202      	movs	r2, #2
 80054a6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054aa:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ac:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054ae:	f042 0201 	orr.w	r2, r2, #1
 80054b2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b4:	d011      	beq.n	80054da <HAL_TIM_Base_Start_IT+0x8e>
 80054b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ba:	d00e      	beq.n	80054da <HAL_TIM_Base_Start_IT+0x8e>
 80054bc:	4a10      	ldr	r2, [pc, #64]	; (8005500 <HAL_TIM_Base_Start_IT+0xb4>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00b      	beq.n	80054da <HAL_TIM_Base_Start_IT+0x8e>
 80054c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d007      	beq.n	80054da <HAL_TIM_Base_Start_IT+0x8e>
 80054ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <HAL_TIM_Base_Start_IT+0x8e>
 80054d2:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d104      	bne.n	80054e4 <HAL_TIM_Base_Start_IT+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e0:	2a06      	cmp	r2, #6
 80054e2:	d007      	beq.n	80054f4 <HAL_TIM_Base_Start_IT+0xa8>
    __HAL_TIM_ENABLE(htim);
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80054ec:	2000      	movs	r0, #0
}
 80054ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80054f0:	2001      	movs	r0, #1
}
 80054f2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80054f4:	2000      	movs	r0, #0
}
 80054f6:	bd10      	pop	{r4, pc}
 80054f8:	40010000 	.word	0x40010000
 80054fc:	0800abb0 	.word	0x0800abb0
 8005500:	40000400 	.word	0x40000400

08005504 <HAL_TIM_PWM_MspInit>:
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop

08005508 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005508:	2800      	cmp	r0, #0
 800550a:	f000 80cd 	beq.w	80056a8 <HAL_TIM_PWM_Init+0x1a0>
{
 800550e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005510:	4a66      	ldr	r2, [pc, #408]	; (80056ac <HAL_TIM_PWM_Init+0x1a4>)
 8005512:	6803      	ldr	r3, [r0, #0]
 8005514:	4293      	cmp	r3, r2
 8005516:	4604      	mov	r4, r0
 8005518:	d01f      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 800551a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800551e:	d01c      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005520:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005524:	4293      	cmp	r3, r2
 8005526:	d018      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005528:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800552c:	4293      	cmp	r3, r2
 800552e:	d014      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005530:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005534:	4293      	cmp	r3, r2
 8005536:	d010      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005538:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800553c:	4293      	cmp	r3, r2
 800553e:	d00c      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005540:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005544:	4293      	cmp	r3, r2
 8005546:	d008      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005548:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800554c:	4293      	cmp	r3, r2
 800554e:	d004      	beq.n	800555a <HAL_TIM_PWM_Init+0x52>
 8005550:	4857      	ldr	r0, [pc, #348]	; (80056b0 <HAL_TIM_PWM_Init+0x1a8>)
 8005552:	f240 510e 	movw	r1, #1294	; 0x50e
 8005556:	f7fc fb8b 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800555a:	68a3      	ldr	r3, [r4, #8]
 800555c:	f033 0210 	bics.w	r2, r3, #16
 8005560:	d00a      	beq.n	8005578 <HAL_TIM_PWM_Init+0x70>
 8005562:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005566:	2a20      	cmp	r2, #32
 8005568:	d006      	beq.n	8005578 <HAL_TIM_PWM_Init+0x70>
 800556a:	2b40      	cmp	r3, #64	; 0x40
 800556c:	d004      	beq.n	8005578 <HAL_TIM_PWM_Init+0x70>
 800556e:	4850      	ldr	r0, [pc, #320]	; (80056b0 <HAL_TIM_PWM_Init+0x1a8>)
 8005570:	f240 510f 	movw	r1, #1295	; 0x50f
 8005574:	f7fc fb7c 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005578:	6923      	ldr	r3, [r4, #16]
 800557a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800557e:	d003      	beq.n	8005588 <HAL_TIM_PWM_Init+0x80>
 8005580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005584:	f040 8085 	bne.w	8005692 <HAL_TIM_PWM_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005588:	69a3      	ldr	r3, [r4, #24]
 800558a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800558e:	d132      	bne.n	80055f6 <HAL_TIM_PWM_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005590:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005594:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005598:	2b00      	cmp	r3, #0
 800559a:	d037      	beq.n	800560c <HAL_TIM_PWM_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800559c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800559e:	4943      	ldr	r1, [pc, #268]	; (80056ac <HAL_TIM_PWM_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	2302      	movs	r3, #2
 80055a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055a6:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80055a8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055aa:	d05e      	beq.n	800566a <HAL_TIM_PWM_Init+0x162>
 80055ac:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80055b0:	d032      	beq.n	8005618 <HAL_TIM_PWM_Init+0x110>
 80055b2:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80055b6:	428a      	cmp	r2, r1
 80055b8:	d02e      	beq.n	8005618 <HAL_TIM_PWM_Init+0x110>
 80055ba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055be:	428a      	cmp	r2, r1
 80055c0:	d02a      	beq.n	8005618 <HAL_TIM_PWM_Init+0x110>
 80055c2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055c6:	428a      	cmp	r2, r1
 80055c8:	d026      	beq.n	8005618 <HAL_TIM_PWM_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ca:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80055ce:	428a      	cmp	r2, r1
 80055d0:	d026      	beq.n	8005620 <HAL_TIM_PWM_Init+0x118>
 80055d2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055d6:	428a      	cmp	r2, r1
 80055d8:	d022      	beq.n	8005620 <HAL_TIM_PWM_Init+0x118>
 80055da:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80055de:	428a      	cmp	r2, r1
 80055e0:	d01e      	beq.n	8005620 <HAL_TIM_PWM_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e2:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055e4:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80055e6:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055ec:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80055ee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80055f2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055f4:	e021      	b.n	800563a <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80055f6:	482e      	ldr	r0, [pc, #184]	; (80056b0 <HAL_TIM_PWM_Init+0x1a8>)
 80055f8:	f240 5111 	movw	r1, #1297	; 0x511
 80055fc:	f7fc fb38 	bl	8001c70 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005600:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005604:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1c7      	bne.n	800559c <HAL_TIM_PWM_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 800560c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005610:	4620      	mov	r0, r4
 8005612:	f7ff ff77 	bl	8005504 <HAL_TIM_PWM_MspInit>
 8005616:	e7c1      	b.n	800559c <HAL_TIM_PWM_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 8005618:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800561a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800561e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005620:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005622:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005624:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800562a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800562c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005630:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005632:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005634:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005636:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005638:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800563a:	2301      	movs	r3, #1
 800563c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800563e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005642:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005646:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800564a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800564e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005652:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005656:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800565e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005662:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005666:	2000      	movs	r0, #0
}
 8005668:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 800566a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800566c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800566e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005670:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005674:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8005676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800567a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800567c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005680:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005682:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005684:	68e3      	ldr	r3, [r4, #12]
 8005686:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005688:	6863      	ldr	r3, [r4, #4]
 800568a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800568c:	6963      	ldr	r3, [r4, #20]
 800568e:	6313      	str	r3, [r2, #48]	; 0x30
 8005690:	e7d3      	b.n	800563a <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005692:	4807      	ldr	r0, [pc, #28]	; (80056b0 <HAL_TIM_PWM_Init+0x1a8>)
 8005694:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 8005698:	f7fc faea 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800569c:	69a3      	ldr	r3, [r4, #24]
 800569e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80056a2:	f43f af75 	beq.w	8005590 <HAL_TIM_PWM_Init+0x88>
 80056a6:	e7a6      	b.n	80055f6 <HAL_TIM_PWM_Init+0xee>
    return HAL_ERROR;
 80056a8:	2001      	movs	r0, #1
}
 80056aa:	4770      	bx	lr
 80056ac:	40010000 	.word	0x40010000
 80056b0:	0800abb0 	.word	0x0800abb0

080056b4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80056b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	f000 8177 	beq.w	80059ac <HAL_TIM_ConfigClockSource+0x2f8>
  htim->State = HAL_TIM_STATE_BUSY;
 80056be:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80056c0:	2201      	movs	r2, #1
{
 80056c2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80056c4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80056cc:	680b      	ldr	r3, [r1, #0]
 80056ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056d2:	4604      	mov	r4, r0
 80056d4:	460d      	mov	r5, r1
 80056d6:	f000 8124 	beq.w	8005922 <HAL_TIM_ConfigClockSource+0x26e>
 80056da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056de:	f000 8153 	beq.w	8005988 <HAL_TIM_ConfigClockSource+0x2d4>
 80056e2:	f033 0230 	bics.w	r2, r3, #48	; 0x30
 80056e6:	f040 8157 	bne.w	8005998 <HAL_TIM_ConfigClockSource+0x2e4>
  tmpsmcr = htim->Instance->SMCR;
 80056ea:	6822      	ldr	r2, [r4, #0]
 80056ec:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ee:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 80056f2:	f021 0177 	bic.w	r1, r1, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 80056f6:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 80056f8:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80056fa:	f000 81a1 	beq.w	8005a40 <HAL_TIM_ConfigClockSource+0x38c>
 80056fe:	d87e      	bhi.n	80057fe <HAL_TIM_ConfigClockSource+0x14a>
 8005700:	2b40      	cmp	r3, #64	; 0x40
 8005702:	f000 8159 	beq.w	80059b8 <HAL_TIM_ConfigClockSource+0x304>
 8005706:	d94c      	bls.n	80057a2 <HAL_TIM_ConfigClockSource+0xee>
 8005708:	2b50      	cmp	r3, #80	; 0x50
 800570a:	d143      	bne.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800570c:	4ba8      	ldr	r3, [pc, #672]	; (80059b0 <HAL_TIM_ConfigClockSource+0x2fc>)
 800570e:	429a      	cmp	r2, r3
 8005710:	d017      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005712:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005716:	d014      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005718:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800571c:	429a      	cmp	r2, r3
 800571e:	d010      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005720:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005724:	429a      	cmp	r2, r3
 8005726:	d00c      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005728:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800572c:	429a      	cmp	r2, r3
 800572e:	d008      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005730:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005734:	429a      	cmp	r2, r3
 8005736:	d004      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0x8e>
 8005738:	489e      	ldr	r0, [pc, #632]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 800573a:	f241 4161 	movw	r1, #5217	; 0x1461
 800573e:	f7fc fa97 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005742:	686b      	ldr	r3, [r5, #4]
 8005744:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005748:	d009      	beq.n	800575e <HAL_TIM_ConfigClockSource+0xaa>
 800574a:	f033 0202 	bics.w	r2, r3, #2
 800574e:	d006      	beq.n	800575e <HAL_TIM_ConfigClockSource+0xaa>
 8005750:	2b0a      	cmp	r3, #10
 8005752:	d004      	beq.n	800575e <HAL_TIM_ConfigClockSource+0xaa>
 8005754:	4897      	ldr	r0, [pc, #604]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 8005756:	f241 4164 	movw	r1, #5220	; 0x1464
 800575a:	f7fc fa89 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800575e:	68ee      	ldr	r6, [r5, #12]
 8005760:	2e0f      	cmp	r6, #15
 8005762:	f200 81ce 	bhi.w	8005b02 <HAL_TIM_ConfigClockSource+0x44e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	6869      	ldr	r1, [r5, #4]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800576a:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576c:	6a1d      	ldr	r5, [r3, #32]
 800576e:	f025 0501 	bic.w	r5, r5, #1
 8005772:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005774:	699a      	ldr	r2, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005776:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800577a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800577e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8005782:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005784:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005786:	6219      	str	r1, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005788:	689a      	ldr	r2, [r3, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800578a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800578e:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005792:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005794:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8005796:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005798:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800579c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80057a0:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	d002      	beq.n	80057ac <HAL_TIM_ConfigClockSource+0xf8>
 80057a6:	d926      	bls.n	80057f6 <HAL_TIM_ConfigClockSource+0x142>
 80057a8:	2b30      	cmp	r3, #48	; 0x30
 80057aa:	d1f3      	bne.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80057ac:	4980      	ldr	r1, [pc, #512]	; (80059b0 <HAL_TIM_ConfigClockSource+0x2fc>)
 80057ae:	428a      	cmp	r2, r1
 80057b0:	d019      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057b2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80057b6:	d016      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057b8:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80057bc:	428a      	cmp	r2, r1
 80057be:	d012      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057c0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80057c4:	428a      	cmp	r2, r1
 80057c6:	d00e      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057c8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80057cc:	428a      	cmp	r2, r1
 80057ce:	d00a      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057d0:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80057d4:	428a      	cmp	r2, r1
 80057d6:	d006      	beq.n	80057e6 <HAL_TIM_ConfigClockSource+0x132>
 80057d8:	4876      	ldr	r0, [pc, #472]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 80057da:	f241 4194 	movw	r1, #5268	; 0x1494
 80057de:	f7fc fa47 	bl	8001c70 <assert_failed>
 80057e2:	682b      	ldr	r3, [r5, #0]
 80057e4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80057e6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057e8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057ec:	430b      	orrs	r3, r1
 80057ee:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80057f2:	6093      	str	r3, [r2, #8]
}
 80057f4:	e7ce      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 80057f6:	f033 0110 	bics.w	r1, r3, #16
 80057fa:	d1cb      	bne.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 80057fc:	e7d6      	b.n	80057ac <HAL_TIM_ConfigClockSource+0xf8>
 80057fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005802:	f000 8095 	beq.w	8005930 <HAL_TIM_ConfigClockSource+0x27c>
 8005806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800580a:	d141      	bne.n	8005890 <HAL_TIM_ConfigClockSource+0x1dc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800580c:	4b68      	ldr	r3, [pc, #416]	; (80059b0 <HAL_TIM_ConfigClockSource+0x2fc>)
 800580e:	429a      	cmp	r2, r3
 8005810:	d013      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 8005812:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005816:	d010      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 8005818:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800581c:	429a      	cmp	r2, r3
 800581e:	d00c      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 8005820:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005824:	429a      	cmp	r2, r3
 8005826:	d008      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 8005828:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800582c:	429a      	cmp	r2, r3
 800582e:	d004      	beq.n	800583a <HAL_TIM_ConfigClockSource+0x186>
 8005830:	4860      	ldr	r0, [pc, #384]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 8005832:	f241 414d 	movw	r1, #5197	; 0x144d
 8005836:	f7fc fa1b 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800583a:	68ab      	ldr	r3, [r5, #8]
 800583c:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8005840:	d004      	beq.n	800584c <HAL_TIM_ConfigClockSource+0x198>
 8005842:	485c      	ldr	r0, [pc, #368]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 8005844:	f241 4150 	movw	r1, #5200	; 0x1450
 8005848:	f7fc fa12 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800584c:	686b      	ldr	r3, [r5, #4]
 800584e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005852:	d009      	beq.n	8005868 <HAL_TIM_ConfigClockSource+0x1b4>
 8005854:	f033 0202 	bics.w	r2, r3, #2
 8005858:	d006      	beq.n	8005868 <HAL_TIM_ConfigClockSource+0x1b4>
 800585a:	2b0a      	cmp	r3, #10
 800585c:	d004      	beq.n	8005868 <HAL_TIM_ConfigClockSource+0x1b4>
 800585e:	4855      	ldr	r0, [pc, #340]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 8005860:	f241 4151 	movw	r1, #5201	; 0x1451
 8005864:	f7fc fa04 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005868:	68e8      	ldr	r0, [r5, #12]
 800586a:	280f      	cmp	r0, #15
 800586c:	f200 813b 	bhi.w	8005ae6 <HAL_TIM_ConfigClockSource+0x432>
      TIM_ETR_SetConfig(htim->Instance,
 8005870:	6822      	ldr	r2, [r4, #0]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005872:	68ab      	ldr	r3, [r5, #8]
 8005874:	6891      	ldr	r1, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005876:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005878:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800587c:	432b      	orrs	r3, r5
 800587e:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005880:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005884:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005886:	6893      	ldr	r3, [r2, #8]
 8005888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800588c:	6093      	str	r3, [r2, #8]
      break;
 800588e:	e781      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8005890:	2b70      	cmp	r3, #112	; 0x70
 8005892:	f47f af7f 	bne.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005896:	4b46      	ldr	r3, [pc, #280]	; (80059b0 <HAL_TIM_ConfigClockSource+0x2fc>)
 8005898:	429a      	cmp	r2, r3
 800589a:	d017      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 800589c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80058a0:	d014      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 80058a2:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d010      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 80058aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d00c      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 80058b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d008      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 80058ba:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80058be:	429a      	cmp	r2, r3
 80058c0:	d004      	beq.n	80058cc <HAL_TIM_ConfigClockSource+0x218>
 80058c2:	483c      	ldr	r0, [pc, #240]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 80058c4:	f241 4135 	movw	r1, #5173	; 0x1435
 80058c8:	f7fc f9d2 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80058cc:	68ab      	ldr	r3, [r5, #8]
 80058ce:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 80058d2:	d004      	beq.n	80058de <HAL_TIM_ConfigClockSource+0x22a>
 80058d4:	4837      	ldr	r0, [pc, #220]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 80058d6:	f241 4138 	movw	r1, #5176	; 0x1438
 80058da:	f7fc f9c9 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80058de:	686b      	ldr	r3, [r5, #4]
 80058e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058e4:	d009      	beq.n	80058fa <HAL_TIM_ConfigClockSource+0x246>
 80058e6:	f033 0202 	bics.w	r2, r3, #2
 80058ea:	d006      	beq.n	80058fa <HAL_TIM_ConfigClockSource+0x246>
 80058ec:	2b0a      	cmp	r3, #10
 80058ee:	d004      	beq.n	80058fa <HAL_TIM_ConfigClockSource+0x246>
 80058f0:	4830      	ldr	r0, [pc, #192]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 80058f2:	f241 4139 	movw	r1, #5177	; 0x1439
 80058f6:	f7fc f9bb 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80058fa:	68e8      	ldr	r0, [r5, #12]
 80058fc:	280f      	cmp	r0, #15
 80058fe:	f200 80eb 	bhi.w	8005ad8 <HAL_TIM_ConfigClockSource+0x424>
      TIM_ETR_SetConfig(htim->Instance,
 8005902:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005904:	68ab      	ldr	r3, [r5, #8]
 8005906:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005908:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800590a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800590e:	432b      	orrs	r3, r5
 8005910:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005912:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8005916:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005918:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800591a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800591e:	6093      	str	r3, [r2, #8]
      break;
 8005920:	e738      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8005922:	6802      	ldr	r2, [r0, #0]
 8005924:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005926:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800592a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800592e:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005930:	4b1f      	ldr	r3, [pc, #124]	; (80059b0 <HAL_TIM_ConfigClockSource+0x2fc>)
 8005932:	429a      	cmp	r2, r3
 8005934:	f43f af2e 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 8005938:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800593c:	f43f af2a 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 8005940:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005944:	429a      	cmp	r2, r3
 8005946:	f43f af25 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 800594a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800594e:	429a      	cmp	r2, r3
 8005950:	f43f af20 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 8005954:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005958:	429a      	cmp	r2, r3
 800595a:	f43f af1b 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 800595e:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005962:	429a      	cmp	r2, r3
 8005964:	f43f af16 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 8005968:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800596c:	429a      	cmp	r2, r3
 800596e:	f43f af11 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 8005972:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005976:	429a      	cmp	r2, r3
 8005978:	f43f af0c 	beq.w	8005794 <HAL_TIM_ConfigClockSource+0xe0>
 800597c:	480d      	ldr	r0, [pc, #52]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 800597e:	f241 412e 	movw	r1, #5166	; 0x142e
 8005982:	f7fc f975 	bl	8001c70 <assert_failed>
 8005986:	e705      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8005988:	6802      	ldr	r2, [r0, #0]
 800598a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800598c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005990:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005994:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005996:	e739      	b.n	800580c <HAL_TIM_ConfigClockSource+0x158>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005998:	2a40      	cmp	r2, #64	; 0x40
 800599a:	f43f aea6 	beq.w	80056ea <HAL_TIM_ConfigClockSource+0x36>
 800599e:	4805      	ldr	r0, [pc, #20]	; (80059b4 <HAL_TIM_ConfigClockSource+0x300>)
 80059a0:	f241 4122 	movw	r1, #5154	; 0x1422
 80059a4:	f7fc f964 	bl	8001c70 <assert_failed>
 80059a8:	682b      	ldr	r3, [r5, #0]
 80059aa:	e69e      	b.n	80056ea <HAL_TIM_ConfigClockSource+0x36>
  __HAL_LOCK(htim);
 80059ac:	2002      	movs	r0, #2
}
 80059ae:	4770      	bx	lr
 80059b0:	40010000 	.word	0x40010000
 80059b4:	0800abb0 	.word	0x0800abb0
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80059b8:	4b55      	ldr	r3, [pc, #340]	; (8005b10 <HAL_TIM_ConfigClockSource+0x45c>)
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d017      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059be:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80059c2:	d014      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059c4:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d010      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d00c      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059d8:	429a      	cmp	r2, r3
 80059da:	d008      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059dc:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d004      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x33a>
 80059e4:	484b      	ldr	r0, [pc, #300]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 80059e6:	f241 4181 	movw	r1, #5249	; 0x1481
 80059ea:	f7fc f941 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80059ee:	686b      	ldr	r3, [r5, #4]
 80059f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059f4:	d009      	beq.n	8005a0a <HAL_TIM_ConfigClockSource+0x356>
 80059f6:	f033 0202 	bics.w	r2, r3, #2
 80059fa:	d006      	beq.n	8005a0a <HAL_TIM_ConfigClockSource+0x356>
 80059fc:	2b0a      	cmp	r3, #10
 80059fe:	d004      	beq.n	8005a0a <HAL_TIM_ConfigClockSource+0x356>
 8005a00:	4844      	ldr	r0, [pc, #272]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005a02:	f241 4184 	movw	r1, #5252	; 0x1484
 8005a06:	f7fc f933 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005a0a:	68ee      	ldr	r6, [r5, #12]
 8005a0c:	2e0f      	cmp	r6, #15
 8005a0e:	d871      	bhi.n	8005af4 <HAL_TIM_ConfigClockSource+0x440>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8005a14:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a16:	6a1d      	ldr	r5, [r3, #32]
 8005a18:	f025 0501 	bic.w	r5, r5, #1
 8005a1c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a1e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a20:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a24:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a28:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8005a2c:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a30:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005a32:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a38:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8005a3c:	609a      	str	r2, [r3, #8]
}
 8005a3e:	e6a9      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005a40:	4b33      	ldr	r3, [pc, #204]	; (8005b10 <HAL_TIM_ConfigClockSource+0x45c>)
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d017      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a46:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005a4a:	d014      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a4c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d010      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d00c      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d008      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a64:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d004      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x3c2>
 8005a6c:	4829      	ldr	r0, [pc, #164]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005a6e:	f241 4171 	movw	r1, #5233	; 0x1471
 8005a72:	f7fc f8fd 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005a76:	686b      	ldr	r3, [r5, #4]
 8005a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a7c:	d009      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x3de>
 8005a7e:	f033 0202 	bics.w	r2, r3, #2
 8005a82:	d006      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x3de>
 8005a84:	2b0a      	cmp	r3, #10
 8005a86:	d004      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x3de>
 8005a88:	4822      	ldr	r0, [pc, #136]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005a8a:	f241 4174 	movw	r1, #5236	; 0x1474
 8005a8e:	f7fc f8ef 	bl	8001c70 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005a92:	68ee      	ldr	r6, [r5, #12]
 8005a94:	2e0f      	cmp	r6, #15
 8005a96:	d818      	bhi.n	8005aca <HAL_TIM_ConfigClockSource+0x416>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a9c:	6a18      	ldr	r0, [r3, #32]
 8005a9e:	f020 0010 	bic.w	r0, r0, #16
 8005aa2:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aa4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8005aa6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aa8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005aac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ab0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ab4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005ab8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aba:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005abc:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005abe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ac2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8005ac6:	609a      	str	r2, [r3, #8]
}
 8005ac8:	e664      	b.n	8005794 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005aca:	4812      	ldr	r0, [pc, #72]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005acc:	f241 4175 	movw	r1, #5237	; 0x1475
 8005ad0:	f7fc f8ce 	bl	8001c70 <assert_failed>
 8005ad4:	68ee      	ldr	r6, [r5, #12]
 8005ad6:	e7df      	b.n	8005a98 <HAL_TIM_ConfigClockSource+0x3e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005ad8:	480e      	ldr	r0, [pc, #56]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005ada:	f241 413a 	movw	r1, #5178	; 0x143a
 8005ade:	f7fc f8c7 	bl	8001c70 <assert_failed>
 8005ae2:	68e8      	ldr	r0, [r5, #12]
 8005ae4:	e70d      	b.n	8005902 <HAL_TIM_ConfigClockSource+0x24e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005ae6:	480b      	ldr	r0, [pc, #44]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005ae8:	f241 4152 	movw	r1, #5202	; 0x1452
 8005aec:	f7fc f8c0 	bl	8001c70 <assert_failed>
 8005af0:	68e8      	ldr	r0, [r5, #12]
 8005af2:	e6bd      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005af4:	4807      	ldr	r0, [pc, #28]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005af6:	f241 4185 	movw	r1, #5253	; 0x1485
 8005afa:	f7fc f8b9 	bl	8001c70 <assert_failed>
 8005afe:	68ee      	ldr	r6, [r5, #12]
 8005b00:	e786      	b.n	8005a10 <HAL_TIM_ConfigClockSource+0x35c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005b02:	4804      	ldr	r0, [pc, #16]	; (8005b14 <HAL_TIM_ConfigClockSource+0x460>)
 8005b04:	f241 4165 	movw	r1, #5221	; 0x1465
 8005b08:	f7fc f8b2 	bl	8001c70 <assert_failed>
 8005b0c:	68ee      	ldr	r6, [r5, #12]
 8005b0e:	e62a      	b.n	8005766 <HAL_TIM_ConfigClockSource+0xb2>
 8005b10:	40010000 	.word	0x40010000
 8005b14:	0800abb0 	.word	0x0800abb0

08005b18 <HAL_TIM_OC_DelayElapsedCallback>:
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop

08005b1c <HAL_TIM_IC_CaptureCallback>:
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop

08005b20 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop

08005b24 <HAL_TIM_TriggerCallback>:
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop

08005b28 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b28:	6803      	ldr	r3, [r0, #0]
 8005b2a:	691a      	ldr	r2, [r3, #16]
 8005b2c:	0791      	lsls	r1, r2, #30
{
 8005b2e:	b510      	push	{r4, lr}
 8005b30:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b32:	d502      	bpl.n	8005b3a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	0792      	lsls	r2, r2, #30
 8005b38:	d45f      	bmi.n	8005bfa <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	0750      	lsls	r0, r2, #29
 8005b3e:	d502      	bpl.n	8005b46 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b40:	68da      	ldr	r2, [r3, #12]
 8005b42:	0751      	lsls	r1, r2, #29
 8005b44:	d446      	bmi.n	8005bd4 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b46:	691a      	ldr	r2, [r3, #16]
 8005b48:	0712      	lsls	r2, r2, #28
 8005b4a:	d502      	bpl.n	8005b52 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	0710      	lsls	r0, r2, #28
 8005b50:	d42e      	bmi.n	8005bb0 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b52:	691a      	ldr	r2, [r3, #16]
 8005b54:	06d2      	lsls	r2, r2, #27
 8005b56:	d502      	bpl.n	8005b5e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	06d0      	lsls	r0, r2, #27
 8005b5c:	d418      	bmi.n	8005b90 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	07d1      	lsls	r1, r2, #31
 8005b62:	d502      	bpl.n	8005b6a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	07d2      	lsls	r2, r2, #31
 8005b68:	d45d      	bmi.n	8005c26 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b6a:	691a      	ldr	r2, [r3, #16]
 8005b6c:	0610      	lsls	r0, r2, #24
 8005b6e:	d502      	bpl.n	8005b76 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	0611      	lsls	r1, r2, #24
 8005b74:	d45f      	bmi.n	8005c36 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b76:	691a      	ldr	r2, [r3, #16]
 8005b78:	0652      	lsls	r2, r2, #25
 8005b7a:	d502      	bpl.n	8005b82 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	0650      	lsls	r0, r2, #25
 8005b80:	d461      	bmi.n	8005c46 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b82:	691a      	ldr	r2, [r3, #16]
 8005b84:	0691      	lsls	r1, r2, #26
 8005b86:	d502      	bpl.n	8005b8e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	0692      	lsls	r2, r2, #26
 8005b8c:	d443      	bmi.n	8005c16 <HAL_TIM_IRQHandler+0xee>
}
 8005b8e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b90:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b94:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b96:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b98:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005ba0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ba2:	d064      	beq.n	8005c6e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ba4:	f7ff ffba 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba8:	2200      	movs	r2, #0
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	7722      	strb	r2, [r4, #28]
 8005bae:	e7d6      	b.n	8005b5e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bb0:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bb4:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bb6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bb8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bba:	69db      	ldr	r3, [r3, #28]
 8005bbc:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005bbe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bc0:	d152      	bne.n	8005c68 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc2:	f7ff ffa9 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f7ff ffaa 	bl	8005b20 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bcc:	2200      	movs	r2, #0
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	7722      	strb	r2, [r4, #28]
 8005bd2:	e7be      	b.n	8005b52 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005bd4:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bd8:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005bda:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bdc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005be4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005be6:	d13c      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be8:	f7ff ff96 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bec:	4620      	mov	r0, r4
 8005bee:	f7ff ff97 	bl	8005b20 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	7722      	strb	r2, [r4, #28]
 8005bf8:	e7a5      	b.n	8005b46 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005bfa:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bfe:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c00:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c02:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	079b      	lsls	r3, r3, #30
 8005c08:	d025      	beq.n	8005c56 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8005c0a:	f7ff ff87 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c0e:	2200      	movs	r2, #0
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	7722      	strb	r2, [r4, #28]
 8005c14:	e791      	b.n	8005b3a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c16:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005c1a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c1c:	611a      	str	r2, [r3, #16]
}
 8005c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005c22:	f000 bac9 	b.w	80061b8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c26:	f06f 0201 	mvn.w	r2, #1
 8005c2a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f7fc f98b 	bl	8001f48 <HAL_TIM_PeriodElapsedCallback>
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	e799      	b.n	8005b6a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c36:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c3a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f000 fabd 	bl	80061bc <HAL_TIMEx_BreakCallback>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	e797      	b.n	8005b76 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c4a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f7ff ff69 	bl	8005b24 <HAL_TIM_TriggerCallback>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	e795      	b.n	8005b82 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c56:	f7ff ff5f 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	f7ff ff60 	bl	8005b20 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c60:	e7d5      	b.n	8005c0e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005c62:	f7ff ff5b 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 8005c66:	e7c4      	b.n	8005bf2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005c68:	f7ff ff58 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 8005c6c:	e7ae      	b.n	8005bcc <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c6e:	f7ff ff53 	bl	8005b18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c72:	4620      	mov	r0, r4
 8005c74:	f7ff ff54 	bl	8005b20 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c78:	e796      	b.n	8005ba8 <HAL_TIM_IRQHandler+0x80>
 8005c7a:	bf00      	nop

08005c7c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c7c:	6a03      	ldr	r3, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c7e:	688a      	ldr	r2, [r1, #8]
{
 8005c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c84:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c86:	f023 0310 	bic.w	r3, r3, #16
 8005c8a:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8005c8c:	6a25      	ldr	r5, [r4, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c8e:	4823      	ldr	r0, [pc, #140]	; (8005d1c <TIM_OC2_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8005c90:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c94:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c96:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC2P;
 8005c98:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c9c:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ca0:	4284      	cmp	r4, r0
{
 8005ca2:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ca4:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ca8:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cac:	d007      	beq.n	8005cbe <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 8005cae:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8005cb0:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005cb4:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005cb6:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005cb8:	6225      	str	r5, [r4, #32]
}
 8005cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005cbe:	68ca      	ldr	r2, [r1, #12]
 8005cc0:	f032 0308 	bics.w	r3, r2, #8
 8005cc4:	d115      	bne.n	8005cf2 <TIM_OC2_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005cc6:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cc8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ccc:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005cd0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cd4:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005cd8:	d119      	bne.n	8005d0e <TIM_OC2_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8005ce0:	d10e      	bne.n	8005d00 <TIM_OC2_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ce2:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ce4:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 8005ce8:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cec:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 8005cf0:	e7dd      	b.n	8005cae <TIM_OC2_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005cf2:	480b      	ldr	r0, [pc, #44]	; (8005d20 <TIM_OC2_SetConfig+0xa4>)
 8005cf4:	f641 2153 	movw	r1, #6739	; 0x1a53
 8005cf8:	f7fb ffba 	bl	8001c70 <assert_failed>
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	e7e2      	b.n	8005cc6 <TIM_OC2_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005d00:	4807      	ldr	r0, [pc, #28]	; (8005d20 <TIM_OC2_SetConfig+0xa4>)
 8005d02:	f641 2162 	movw	r1, #6754	; 0x1a62
 8005d06:	f7fb ffb3 	bl	8001c70 <assert_failed>
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	e7e9      	b.n	8005ce2 <TIM_OC2_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005d0e:	4804      	ldr	r0, [pc, #16]	; (8005d20 <TIM_OC2_SetConfig+0xa4>)
 8005d10:	f641 2161 	movw	r1, #6753	; 0x1a61
 8005d14:	f7fb ffac 	bl	8001c70 <assert_failed>
 8005d18:	e7df      	b.n	8005cda <TIM_OC2_SetConfig+0x5e>
 8005d1a:	bf00      	nop
 8005d1c:	40010000 	.word	0x40010000
 8005d20:	0800abb0 	.word	0x0800abb0

08005d24 <HAL_TIM_PWM_ConfigChannel>:
{
 8005d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_CHANNELS(Channel));
 8005d28:	f032 030c 	bics.w	r3, r2, #12
{
 8005d2c:	4616      	mov	r6, r2
 8005d2e:	4605      	mov	r5, r0
 8005d30:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8005d32:	d002      	beq.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x16>
 8005d34:	2a3c      	cmp	r2, #60	; 0x3c
 8005d36:	f040 80fb 	bne.w	8005f30 <HAL_TIM_PWM_ConfigChannel+0x20c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	f023 0310 	bic.w	r3, r3, #16
 8005d40:	2b60      	cmp	r3, #96	; 0x60
 8005d42:	d004      	beq.n	8005d4e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005d44:	48a3      	ldr	r0, [pc, #652]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005d46:	f241 0118 	movw	r1, #4120	; 0x1018
 8005d4a:	f7fb ff91 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8005d4e:	68a3      	ldr	r3, [r4, #8]
 8005d50:	f033 0302 	bics.w	r3, r3, #2
 8005d54:	d004      	beq.n	8005d60 <HAL_TIM_PWM_ConfigChannel+0x3c>
 8005d56:	489f      	ldr	r0, [pc, #636]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005d58:	f241 0119 	movw	r1, #4121	; 0x1019
 8005d5c:	f7fb ff88 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8005d60:	6923      	ldr	r3, [r4, #16]
 8005d62:	f033 0304 	bics.w	r3, r3, #4
 8005d66:	d004      	beq.n	8005d72 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8005d68:	489a      	ldr	r0, [pc, #616]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005d6a:	f241 011a 	movw	r1, #4122	; 0x101a
 8005d6e:	f7fb ff7f 	bl	8001c70 <assert_failed>
  __HAL_LOCK(htim);
 8005d72:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	f000 80e0 	beq.w	8005f3c <HAL_TIM_PWM_ConfigChannel+0x218>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8005d82:	2e0c      	cmp	r6, #12
 8005d84:	d83f      	bhi.n	8005e06 <HAL_TIM_PWM_ConfigChannel+0xe2>
 8005d86:	e8df f006 	tbb	[pc, r6]
 8005d8a:	3e44      	.short	0x3e44
 8005d8c:	3e7a3e3e 	.word	0x3e7a3e3e
 8005d90:	3ea93e3e 	.word	0x3ea93e3e
 8005d94:	3e3e      	.short	0x3e3e
 8005d96:	07          	.byte	0x07
 8005d97:	00          	.byte	0x00
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8005d98:	682b      	ldr	r3, [r5, #0]
 8005d9a:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>
 8005d9e:	454b      	cmp	r3, r9
 8005da0:	f000 80cf 	beq.w	8005f42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da8:	d007      	beq.n	8005dba <HAL_TIM_PWM_ConfigChannel+0x96>
 8005daa:	4a8b      	ldr	r2, [pc, #556]	; (8005fd8 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d004      	beq.n	8005dba <HAL_TIM_PWM_ConfigChannel+0x96>
 8005db0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005db4:	4293      	cmp	r3, r2
 8005db6:	f040 80e1 	bne.w	8005f7c <HAL_TIM_PWM_ConfigChannel+0x258>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dba:	6a1a      	ldr	r2, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dbc:	68a0      	ldr	r0, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dbe:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dc0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005dc4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8005dc6:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005dc8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005dcc:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8005dce:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dd2:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dd6:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dda:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dde:	461a      	mov	r2, r3
  TIMx->CCR4 = OC_Config->Pulse;
 8005de0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR2 = tmpcr2;
 8005de2:	f8c3 8004 	str.w	r8, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005de6:	61de      	str	r6, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005de8:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8005dea:	621f      	str	r7, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dec:	69d1      	ldr	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005dee:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005df0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8005df4:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005df6:	69d1      	ldr	r1, [r2, #28]
 8005df8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005dfc:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005dfe:	69d3      	ldr	r3, [r2, #28]
 8005e00:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005e04:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 8005e06:	2300      	movs	r3, #0
 8005e08:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return HAL_OK;
 8005e0c:	4618      	mov	r0, r3
}
 8005e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005e12:	6828      	ldr	r0, [r5, #0]
 8005e14:	4b71      	ldr	r3, [pc, #452]	; (8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005e16:	4298      	cmp	r0, r3
 8005e18:	d020      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e1a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005e1e:	d01d      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e20:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005e24:	4298      	cmp	r0, r3
 8005e26:	d019      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e2c:	4298      	cmp	r0, r3
 8005e2e:	d015      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e34:	4298      	cmp	r0, r3
 8005e36:	d011      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e38:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005e3c:	4298      	cmp	r0, r3
 8005e3e:	d00d      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e44:	4298      	cmp	r0, r3
 8005e46:	d009      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e4c:	4298      	cmp	r0, r3
 8005e4e:	d005      	beq.n	8005e5c <HAL_TIM_PWM_ConfigChannel+0x138>
 8005e50:	4860      	ldr	r0, [pc, #384]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005e52:	f241 0124 	movw	r1, #4132	; 0x1024
 8005e56:	f7fb ff0b 	bl	8001c70 <assert_failed>
 8005e5a:	6828      	ldr	r0, [r5, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	f7ff f979 	bl	8005154 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e62:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e64:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e66:	6999      	ldr	r1, [r3, #24]
 8005e68:	f041 0108 	orr.w	r1, r1, #8
 8005e6c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e6e:	6999      	ldr	r1, [r3, #24]
 8005e70:	f021 0104 	bic.w	r1, r1, #4
 8005e74:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e76:	699a      	ldr	r2, [r3, #24]
 8005e78:	4302      	orrs	r2, r0
 8005e7a:	619a      	str	r2, [r3, #24]
      break;
 8005e7c:	e7c3      	b.n	8005e06 <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005e7e:	6828      	ldr	r0, [r5, #0]
 8005e80:	4b56      	ldr	r3, [pc, #344]	; (8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005e82:	4298      	cmp	r0, r3
 8005e84:	d018      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005e86:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005e8a:	d015      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005e8c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005e90:	4298      	cmp	r0, r3
 8005e92:	d011      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005e94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e98:	4298      	cmp	r0, r3
 8005e9a:	d00d      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005e9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ea0:	4298      	cmp	r0, r3
 8005ea2:	d009      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005ea4:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8005ea8:	4298      	cmp	r0, r3
 8005eaa:	d005      	beq.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x194>
 8005eac:	4849      	ldr	r0, [pc, #292]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005eae:	f241 0135 	movw	r1, #4149	; 0x1035
 8005eb2:	f7fb fedd 	bl	8001c70 <assert_failed>
 8005eb6:	6828      	ldr	r0, [r5, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005eb8:	4621      	mov	r1, r4
 8005eba:	f7ff fedf 	bl	8005c7c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ebe:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ec0:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ec2:	6999      	ldr	r1, [r3, #24]
 8005ec4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8005ec8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005eca:	6999      	ldr	r1, [r3, #24]
 8005ecc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005ed0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ed2:	699a      	ldr	r2, [r3, #24]
 8005ed4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8005ed8:	619a      	str	r2, [r3, #24]
      break;
 8005eda:	e794      	b.n	8005e06 <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8005edc:	6828      	ldr	r0, [r5, #0]
 8005ede:	4b3f      	ldr	r3, [pc, #252]	; (8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005ee0:	4298      	cmp	r0, r3
 8005ee2:	d014      	beq.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8005ee4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005ee8:	d011      	beq.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8005eea:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8005eee:	4298      	cmp	r0, r3
 8005ef0:	d00d      	beq.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8005ef2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ef6:	4298      	cmp	r0, r3
 8005ef8:	d009      	beq.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8005efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005efe:	4298      	cmp	r0, r3
 8005f00:	d005      	beq.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8005f02:	4834      	ldr	r0, [pc, #208]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005f04:	f241 0146 	movw	r1, #4166	; 0x1046
 8005f08:	f7fb feb2 	bl	8001c70 <assert_failed>
 8005f0c:	6828      	ldr	r0, [r5, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f0e:	4621      	mov	r1, r4
 8005f10:	f7ff f972 	bl	80051f8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f14:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f16:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f18:	69d9      	ldr	r1, [r3, #28]
 8005f1a:	f041 0108 	orr.w	r1, r1, #8
 8005f1e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f20:	69d9      	ldr	r1, [r3, #28]
 8005f22:	f021 0104 	bic.w	r1, r1, #4
 8005f26:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f28:	69da      	ldr	r2, [r3, #28]
 8005f2a:	4302      	orrs	r2, r0
 8005f2c:	61da      	str	r2, [r3, #28]
      break;
 8005f2e:	e76a      	b.n	8005e06 <HAL_TIM_PWM_ConfigChannel+0xe2>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005f30:	4828      	ldr	r0, [pc, #160]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005f32:	f241 0117 	movw	r1, #4119	; 0x1017
 8005f36:	f7fb fe9b 	bl	8001c70 <assert_failed>
 8005f3a:	e6fe      	b.n	8005d3a <HAL_TIM_PWM_ConfigChannel+0x16>
  __HAL_LOCK(htim);
 8005f3c:	2002      	movs	r0, #2
}
 8005f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f48:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8005f4a:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005f4c:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005f50:	69de      	ldr	r6, [r3, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f52:	68a2      	ldr	r2, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f54:	6823      	ldr	r3, [r4, #0]
  tmpccer &= ~TIM_CCER_CC4P;
 8005f56:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f5a:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f5e:	ea47 3702 	orr.w	r7, r7, r2, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f62:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005f66:	6961      	ldr	r1, [r4, #20]
 8005f68:	f431 7380 	bics.w	r3, r1, #256	; 0x100
 8005f6c:	d129      	bne.n	8005fc2 <HAL_TIM_PWM_ConfigChannel+0x29e>
 8005f6e:	4a1b      	ldr	r2, [pc, #108]	; (8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f70:	4b1a      	ldr	r3, [pc, #104]	; (8005fdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f72:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f76:	ea48 1881 	orr.w	r8, r8, r1, lsl #6
 8005f7a:	e731      	b.n	8005de0 <HAL_TIM_PWM_ConfigChannel+0xbc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8005f7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f80:	4293      	cmp	r3, r2
 8005f82:	f43f af1a 	beq.w	8005dba <HAL_TIM_PWM_ConfigChannel+0x96>
 8005f86:	4813      	ldr	r0, [pc, #76]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005f88:	f241 0157 	movw	r1, #4183	; 0x1057
 8005f8c:	f7fb fe70 	bl	8001c70 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f90:	682b      	ldr	r3, [r5, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f92:	68a0      	ldr	r0, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f94:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f96:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f98:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f9c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8005f9e:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005fa0:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005fa4:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8005fa6:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005faa:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fae:	454b      	cmp	r3, r9
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fb0:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fb4:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb8:	bf18      	it	ne
 8005fba:	461a      	movne	r2, r3
 8005fbc:	f47f af10 	bne.w	8005de0 <HAL_TIM_PWM_ConfigChannel+0xbc>
 8005fc0:	e7d1      	b.n	8005f66 <HAL_TIM_PWM_ConfigChannel+0x242>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005fc2:	f641 21ea 	movw	r1, #6890	; 0x1aea
 8005fc6:	4803      	ldr	r0, [pc, #12]	; (8005fd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005fc8:	f7fb fe52 	bl	8001c70 <assert_failed>
 8005fcc:	6961      	ldr	r1, [r4, #20]
 8005fce:	682a      	ldr	r2, [r5, #0]
 8005fd0:	e7ce      	b.n	8005f70 <HAL_TIM_PWM_ConfigChannel+0x24c>
 8005fd2:	bf00      	nop
 8005fd4:	0800abb0 	.word	0x0800abb0
 8005fd8:	40000400 	.word	0x40000400
 8005fdc:	40010000 	.word	0x40010000

08005fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fe0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005fe2:	4a32      	ldr	r2, [pc, #200]	; (80060ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005fe4:	6803      	ldr	r3, [r0, #0]
 8005fe6:	4293      	cmp	r3, r2
{
 8005fe8:	4604      	mov	r4, r0
 8005fea:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005fec:	d013      	beq.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8005fee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff2:	d010      	beq.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8005ff4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00c      	beq.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8005ffc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006000:	4293      	cmp	r3, r2
 8006002:	d008      	beq.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8006004:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006008:	4293      	cmp	r3, r2
 800600a:	d004      	beq.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800600c:	4828      	ldr	r0, [pc, #160]	; (80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800600e:	f240 7177 	movw	r1, #1911	; 0x777
 8006012:	f7fb fe2d 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006016:	682b      	ldr	r3, [r5, #0]
 8006018:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800601c:	d006      	beq.n	800602c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800601e:	2b40      	cmp	r3, #64	; 0x40
 8006020:	d004      	beq.n	800602c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006022:	4823      	ldr	r0, [pc, #140]	; (80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006024:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 8006028:	f7fb fe22 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800602c:	686b      	ldr	r3, [r5, #4]
 800602e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006032:	d12f      	bne.n	8006094 <HAL_TIMEx_MasterConfigSynchronization+0xb4>

  /* Check input state */
  __HAL_LOCK(htim);
 8006034:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006038:	2b01      	cmp	r3, #1
 800603a:	d034      	beq.n	80060a6 <HAL_TIMEx_MasterConfigSynchronization+0xc6>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800603c:	6823      	ldr	r3, [r4, #0]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800603e:	481b      	ldr	r0, [pc, #108]	; (80060ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	2202      	movs	r2, #2
 8006042:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8006046:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006048:	6829      	ldr	r1, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800604a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800604e:	430a      	orrs	r2, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006050:	4283      	cmp	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 8006052:	6899      	ldr	r1, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8006054:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006056:	d011      	beq.n	800607c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800605c:	d00e      	beq.n	800607c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800605e:	4a15      	ldr	r2, [pc, #84]	; (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00b      	beq.n	800607c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006064:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800606c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006070:	4293      	cmp	r3, r2
 8006072:	d003      	beq.n	800607c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006074:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006078:	4293      	cmp	r3, r2
 800607a:	d104      	bne.n	8006086 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800607c:	686a      	ldr	r2, [r5, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800607e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006082:	4311      	orrs	r1, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006084:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006086:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006088:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800608a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800608e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 8006092:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006094:	4806      	ldr	r0, [pc, #24]	; (80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006096:	f240 7179 	movw	r1, #1913	; 0x779
 800609a:	f7fb fde9 	bl	8001c70 <assert_failed>
  __HAL_LOCK(htim);
 800609e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d1ca      	bne.n	800603c <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 80060a6:	2002      	movs	r0, #2
}
 80060a8:	bd38      	pop	{r3, r4, r5, pc}
 80060aa:	bf00      	nop
 80060ac:	40010000 	.word	0x40010000
 80060b0:	0800abe8 	.word	0x0800abe8
 80060b4:	40000400 	.word	0x40000400

080060b8 <HAL_TIMEx_ConfigBreakDeadTime>:
{
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80060b8:	4b3d      	ldr	r3, [pc, #244]	; (80061b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80060ba:	6802      	ldr	r2, [r0, #0]
 80060bc:	429a      	cmp	r2, r3
{
 80060be:	b570      	push	{r4, r5, r6, lr}
 80060c0:	4604      	mov	r4, r0
 80060c2:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80060c4:	d004      	beq.n	80060d0 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 80060c6:	483b      	ldr	r0, [pc, #236]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80060c8:	f240 71b4 	movw	r1, #1972	; 0x7b4
 80060cc:	f7fb fdd0 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80060d6:	d159      	bne.n	800618c <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80060d8:	686b      	ldr	r3, [r5, #4]
 80060da:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80060de:	d14f      	bne.n	8006180 <HAL_TIMEx_ConfigBreakDeadTime+0xc8>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 80060e0:	68ab      	ldr	r3, [r5, #8]
 80060e2:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80060e6:	d004      	beq.n	80060f2 <HAL_TIMEx_ConfigBreakDeadTime+0x3a>
 80060e8:	4832      	ldr	r0, [pc, #200]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80060ea:	f240 71b7 	movw	r1, #1975	; 0x7b7
 80060ee:	f7fb fdbf 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80060f2:	68eb      	ldr	r3, [r5, #12]
 80060f4:	2bff      	cmp	r3, #255	; 0xff
 80060f6:	d834      	bhi.n	8006162 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80060f8:	692b      	ldr	r3, [r5, #16]
 80060fa:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80060fe:	d139      	bne.n	8006174 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8006100:	696b      	ldr	r3, [r5, #20]
 8006102:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8006106:	d004      	beq.n	8006112 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8006108:	482a      	ldr	r0, [pc, #168]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800610a:	f240 71ba 	movw	r1, #1978	; 0x7ba
 800610e:	f7fb fdaf 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8006112:	69eb      	ldr	r3, [r5, #28]
 8006114:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8006118:	d13e      	bne.n	8006198 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>

  /* Check input state */
  __HAL_LOCK(htim);
 800611a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800611e:	2b01      	cmp	r3, #1
 8006120:	d043      	beq.n	80061aa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006122:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006126:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800612a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800612e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006130:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006134:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006136:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800613a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800613e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006140:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006144:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800614a:	69e9      	ldr	r1, [r5, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800614c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800614e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006150:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006154:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8006156:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006158:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800615a:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 800615e:	4608      	mov	r0, r1
}
 8006160:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8006162:	4814      	ldr	r0, [pc, #80]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006164:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8006168:	f7fb fd82 	bl	8001c70 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800616c:	692b      	ldr	r3, [r5, #16]
 800616e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8006172:	d0c5      	beq.n	8006100 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8006174:	480f      	ldr	r0, [pc, #60]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006176:	f240 71b9 	movw	r1, #1977	; 0x7b9
 800617a:	f7fb fd79 	bl	8001c70 <assert_failed>
 800617e:	e7bf      	b.n	8006100 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8006180:	480c      	ldr	r0, [pc, #48]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8006182:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8006186:	f7fb fd73 	bl	8001c70 <assert_failed>
 800618a:	e7a9      	b.n	80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0x28>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800618c:	4809      	ldr	r0, [pc, #36]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800618e:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8006192:	f7fb fd6d 	bl	8001c70 <assert_failed>
 8006196:	e79f      	b.n	80060d8 <HAL_TIMEx_ConfigBreakDeadTime+0x20>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8006198:	4806      	ldr	r0, [pc, #24]	; (80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800619a:	f240 71bb 	movw	r1, #1979	; 0x7bb
 800619e:	f7fb fd67 	bl	8001c70 <assert_failed>
  __HAL_LOCK(htim);
 80061a2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d1bb      	bne.n	8006122 <HAL_TIMEx_ConfigBreakDeadTime+0x6a>
 80061aa:	2002      	movs	r0, #2
}
 80061ac:	bd70      	pop	{r4, r5, r6, pc}
 80061ae:	bf00      	nop
 80061b0:	40010000 	.word	0x40010000
 80061b4:	0800abe8 	.word	0x0800abe8

080061b8 <HAL_TIMEx_CommutCallback>:
 80061b8:	4770      	bx	lr
 80061ba:	bf00      	nop

080061bc <HAL_TIMEx_BreakCallback>:
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop

080061c0 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 80061c0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
  hci_disconnection_complete_event(rp0->Status,
 80061c2:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80061c6:	78c2      	ldrb	r2, [r0, #3]
 80061c8:	7800      	ldrb	r0, [r0, #0]
 80061ca:	f7fb f87d 	bl	80012c8 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
}
 80061ce:	2000      	movs	r0, #0
 80061d0:	bd08      	pop	{r3, pc}
 80061d2:	bf00      	nop

080061d4 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 80061d4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
  hci_encryption_change_event(rp0->Status,
 80061d6:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80061da:	78c2      	ldrb	r2, [r0, #3]
 80061dc:	7800      	ldrb	r0, [r0, #0]
 80061de:	f000 faf1 	bl	80067c4 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
}
 80061e2:	2000      	movs	r0, #0
 80061e4:	bd08      	pop	{r3, pc}
 80061e6:	bf00      	nop

080061e8 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 80061e8:	b500      	push	{lr}
 80061ea:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
  hci_read_remote_version_information_complete_event(rp0->Status,
 80061ec:	88c3      	ldrh	r3, [r0, #6]
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	8883      	ldrh	r3, [r0, #4]
 80061f2:	78c2      	ldrb	r2, [r0, #3]
 80061f4:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80061f8:	7800      	ldrb	r0, [r0, #0]
 80061fa:	f000 fae5 	bl	80067c8 <hci_read_remote_version_information_complete_event>
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
}
 80061fe:	2000      	movs	r0, #0
 8006200:	b003      	add	sp, #12
 8006202:	f85d fb04 	ldr.w	pc, [sp], #4
 8006206:	bf00      	nop

08006208 <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 8006208:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
  hci_hardware_error_event(rp0->Hardware_Code);
 800620a:	7800      	ldrb	r0, [r0, #0]
 800620c:	f000 fade 	bl	80067cc <hci_hardware_error_event>

  return status;
}
 8006210:	2000      	movs	r0, #0
 8006212:	bd08      	pop	{r3, pc}

08006214 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 8006214:	b530      	push	{r4, r5, lr}
 8006216:	4602      	mov	r2, r0
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006218:	7800      	ldrb	r0, [r0, #0]
{
 800621a:	b0a1      	sub	sp, #132	; 0x84
 800621c:	4669      	mov	r1, sp
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800621e:	b148      	cbz	r0, 8006234 <hci_number_of_completed_packets_event_process+0x20>
 8006220:	3201      	adds	r2, #1
 8006222:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 8006226:	460b      	mov	r3, r1
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8006228:	f852 4b04 	ldr.w	r4, [r2], #4
 800622c:	f843 4b04 	str.w	r4, [r3], #4
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006230:	429d      	cmp	r5, r3
 8006232:	d1f9      	bne.n	8006228 <hci_number_of_completed_packets_event_process+0x14>
    size += 2;
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
    size += 2;
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 8006234:	f000 facc 	bl	80067d0 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
}
 8006238:	2000      	movs	r0, #0
 800623a:	b021      	add	sp, #132	; 0x84
 800623c:	bd30      	pop	{r4, r5, pc}
 800623e:	bf00      	nop

08006240 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 8006240:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
  hci_data_buffer_overflow_event(rp0->Link_Type);
 8006242:	7800      	ldrb	r0, [r0, #0]
 8006244:	f000 fac6 	bl	80067d4 <hci_data_buffer_overflow_event>

  return status;
}
 8006248:	2000      	movs	r0, #0
 800624a:	bd08      	pop	{r3, pc}

0800624c <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800624c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800624e:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8006252:	7800      	ldrb	r0, [r0, #0]
 8006254:	f000 fac0 	bl	80067d8 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
}
 8006258:	2000      	movs	r0, #0
 800625a:	bd08      	pop	{r3, pc}

0800625c <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800625c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
  aci_blue_initialized_event(rp0->Reason_Code);
 800625e:	7800      	ldrb	r0, [r0, #0]
 8006260:	f000 fb14 	bl	800688c <aci_blue_initialized_event>

  return status;
}
 8006264:	2000      	movs	r0, #0
 8006266:	bd08      	pop	{r3, pc}

08006268 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8006268:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
  aci_blue_events_lost_event(rp0->Lost_Events);
 800626a:	f000 fb11 	bl	8006890 <aci_blue_events_lost_event>

  return status;
}
 800626e:	2000      	movs	r0, #0
 8006270:	bd08      	pop	{r3, pc}
 8006272:	bf00      	nop

08006274 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 8006274:	b570      	push	{r4, r5, r6, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006276:	4603      	mov	r3, r0
{
 8006278:	b088      	sub	sp, #32
 800627a:	4601      	mov	r1, r0
  aci_blue_crash_info_event(rp0->Crash_Type,
 800627c:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8006280:	f813 0b26 	ldrb.w	r0, [r3], #38
 8006284:	f8d1 2021 	ldr.w	r2, [r1, #33]	; 0x21
 8006288:	f8d1 601d 	ldr.w	r6, [r1, #29]
 800628c:	9307      	str	r3, [sp, #28]
 800628e:	f8d1 5019 	ldr.w	r5, [r1, #25]
 8006292:	9406      	str	r4, [sp, #24]
 8006294:	f8d1 4015 	ldr.w	r4, [r1, #21]
 8006298:	9205      	str	r2, [sp, #20]
 800629a:	f8d1 2011 	ldr.w	r2, [r1, #17]
 800629e:	9604      	str	r6, [sp, #16]
 80062a0:	f8d1 300d 	ldr.w	r3, [r1, #13]
 80062a4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80062a8:	e9cd 3200 	strd	r3, r2, [sp]
 80062ac:	f8d1 3009 	ldr.w	r3, [r1, #9]
 80062b0:	f8d1 2005 	ldr.w	r2, [r1, #5]
 80062b4:	f8d1 1001 	ldr.w	r1, [r1, #1]
 80062b8:	f000 faec 	bl	8006894 <aci_blue_crash_info_event>
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);

  return status;
}
 80062bc:	2000      	movs	r0, #0
 80062be:	b008      	add	sp, #32
 80062c0:	bd70      	pop	{r4, r5, r6, pc}
 80062c2:	bf00      	nop

080062c4 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 80062c4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 80062c6:	f8d0 2002 	ldr.w	r2, [r0, #2]
 80062ca:	7841      	ldrb	r1, [r0, #1]
 80062cc:	7800      	ldrb	r0, [r0, #0]
 80062ce:	f000 fae3 	bl	8006898 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
}
 80062d2:	2000      	movs	r0, #0
 80062d4:	bd08      	pop	{r3, pc}
 80062d6:	bf00      	nop

080062d8 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 80062d8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
  aci_hal_scan_req_report_event(rp0->RSSI,
 80062da:	1c82      	adds	r2, r0, #2
 80062dc:	7841      	ldrb	r1, [r0, #1]
 80062de:	f990 0000 	ldrsb.w	r0, [r0]
 80062e2:	f000 fadb 	bl	800689c <aci_hal_scan_req_report_event>
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);

  return status;
}
 80062e6:	2000      	movs	r0, #0
 80062e8:	bd08      	pop	{r3, pc}
 80062ea:	bf00      	nop

080062ec <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 80062ec:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 80062ee:	1c82      	adds	r2, r0, #2
 80062f0:	7841      	ldrb	r1, [r0, #1]
 80062f2:	7800      	ldrb	r0, [r0, #0]
 80062f4:	f000 fad4 	bl	80068a0 <aci_hal_fw_error_event>
                         rp0->Data_Length,
                         rp0->Data);

  return status;
}
 80062f8:	2000      	movs	r0, #0
 80062fa:	bd08      	pop	{r3, pc}

080062fc <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 80062fc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_limited_discoverable_event();
 80062fe:	f000 fa7f 	bl	8006800 <aci_gap_limited_discoverable_event>

  return status;
}
 8006302:	2000      	movs	r0, #0
 8006304:	bd08      	pop	{r3, pc}
 8006306:	bf00      	nop

08006308 <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8006308:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800630a:	78c2      	ldrb	r2, [r0, #3]
 800630c:	7881      	ldrb	r1, [r0, #2]
 800630e:	8800      	ldrh	r0, [r0, #0]
 8006310:	f000 fa78 	bl	8006804 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
}
 8006314:	2000      	movs	r0, #0
 8006316:	bd08      	pop	{r3, pc}

08006318 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8006318:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800631a:	8800      	ldrh	r0, [r0, #0]
 800631c:	f000 fa74 	bl	8006808 <aci_gap_pass_key_req_event>

  return status;
}
 8006320:	2000      	movs	r0, #0
 8006322:	bd08      	pop	{r3, pc}

08006324 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8006324:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8006326:	8800      	ldrh	r0, [r0, #0]
 8006328:	f000 fa70 	bl	800680c <aci_gap_authorization_req_event>

  return status;
}
 800632c:	2000      	movs	r0, #0
 800632e:	bd08      	pop	{r3, pc}

08006330 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8006330:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_slave_security_initiated_event();
 8006332:	f000 fa6d 	bl	8006810 <aci_gap_slave_security_initiated_event>

  return status;
}
 8006336:	2000      	movs	r0, #0
 8006338:	bd08      	pop	{r3, pc}
 800633a:	bf00      	nop

0800633c <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800633c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_bond_lost_event();
 800633e:	f000 fa69 	bl	8006814 <aci_gap_bond_lost_event>

  return status;
}
 8006342:	2000      	movs	r0, #0
 8006344:	bd08      	pop	{r3, pc}
 8006346:	bf00      	nop

08006348 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 8006348:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800634a:	1cc3      	adds	r3, r0, #3
 800634c:	7882      	ldrb	r2, [r0, #2]
 800634e:	7841      	ldrb	r1, [r0, #1]
 8006350:	7800      	ldrb	r0, [r0, #0]
 8006352:	f000 fa61 	bl	8006818 <aci_gap_proc_complete_event>
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);

  return status;
}
 8006356:	2000      	movs	r0, #0
 8006358:	bd08      	pop	{r3, pc}
 800635a:	bf00      	nop

0800635c <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800635c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800635e:	8800      	ldrh	r0, [r0, #0]
 8006360:	f000 fa5c 	bl	800681c <aci_gap_addr_not_resolved_event>

  return status;
}
 8006364:	2000      	movs	r0, #0
 8006366:	bd08      	pop	{r3, pc}

08006368 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 8006368:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800636a:	f8d0 1002 	ldr.w	r1, [r0, #2]
 800636e:	8800      	ldrh	r0, [r0, #0]
 8006370:	f000 fa56 	bl	8006820 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
}
 8006374:	2000      	movs	r0, #0
 8006376:	bd08      	pop	{r3, pc}

08006378 <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 8006378:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800637a:	7881      	ldrb	r1, [r0, #2]
 800637c:	8800      	ldrh	r0, [r0, #0]
 800637e:	f000 fa51 	bl	8006824 <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
}
 8006382:	2000      	movs	r0, #0
 8006384:	bd08      	pop	{r3, pc}
 8006386:	bf00      	nop

08006388 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 8006388:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800638a:	8841      	ldrh	r1, [r0, #2]
 800638c:	8800      	ldrh	r0, [r0, #0]
 800638e:	f000 fa75 	bl	800687c <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
}
 8006392:	2000      	movs	r0, #0
 8006394:	bd08      	pop	{r3, pc}
 8006396:	bf00      	nop

08006398 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006398:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800639a:	1cc2      	adds	r2, r0, #3
 800639c:	7881      	ldrb	r1, [r0, #2]
 800639e:	8800      	ldrh	r0, [r0, #0]
 80063a0:	f000 fa6e 	bl	8006880 <aci_l2cap_proc_timeout_event>
                               rp0->Data_Length,
                               rp0->Data);

  return status;
}
 80063a4:	2000      	movs	r0, #0
 80063a6:	bd08      	pop	{r3, pc}

080063a8 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 80063a8:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 80063aa:	f8b0 100b 	ldrh.w	r1, [r0, #11]
 80063ae:	f8b0 2009 	ldrh.w	r2, [r0, #9]
 80063b2:	f8b0 3007 	ldrh.w	r3, [r0, #7]
{
 80063b6:	b085      	sub	sp, #20
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 80063b8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 80063c2:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80063c6:	7881      	ldrb	r1, [r0, #2]
 80063c8:	8800      	ldrh	r0, [r0, #0]
 80063ca:	f000 fa5b 	bl	8006884 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
}
 80063ce:	2000      	movs	r0, #0
 80063d0:	b005      	add	sp, #20
 80063d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80063d6:	bf00      	nop

080063d8 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 80063d8:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80063da:	4602      	mov	r2, r0
{
 80063dc:	b083      	sub	sp, #12
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80063de:	7943      	ldrb	r3, [r0, #5]
{
 80063e0:	4601      	mov	r1, r0
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80063e2:	f832 0b06 	ldrh.w	r0, [r2], #6
 80063e6:	9200      	str	r2, [sp, #0]
 80063e8:	f8b1 2003 	ldrh.w	r2, [r1, #3]
 80063ec:	7889      	ldrb	r1, [r1, #2]
 80063ee:	f000 fa4b 	bl	8006888 <aci_l2cap_command_reject_event>
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);

  return status;
}
 80063f2:	2000      	movs	r0, #0
 80063f4:	b003      	add	sp, #12
 80063f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80063fa:	bf00      	nop

080063fc <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 80063fc:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 80063fe:	4602      	mov	r2, r0
{
 8006400:	b083      	sub	sp, #12
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006402:	88c3      	ldrh	r3, [r0, #6]
{
 8006404:	4601      	mov	r1, r0
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006406:	f832 0b08 	ldrh.w	r0, [r2], #8
 800640a:	9200      	str	r2, [sp, #0]
 800640c:	888a      	ldrh	r2, [r1, #4]
 800640e:	8849      	ldrh	r1, [r1, #2]
 8006410:	f7fa ff90 	bl	8001334 <aci_gatt_attribute_modified_event>
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);

  return status;
}
 8006414:	2000      	movs	r0, #0
 8006416:	b003      	add	sp, #12
 8006418:	f85d fb04 	ldr.w	pc, [sp], #4

0800641c <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800641c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800641e:	8800      	ldrh	r0, [r0, #0]
 8006420:	f000 fa02 	bl	8006828 <aci_gatt_proc_timeout_event>

  return status;
}
 8006424:	2000      	movs	r0, #0
 8006426:	bd08      	pop	{r3, pc}

08006428 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8006428:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800642a:	8841      	ldrh	r1, [r0, #2]
 800642c:	8800      	ldrh	r0, [r0, #0]
 800642e:	f000 f9fd 	bl	800682c <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
}
 8006432:	2000      	movs	r0, #0
 8006434:	bd08      	pop	{r3, pc}
 8006436:	bf00      	nop

08006438 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8006438:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800643a:	1d03      	adds	r3, r0, #4
 800643c:	78c2      	ldrb	r2, [r0, #3]
 800643e:	7881      	ldrb	r1, [r0, #2]
 8006440:	8800      	ldrh	r0, [r0, #0]
 8006442:	f000 f9f5 	bl	8006830 <aci_att_find_info_resp_event>
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);

  return status;
}
 8006446:	2000      	movs	r0, #0
 8006448:	bd08      	pop	{r3, pc}
 800644a:	bf00      	nop

0800644c <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800644c:	b570      	push	{r4, r5, r6, lr}
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800644e:	7881      	ldrb	r1, [r0, #2]
{
 8006450:	b0a0      	sub	sp, #128	; 0x80
 8006452:	466a      	mov	r2, sp
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006454:	b149      	cbz	r1, 800646a <aci_att_find_by_type_value_resp_event_process+0x1e>
 8006456:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 800645a:	4613      	mov	r3, r2
 800645c:	1cc4      	adds	r4, r0, #3
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800645e:	f854 5b04 	ldr.w	r5, [r4], #4
 8006462:	f843 5b04 	str.w	r5, [r3], #4
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006466:	429e      	cmp	r6, r3
 8006468:	d1f9      	bne.n	800645e <aci_att_find_by_type_value_resp_event_process+0x12>
    size += 2;
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
    size += 2;
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800646a:	8800      	ldrh	r0, [r0, #0]
 800646c:	f000 f9e2 	bl	8006834 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
}
 8006470:	2000      	movs	r0, #0
 8006472:	b020      	add	sp, #128	; 0x80
 8006474:	bd70      	pop	{r4, r5, r6, pc}
 8006476:	bf00      	nop

08006478 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8006478:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800647a:	1d03      	adds	r3, r0, #4
 800647c:	78c2      	ldrb	r2, [r0, #3]
 800647e:	7881      	ldrb	r1, [r0, #2]
 8006480:	8800      	ldrh	r0, [r0, #0]
 8006482:	f000 f9d9 	bl	8006838 <aci_att_read_by_type_resp_event>
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);

  return status;
}
 8006486:	2000      	movs	r0, #0
 8006488:	bd08      	pop	{r3, pc}
 800648a:	bf00      	nop

0800648c <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800648c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
  aci_att_read_resp_event(rp0->Connection_Handle,
 800648e:	1cc2      	adds	r2, r0, #3
 8006490:	7881      	ldrb	r1, [r0, #2]
 8006492:	8800      	ldrh	r0, [r0, #0]
 8006494:	f000 f9d2 	bl	800683c <aci_att_read_resp_event>
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);

  return status;
}
 8006498:	2000      	movs	r0, #0
 800649a:	bd08      	pop	{r3, pc}

0800649c <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800649c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800649e:	1cc2      	adds	r2, r0, #3
 80064a0:	7881      	ldrb	r1, [r0, #2]
 80064a2:	8800      	ldrh	r0, [r0, #0]
 80064a4:	f000 f9cc 	bl	8006840 <aci_att_read_blob_resp_event>
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);

  return status;
}
 80064a8:	2000      	movs	r0, #0
 80064aa:	bd08      	pop	{r3, pc}

080064ac <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 80064ac:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 80064ae:	1cc2      	adds	r2, r0, #3
 80064b0:	7881      	ldrb	r1, [r0, #2]
 80064b2:	8800      	ldrh	r0, [r0, #0]
 80064b4:	f000 f9c6 	bl	8006844 <aci_att_read_multiple_resp_event>
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);

  return status;
}
 80064b8:	2000      	movs	r0, #0
 80064ba:	bd08      	pop	{r3, pc}

080064bc <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 80064bc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 80064be:	1d03      	adds	r3, r0, #4
 80064c0:	78c2      	ldrb	r2, [r0, #3]
 80064c2:	7881      	ldrb	r1, [r0, #2]
 80064c4:	8800      	ldrh	r0, [r0, #0]
 80064c6:	f000 f9bf 	bl	8006848 <aci_att_read_by_group_type_resp_event>
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);

  return status;
}
 80064ca:	2000      	movs	r0, #0
 80064cc:	bd08      	pop	{r3, pc}
 80064ce:	bf00      	nop

080064d0 <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 80064d0:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80064d2:	4602      	mov	r2, r0
{
 80064d4:	b083      	sub	sp, #12
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80064d6:	7983      	ldrb	r3, [r0, #6]
{
 80064d8:	4601      	mov	r1, r0
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80064da:	f832 0b07 	ldrh.w	r0, [r2], #7
 80064de:	9200      	str	r2, [sp, #0]
 80064e0:	888a      	ldrh	r2, [r1, #4]
 80064e2:	8849      	ldrh	r1, [r1, #2]
 80064e4:	f000 f9b2 	bl	800684c <aci_att_prepare_write_resp_event>
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);

  return status;
}
 80064e8:	2000      	movs	r0, #0
 80064ea:	b003      	add	sp, #12
 80064ec:	f85d fb04 	ldr.w	pc, [sp], #4

080064f0 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 80064f0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 80064f2:	8800      	ldrh	r0, [r0, #0]
 80064f4:	f000 f9ac 	bl	8006850 <aci_att_exec_write_resp_event>

  return status;
}
 80064f8:	2000      	movs	r0, #0
 80064fa:	bd08      	pop	{r3, pc}

080064fc <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 80064fc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
  aci_gatt_indication_event(rp0->Connection_Handle,
 80064fe:	1d43      	adds	r3, r0, #5
 8006500:	7902      	ldrb	r2, [r0, #4]
 8006502:	8841      	ldrh	r1, [r0, #2]
 8006504:	8800      	ldrh	r0, [r0, #0]
 8006506:	f000 f9a5 	bl	8006854 <aci_gatt_indication_event>
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);

  return status;
}
 800650a:	2000      	movs	r0, #0
 800650c:	bd08      	pop	{r3, pc}
 800650e:	bf00      	nop

08006510 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8006510:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
  aci_gatt_notification_event(rp0->Connection_Handle,
 8006512:	1d43      	adds	r3, r0, #5
 8006514:	7902      	ldrb	r2, [r0, #4]
 8006516:	8841      	ldrh	r1, [r0, #2]
 8006518:	8800      	ldrh	r0, [r0, #0]
 800651a:	f7fa ff09 	bl	8001330 <aci_gatt_notification_event>
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);

  return status;
}
 800651e:	2000      	movs	r0, #0
 8006520:	bd08      	pop	{r3, pc}
 8006522:	bf00      	nop

08006524 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 8006524:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8006526:	7881      	ldrb	r1, [r0, #2]
 8006528:	8800      	ldrh	r0, [r0, #0]
 800652a:	f000 f995 	bl	8006858 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
}
 800652e:	2000      	movs	r0, #0
 8006530:	bd08      	pop	{r3, pc}
 8006532:	bf00      	nop

08006534 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 8006534:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 8006536:	7943      	ldrb	r3, [r0, #5]
 8006538:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 800653c:	7881      	ldrb	r1, [r0, #2]
 800653e:	8800      	ldrh	r0, [r0, #0]
 8006540:	f000 f98c 	bl	800685c <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
}
 8006544:	2000      	movs	r0, #0
 8006546:	bd08      	pop	{r3, pc}

08006548 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8006548:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800654a:	1d43      	adds	r3, r0, #5
 800654c:	7902      	ldrb	r2, [r0, #4]
 800654e:	8841      	ldrh	r1, [r0, #2]
 8006550:	8800      	ldrh	r0, [r0, #0]
 8006552:	f000 f985 	bl	8006860 <aci_gatt_disc_read_char_by_uuid_resp_event>
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);

  return status;
}
 8006556:	2000      	movs	r0, #0
 8006558:	bd08      	pop	{r3, pc}
 800655a:	bf00      	nop

0800655c <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800655c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800655e:	1d43      	adds	r3, r0, #5
 8006560:	7902      	ldrb	r2, [r0, #4]
 8006562:	8841      	ldrh	r1, [r0, #2]
 8006564:	8800      	ldrh	r0, [r0, #0]
 8006566:	f000 f97d 	bl	8006864 <aci_gatt_write_permit_req_event>
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);

  return status;
}
 800656a:	2000      	movs	r0, #0
 800656c:	bd08      	pop	{r3, pc}
 800656e:	bf00      	nop

08006570 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 8006570:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 8006572:	8882      	ldrh	r2, [r0, #4]
 8006574:	8841      	ldrh	r1, [r0, #2]
 8006576:	8800      	ldrh	r0, [r0, #0]
 8006578:	f000 f976 	bl	8006868 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
}
 800657c:	2000      	movs	r0, #0
 800657e:	bd08      	pop	{r3, pc}

08006580 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 8006580:	b530      	push	{r4, r5, lr}
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006582:	7885      	ldrb	r5, [r0, #2]
{
 8006584:	b0a1      	sub	sp, #132	; 0x84
 8006586:	4604      	mov	r4, r0
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006588:	466b      	mov	r3, sp
 800658a:	b12d      	cbz	r5, 8006598 <aci_gatt_read_multi_permit_req_event_process+0x18>
 800658c:	4618      	mov	r0, r3
 800658e:	006a      	lsls	r2, r5, #1
 8006590:	1ce1      	adds	r1, r4, #3
 8006592:	f003 f8a1 	bl	80096d8 <memcpy>
 8006596:	4603      	mov	r3, r0
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
    size += 2;
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8006598:	8820      	ldrh	r0, [r4, #0]
 800659a:	461a      	mov	r2, r3
 800659c:	4629      	mov	r1, r5
 800659e:	f000 f965 	bl	800686c <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
}
 80065a2:	2000      	movs	r0, #0
 80065a4:	b021      	add	sp, #132	; 0x84
 80065a6:	bd30      	pop	{r4, r5, pc}

080065a8 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 80065a8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 80065aa:	8841      	ldrh	r1, [r0, #2]
 80065ac:	8800      	ldrh	r0, [r0, #0]
 80065ae:	f000 f95f 	bl	8006870 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
}
 80065b2:	2000      	movs	r0, #0
 80065b4:	bd08      	pop	{r3, pc}
 80065b6:	bf00      	nop

080065b8 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 80065b8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 80065ba:	8800      	ldrh	r0, [r0, #0]
 80065bc:	f000 f95a 	bl	8006874 <aci_gatt_server_confirmation_event>

  return status;
}
 80065c0:	2000      	movs	r0, #0
 80065c2:	bd08      	pop	{r3, pc}

080065c4 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 80065c4:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80065c6:	4602      	mov	r2, r0
{
 80065c8:	b083      	sub	sp, #12
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80065ca:	7983      	ldrb	r3, [r0, #6]
{
 80065cc:	4601      	mov	r1, r0
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80065ce:	f832 0b07 	ldrh.w	r0, [r2], #7
 80065d2:	9200      	str	r2, [sp, #0]
 80065d4:	888a      	ldrh	r2, [r1, #4]
 80065d6:	8849      	ldrh	r1, [r1, #2]
 80065d8:	f000 f94e 	bl	8006878 <aci_gatt_prepare_write_permit_req_event>
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);

  return status;
}
 80065dc:	2000      	movs	r0, #0
 80065de:	b003      	add	sp, #12
 80065e0:	f85d fb04 	ldr.w	pc, [sp], #4

080065e4 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 80065e4:	b530      	push	{r4, r5, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
  hci_le_connection_complete_event(rp0->Status,
 80065e6:	7c45      	ldrb	r5, [r0, #17]
 80065e8:	f8b0 400f 	ldrh.w	r4, [r0, #15]
 80065ec:	f8b0 100d 	ldrh.w	r1, [r0, #13]
 80065f0:	f8b0 200b 	ldrh.w	r2, [r0, #11]
{
 80065f4:	b087      	sub	sp, #28
  hci_le_connection_complete_event(rp0->Status,
 80065f6:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80065fa:	e9cd 2101 	strd	r2, r1, [sp, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 80065fe:	1d43      	adds	r3, r0, #5
  hci_le_connection_complete_event(rp0->Status,
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	7903      	ldrb	r3, [r0, #4]
 8006604:	78c2      	ldrb	r2, [r0, #3]
 8006606:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800660a:	7800      	ldrb	r0, [r0, #0]
 800660c:	f7fa fe1e 	bl	800124c <hci_le_connection_complete_event>
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
}
 8006610:	2000      	movs	r0, #0
 8006612:	b007      	add	sp, #28
 8006614:	bd30      	pop	{r4, r5, pc}
 8006616:	bf00      	nop

08006618 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8006618:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800661c:	f890 e000 	ldrb.w	lr, [r0]
{
 8006620:	b09f      	sub	sp, #124	; 0x7c
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006622:	f1be 0f00 	cmp.w	lr, #0
 8006626:	d02c      	beq.n	8006682 <hci_le_advertising_report_event_process+0x6a>
 8006628:	f100 010a 	add.w	r1, r0, #10
 800662c:	f04f 0c0b 	mov.w	ip, #11
 8006630:	fb1c 1c0e 	smlabb	ip, ip, lr, r1
 8006634:	f10d 0302 	add.w	r3, sp, #2
  uint8_t size = 1;
 8006638:	2201      	movs	r2, #1
    size += 1;
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
    size += 6;
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800663a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
    size += 1;
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800663e:	f8c3 100a 	str.w	r1, [r3, #10]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006642:	460c      	mov	r4, r1
    size += rp0->Advertising_Report[i].Length_Data;
 8006644:	f105 0609 	add.w	r6, r5, #9
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006648:	f854 7d07 	ldr.w	r7, [r4, #-7]!
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800664c:	719d      	strb	r5, [r3, #6]
    size += rp0->Advertising_Report[i].Length_Data;
 800664e:	4432      	add	r2, r6
 8006650:	b2d2      	uxtb	r2, r2
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8006652:	f811 6c09 	ldrb.w	r6, [r1, #-9]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8006656:	f8b4 8004 	ldrh.w	r8, [r4, #4]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800665a:	f811 4c08 	ldrb.w	r4, [r1, #-8]
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800665e:	f810 9002 	ldrb.w	r9, [r0, r2]
 8006662:	f883 900e 	strb.w	r9, [r3, #14]
 8006666:	310b      	adds	r1, #11
    size += 1;
 8006668:	3201      	adds	r2, #1
  for (i = 0; i < rp0->Num_Reports; i++) {
 800666a:	4561      	cmp	r1, ip
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800666c:	f8a3 8004 	strh.w	r8, [r3, #4]
 8006670:	601f      	str	r7, [r3, #0]
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8006672:	f803 6c02 	strb.w	r6, [r3, #-2]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8006676:	f803 4c01 	strb.w	r4, [r3, #-1]
    size += 1;
 800667a:	b2d2      	uxtb	r2, r2
  for (i = 0; i < rp0->Num_Reports; i++) {
 800667c:	f103 0314 	add.w	r3, r3, #20
 8006680:	d1db      	bne.n	800663a <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8006682:	4670      	mov	r0, lr
 8006684:	4669      	mov	r1, sp
 8006686:	f000 f8a9 	bl	80067dc <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
}
 800668a:	2000      	movs	r0, #0
 800668c:	b01f      	add	sp, #124	; 0x7c
 800668e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006692:	bf00      	nop

08006694 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8006694:	b500      	push	{lr}
 8006696:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
  hci_le_connection_update_complete_event(rp0->Status,
 8006698:	f8b0 3007 	ldrh.w	r3, [r0, #7]
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 80066a2:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80066a6:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80066aa:	7800      	ldrb	r0, [r0, #0]
 80066ac:	f000 f898 	bl	80067e0 <hci_le_connection_update_complete_event>
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
}
 80066b0:	2000      	movs	r0, #0
 80066b2:	b003      	add	sp, #12
 80066b4:	f85d fb04 	ldr.w	pc, [sp], #4

080066b8 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 80066b8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 80066ba:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80066be:	1cc2      	adds	r2, r0, #3
 80066c0:	7800      	ldrb	r0, [r0, #0]
 80066c2:	f000 f88f 	bl	80067e4 <hci_le_read_remote_used_features_complete_event>
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);

  return status;
}
 80066c6:	2000      	movs	r0, #0
 80066c8:	bd08      	pop	{r3, pc}
 80066ca:	bf00      	nop

080066cc <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 80066cc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
                                     rp0->Random_Number,
 80066ce:	4601      	mov	r1, r0
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 80066d0:	8942      	ldrh	r2, [r0, #10]
 80066d2:	f831 0b02 	ldrh.w	r0, [r1], #2
 80066d6:	f000 f887 	bl	80067e8 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
}
 80066da:	2000      	movs	r0, #0
 80066dc:	bd08      	pop	{r3, pc}
 80066de:	bf00      	nop

080066e0 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 80066e0:	b500      	push	{lr}
 80066e2:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
  hci_le_data_length_change_event(rp0->Connection_Handle,
 80066e4:	8903      	ldrh	r3, [r0, #8]
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	88c3      	ldrh	r3, [r0, #6]
 80066ea:	8882      	ldrh	r2, [r0, #4]
 80066ec:	8841      	ldrh	r1, [r0, #2]
 80066ee:	8800      	ldrh	r0, [r0, #0]
 80066f0:	f000 f87c 	bl	80067ec <hci_le_data_length_change_event>
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
}
 80066f4:	2000      	movs	r0, #0
 80066f6:	b003      	add	sp, #12
 80066f8:	f85d fb04 	ldr.w	pc, [sp], #4

080066fc <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 80066fc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
                                                   rp0->Local_P256_Public_Key);
 80066fe:	4601      	mov	r1, r0
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8006700:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006704:	f000 f874 	bl	80067f0 <hci_le_read_local_p256_public_key_complete_event>

  return status;
}
 8006708:	2000      	movs	r0, #0
 800670a:	bd08      	pop	{r3, pc}

0800670c <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800670c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
  hci_le_generate_dhkey_complete_event(rp0->Status,
                                       rp0->DHKey);
 800670e:	4601      	mov	r1, r0
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8006710:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006714:	f000 f86e 	bl	80067f4 <hci_le_generate_dhkey_complete_event>

  return status;
}
 8006718:	2000      	movs	r0, #0
 800671a:	bd08      	pop	{r3, pc}

0800671c <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800671c:	b530      	push	{r4, r5, lr}
 800671e:	b089      	sub	sp, #36	; 0x24
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006720:	7f42      	ldrb	r2, [r0, #29]
 8006722:	f8b0 5019 	ldrh.w	r5, [r0, #25]
 8006726:	f8b0 4017 	ldrh.w	r4, [r0, #23]
 800672a:	f8b0 301b 	ldrh.w	r3, [r0, #27]
 800672e:	9206      	str	r2, [sp, #24]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
                                            rp0->Local_Resolvable_Private_Address,
                                            rp0->Peer_Resolvable_Private_Address,
 8006730:	f100 0111 	add.w	r1, r0, #17
                                            rp0->Local_Resolvable_Private_Address,
 8006734:	f100 020b 	add.w	r2, r0, #11
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006738:	e9cd 4503 	strd	r4, r5, [sp, #12]
 800673c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006740:	9305      	str	r3, [sp, #20]
                                            rp0->Peer_Address,
 8006742:	1d43      	adds	r3, r0, #5
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	7903      	ldrb	r3, [r0, #4]
 8006748:	78c2      	ldrb	r2, [r0, #3]
 800674a:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800674e:	7800      	ldrb	r0, [r0, #0]
 8006750:	f000 f852 	bl	80067f8 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
}
 8006754:	2000      	movs	r0, #0
 8006756:	b009      	add	sp, #36	; 0x24
 8006758:	bd30      	pop	{r4, r5, pc}
 800675a:	bf00      	nop

0800675c <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800675c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006760:	4603      	mov	r3, r0
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006762:	7800      	ldrb	r0, [r0, #0]
{
 8006764:	b0a1      	sub	sp, #132	; 0x84
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006766:	b328      	cbz	r0, 80067b4 <hci_le_direct_advertising_report_event_process+0x58>
 8006768:	3303      	adds	r3, #3
 800676a:	eb03 1900 	add.w	r9, r3, r0, lsl #4
 800676e:	f10d 0209 	add.w	r2, sp, #9
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
    size += 6;
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006772:	4619      	mov	r1, r3
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8006774:	f813 cc02 	ldrb.w	ip, [r3, #-2]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006778:	f851 ef07 	ldr.w	lr, [r1, #7]!
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800677c:	f813 7c01 	ldrb.w	r7, [r3, #-1]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8006780:	681e      	ldr	r6, [r3, #0]
 8006782:	889d      	ldrh	r5, [r3, #4]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8006784:	799c      	ldrb	r4, [r3, #6]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006786:	f8b1 8004 	ldrh.w	r8, [r1, #4]
    size += 6;
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800678a:	7b59      	ldrb	r1, [r3, #13]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800678c:	f8a2 8004 	strh.w	r8, [r2, #4]
 8006790:	3310      	adds	r3, #16
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006792:	454b      	cmp	r3, r9
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8006794:	f8c2 e000 	str.w	lr, [r2]
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8006798:	f802 cc09 	strb.w	ip, [r2, #-9]
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800679c:	f802 7c08 	strb.w	r7, [r2, #-8]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 80067a0:	f842 6c07 	str.w	r6, [r2, #-7]
 80067a4:	f822 5c03 	strh.w	r5, [r2, #-3]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 80067a8:	f802 4c01 	strb.w	r4, [r2, #-1]
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 80067ac:	7191      	strb	r1, [r2, #6]
  for (i = 0; i < rp0->Num_Reports; i++) {
 80067ae:	f102 0210 	add.w	r2, r2, #16
 80067b2:	d1de      	bne.n	8006772 <hci_le_direct_advertising_report_event_process+0x16>
    size += 1;
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 80067b4:	4669      	mov	r1, sp
 80067b6:	f000 f821 	bl	80067fc <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
}
 80067ba:	2000      	movs	r0, #0
 80067bc:	b021      	add	sp, #132	; 0x84
 80067be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067c2:	bf00      	nop

080067c4 <hci_encryption_change_event>:
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop

080067c8 <hci_read_remote_version_information_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop

080067cc <hci_hardware_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop

080067d0 <hci_number_of_completed_packets_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop

080067d4 <hci_data_buffer_overflow_event>:
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop

080067d8 <hci_encryption_key_refresh_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop

080067dc <hci_le_advertising_report_event>:
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop

080067e0 <hci_le_connection_update_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop

080067e4 <hci_le_read_remote_used_features_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop

080067e8 <hci_le_long_term_key_request_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop

080067ec <hci_le_data_length_change_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop

080067f0 <hci_le_read_local_p256_public_key_complete_event>:
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop

080067f4 <hci_le_generate_dhkey_complete_event>:
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop

080067f8 <hci_le_enhanced_connection_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop

080067fc <hci_le_direct_advertising_report_event>:
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop

08006800 <aci_gap_limited_discoverable_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop

08006804 <aci_gap_pairing_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop

08006808 <aci_gap_pass_key_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop

0800680c <aci_gap_authorization_req_event>:
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop

08006810 <aci_gap_slave_security_initiated_event>:
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop

08006814 <aci_gap_bond_lost_event>:
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop

08006818 <aci_gap_proc_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop

0800681c <aci_gap_addr_not_resolved_event>:
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop

08006820 <aci_gap_numeric_comparison_value_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop

08006824 <aci_gap_keypress_notification_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop

08006828 <aci_gatt_proc_timeout_event>:
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop

0800682c <aci_att_exchange_mtu_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop

08006830 <aci_att_find_info_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop

08006834 <aci_att_find_by_type_value_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop

08006838 <aci_att_read_by_type_resp_event>:
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop

0800683c <aci_att_read_resp_event>:
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop

08006840 <aci_att_read_blob_resp_event>:
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop

08006844 <aci_att_read_multiple_resp_event>:
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop

08006848 <aci_att_read_by_group_type_resp_event>:
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop

0800684c <aci_att_prepare_write_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop

08006850 <aci_att_exec_write_resp_event>:
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop

08006854 <aci_gatt_indication_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop

08006858 <aci_gatt_proc_complete_event>:
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop

0800685c <aci_gatt_error_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop

08006860 <aci_gatt_disc_read_char_by_uuid_resp_event>:
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop

08006864 <aci_gatt_write_permit_req_event>:
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop

08006868 <aci_gatt_read_permit_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop

0800686c <aci_gatt_read_multi_permit_req_event>:
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop

08006870 <aci_gatt_tx_pool_available_event>:
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop

08006874 <aci_gatt_server_confirmation_event>:
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop

08006878 <aci_gatt_prepare_write_permit_req_event>:
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop

0800687c <aci_l2cap_connection_update_resp_event>:
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop

08006880 <aci_l2cap_proc_timeout_event>:
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop

08006884 <aci_l2cap_connection_update_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop

08006888 <aci_l2cap_command_reject_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop

0800688c <aci_blue_initialized_event>:
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop

08006890 <aci_blue_events_lost_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop

08006894 <aci_blue_crash_info_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop

08006898 <aci_hal_end_of_radio_activity_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop

0800689c <aci_hal_scan_req_report_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop

080068a0 <aci_hal_fw_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop

080068a4 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 80068a4:	b510      	push	{r4, lr}
 80068a6:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 80068a8:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x03;
  rq.ocf = 0x003;
  rq.rparam = &status;
 80068aa:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 80068ae:	2301      	movs	r3, #1
  rq.ogf = 0x03;
 80068b0:	f04f 1403 	mov.w	r4, #196611	; 0x30003
  if (hci_send_req(&rq, FALSE) < 0)
 80068b4:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80068b6:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 80068ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
  tBleStatus status = 0;
 80068be:	f88d 1007 	strb.w	r1, [sp, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80068c2:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x03;
 80068c4:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 80068c6:	f000 faff 	bl	8006ec8 <hci_send_req>
 80068ca:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 80068cc:	bfac      	ite	ge
 80068ce:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 80068d2:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 80068d4:	b008      	add	sp, #32
 80068d6:	bd10      	pop	{r4, pc}

080068d8 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 80068d8:	b510      	push	{r4, lr}
 80068da:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80068dc:	f10d 0403 	add.w	r4, sp, #3
 80068e0:	2200      	movs	r2, #0
  uint8_t index_input = 0;
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 80068e2:	ab07      	add	r3, sp, #28
  tBleStatus status = 0;
 80068e4:	7022      	strb	r2, [r4, #0]
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 80068e6:	7018      	strb	r0, [r3, #0]
  index_input += 1;
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 80068e8:	b1d1      	cbz	r1, 8006920 <hci_le_set_scan_response_data+0x48>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 80068ea:	680a      	ldr	r2, [r1, #0]
 80068ec:	6848      	ldr	r0, [r1, #4]
 80068ee:	f8cd 201d 	str.w	r2, [sp, #29]
 80068f2:	f8cd 0021 	str.w	r0, [sp, #33]	; 0x21
 80068f6:	688a      	ldr	r2, [r1, #8]
 80068f8:	68c8      	ldr	r0, [r1, #12]
 80068fa:	f8cd 2025 	str.w	r2, [sp, #37]	; 0x25
 80068fe:	f8cd 0029 	str.w	r0, [sp, #41]	; 0x29
 8006902:	690a      	ldr	r2, [r1, #16]
 8006904:	6948      	ldr	r0, [r1, #20]
 8006906:	f8cd 202d 	str.w	r2, [sp, #45]	; 0x2d
 800690a:	f8cd 0031 	str.w	r0, [sp, #49]	; 0x31
 800690e:	698a      	ldr	r2, [r1, #24]
 8006910:	8b88      	ldrh	r0, [r1, #28]
 8006912:	7f89      	ldrb	r1, [r1, #30]
 8006914:	f8cd 2035 	str.w	r2, [sp, #53]	; 0x35
 8006918:	f8ad 0039 	strh.w	r0, [sp, #57]	; 0x39
 800691c:	f88d 103b 	strb.w	r1, [sp, #59]	; 0x3b
  }
  index_input += 31;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8006920:	4809      	ldr	r0, [pc, #36]	; (8006948 <hci_le_set_scan_response_data+0x70>)
  rq.ocf = 0x009;
  rq.cparam = cmd_buffer;
 8006922:	9303      	str	r3, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006924:	2100      	movs	r1, #0
  rq.clen = index_input;
 8006926:	2220      	movs	r2, #32
  rq.ogf = 0x08;
 8006928:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 800692a:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 800692c:	a801      	add	r0, sp, #4
  rq.rparam = &status;
 800692e:	9405      	str	r4, [sp, #20]
  rq.clen = index_input;
 8006930:	9204      	str	r2, [sp, #16]
  rq.rlen = 1;
 8006932:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006934:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006936:	f000 fac7 	bl	8006ec8 <hci_send_req>
 800693a:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 800693c:	bfac      	ite	ge
 800693e:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 8006940:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006942:	b048      	add	sp, #288	; 0x120
 8006944:	bd10      	pop	{r4, pc}
 8006946:	bf00      	nop
 8006948:	00090008 	.word	0x00090008

0800694c <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 800694c:	b510      	push	{r4, lr}
 800694e:	b08a      	sub	sp, #40	; 0x28
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006950:	ab01      	add	r3, sp, #4
 8006952:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8006954:	4a0f      	ldr	r2, [pc, #60]	; (8006994 <hci_le_rand+0x48>)
  rq.ocf = 0x018;
  rq.rparam = &resp;
 8006956:	9308      	str	r3, [sp, #32]
{
 8006958:	4604      	mov	r4, r0
  rq.rlen = sizeof(resp);
 800695a:	2309      	movs	r3, #9
  if (hci_send_req(&rq, FALSE) < 0)
 800695c:	a804      	add	r0, sp, #16
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800695e:	e9cd 1101 	strd	r1, r1, [sp, #4]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006962:	e9cd 1105 	strd	r1, r1, [sp, #20]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006966:	f88d 100c 	strb.w	r1, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800696a:	9107      	str	r1, [sp, #28]
  rq.ogf = 0x08;
 800696c:	9204      	str	r2, [sp, #16]
  rq.rlen = sizeof(resp);
 800696e:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8006970:	f000 faaa 	bl	8006ec8 <hci_send_req>
 8006974:	2800      	cmp	r0, #0
 8006976:	db0a      	blt.n	800698e <hci_le_rand+0x42>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8006978:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800697c:	b928      	cbnz	r0, 800698a <hci_le_rand+0x3e>
    return resp.Status;
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 800697e:	f8dd 2005 	ldr.w	r2, [sp, #5]
 8006982:	f8dd 3009 	ldr.w	r3, [sp, #9]
 8006986:	6022      	str	r2, [r4, #0]
 8006988:	6063      	str	r3, [r4, #4]
  return BLE_STATUS_SUCCESS;
}
 800698a:	b00a      	add	sp, #40	; 0x28
 800698c:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 800698e:	20ff      	movs	r0, #255	; 0xff
}
 8006990:	b00a      	add	sp, #40	; 0x28
 8006992:	bd10      	pop	{r4, pc}
 8006994:	00180008 	.word	0x00180008

08006998 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8006998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	b0cb      	sub	sp, #300	; 0x12c
 800699e:	4696      	mov	lr, r2
 80069a0:	f89d 5154 	ldrb.w	r5, [sp, #340]	; 0x154
 80069a4:	f89d 615c 	ldrb.w	r6, [sp, #348]	; 0x15c
 80069a8:	f8bd 4168 	ldrh.w	r4, [sp, #360]	; 0x168
 80069ac:	f89d c150 	ldrb.w	ip, [sp, #336]	; 0x150
 80069b0:	9401      	str	r4, [sp, #4]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
  tBleStatus status = 0;
 80069b2:	f04f 0800 	mov.w	r8, #0
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80069b6:	ac09      	add	r4, sp, #36	; 0x24
 80069b8:	f105 0a08 	add.w	sl, r5, #8
  uint8_t index_input = 0;
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 80069bc:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  index_input += 1;
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 80069c0:	f8ad 1025 	strh.w	r1, [sp, #37]	; 0x25
  index_input += 1;
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 80069c4:	462a      	mov	r2, r5
 80069c6:	9956      	ldr	r1, [sp, #344]	; 0x158
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 80069c8:	f8ad e027 	strh.w	lr, [sp, #39]	; 0x27
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 80069cc:	a80b      	add	r0, sp, #44	; 0x2c
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 80069ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 80069d2:	f88d c02a 	strb.w	ip, [sp, #42]	; 0x2a
{
 80069d6:	f8bd b164 	ldrh.w	fp, [sp, #356]	; 0x164
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 80069da:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80069de:	f106 0709 	add.w	r7, r6, #9
  tBleStatus status = 0;
 80069e2:	f88d 800b 	strb.w	r8, [sp, #11]
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 80069e6:	f002 fe77 	bl	80096d8 <memcpy>
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80069ea:	eb04 000a 	add.w	r0, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80069ee:	442f      	add	r7, r5
    index_input += Local_Name_Length*sizeof(uint8_t);
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
    }
    index_input += 1;
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 80069f0:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 80069f2:	f804 600a 	strb.w	r6, [r4, sl]
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 80069f6:	4632      	mov	r2, r6
 80069f8:	3001      	adds	r0, #1
 80069fa:	f002 fe6d 	bl	80096d8 <memcpy>
    }
    index_input += 2;
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
    }
    index_input += 2;
 80069fe:	360d      	adds	r6, #13
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006a00:	19e2      	adds	r2, r4, r7
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 8006a02:	f824 b007 	strh.w	fp, [r4, r7]
    index_input += 2;
 8006a06:	4435      	add	r5, r6
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8006a08:	9f01      	ldr	r7, [sp, #4]
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006a0a:	4e0c      	ldr	r6, [pc, #48]	; (8006a3c <aci_gap_set_discoverable+0xa4>)
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8006a0c:	8057      	strh	r7, [r2, #2]
  tBleStatus status = 0;
 8006a0e:	f10d 090b 	add.w	r9, sp, #11
  rq.ocf = 0x083;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8006a12:	2301      	movs	r3, #1
  rq.clen = index_input;
 8006a14:	b2ed      	uxtb	r5, r5
  if (hci_send_req(&rq, FALSE) < 0)
 8006a16:	4641      	mov	r1, r8
 8006a18:	a803      	add	r0, sp, #12
  rq.cparam = cmd_buffer;
 8006a1a:	e9cd 4505 	strd	r4, r5, [sp, #20]
  rq.ogf = 0x3f;
 8006a1e:	e9cd 6803 	strd	r6, r8, [sp, #12]
  rq.rparam = &status;
 8006a22:	f8cd 901c 	str.w	r9, [sp, #28]
  rq.rlen = 1;
 8006a26:	9308      	str	r3, [sp, #32]
  if (hci_send_req(&rq, FALSE) < 0)
 8006a28:	f000 fa4e 	bl	8006ec8 <hci_send_req>
 8006a2c:	4540      	cmp	r0, r8
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006a2e:	bfac      	ite	ge
 8006a30:	f899 0000 	ldrbge.w	r0, [r9]
    return BLE_STATUS_TIMEOUT;
 8006a34:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006a36:	b04b      	add	sp, #300	; 0x12c
 8006a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3c:	0083003f 	.word	0x0083003f

08006a40 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8006a40:	b570      	push	{r4, r5, r6, lr}
 8006a42:	b0ca      	sub	sp, #296	; 0x128
 8006a44:	461e      	mov	r6, r3
  cp0->privacy_enabled = htob(privacy_enabled, 1);
  index_input += 1;
  cp0->device_name_char_len = htob(device_name_char_len, 1);
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006a46:	4b18      	ldr	r3, [pc, #96]	; (8006aa8 <aci_gap_init+0x68>)
 8006a48:	9303      	str	r3, [sp, #12]
  rq.ocf = 0x08a;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
 8006a4a:	2303      	movs	r3, #3
  cp0->Role = htob(Role, 1);
 8006a4c:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8006a50:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
  rq.clen = index_input;
 8006a54:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006a56:	2100      	movs	r1, #0
  rq.rparam = &resp;
  rq.rlen = sizeof(resp);
 8006a58:	2307      	movs	r3, #7
  cp0->Role = htob(Role, 1);
 8006a5a:	ad09      	add	r5, sp, #36	; 0x24
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006a5c:	ac01      	add	r4, sp, #4
  if (hci_send_req(&rq, FALSE) < 0)
 8006a5e:	a803      	add	r0, sp, #12
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006a60:	9101      	str	r1, [sp, #4]
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8006a62:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
  rq.cparam = cmd_buffer;
 8006a66:	9505      	str	r5, [sp, #20]
  rq.rlen = sizeof(resp);
 8006a68:	9308      	str	r3, [sp, #32]
  rq.rparam = &resp;
 8006a6a:	9407      	str	r4, [sp, #28]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006a6c:	9104      	str	r1, [sp, #16]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006a6e:	f8cd 1007 	str.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8006a72:	f000 fa29 	bl	8006ec8 <hci_send_req>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	db12      	blt.n	8006aa0 <aci_gap_init+0x60>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8006a7a:	7820      	ldrb	r0, [r4, #0]
 8006a7c:	b970      	cbnz	r0, 8006a9c <aci_gap_init+0x5c>
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006a7e:	6821      	ldr	r1, [r4, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8006a80:	78e2      	ldrb	r2, [r4, #3]
 8006a82:	7925      	ldrb	r5, [r4, #4]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8006a84:	6863      	ldr	r3, [r4, #4]
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006a86:	f3c1 210f 	ubfx	r1, r1, #8, #16
 8006a8a:	8031      	strh	r1, [r6, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8006a8c:	994e      	ldr	r1, [sp, #312]	; 0x138
 8006a8e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006a92:	800a      	strh	r2, [r1, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8006a94:	9a4f      	ldr	r2, [sp, #316]	; 0x13c
 8006a96:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006a9a:	8013      	strh	r3, [r2, #0]
  return BLE_STATUS_SUCCESS;
}
 8006a9c:	b04a      	add	sp, #296	; 0x128
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8006aa0:	20ff      	movs	r0, #255	; 0xff
}
 8006aa2:	b04a      	add	sp, #296	; 0x128
 8006aa4:	bd70      	pop	{r4, r5, r6, pc}
 8006aa6:	bf00      	nop
 8006aa8:	008a003f 	.word	0x008a003f

08006aac <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8006aac:	b510      	push	{r4, lr}
 8006aae:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8006ab0:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
  rq.ocf = 0x101;
  rq.rparam = &status;
 8006ab2:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8006ab6:	2301      	movs	r3, #1
  rq.ogf = 0x3f;
 8006ab8:	4c09      	ldr	r4, [pc, #36]	; (8006ae0 <aci_gatt_init+0x34>)
  tBleStatus status = 0;
 8006aba:	f88d 1007 	strb.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8006abe:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006ac0:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8006ac4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006ac8:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x3f;
 8006aca:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006acc:	f000 f9fc 	bl	8006ec8 <hci_send_req>
 8006ad0:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006ad2:	bfac      	ite	ge
 8006ad4:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8006ad8:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006ada:	b008      	add	sp, #32
 8006adc:	bd10      	pop	{r4, pc}
 8006ade:	bf00      	nop
 8006ae0:	0101003f 	.word	0x0101003f

08006ae4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8006ae4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006ae8:	2801      	cmp	r0, #1
{
 8006aea:	b0c9      	sub	sp, #292	; 0x124
 8006aec:	4616      	mov	r6, r2
 8006aee:	461c      	mov	r4, r3
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006af0:	d031      	beq.n	8006b56 <aci_gatt_add_service+0x72>
 8006af2:	2802      	cmp	r0, #2
 8006af4:	d003      	beq.n	8006afe <aci_gatt_add_service+0x1a>
 8006af6:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8006af8:	b049      	add	sp, #292	; 0x124
 8006afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006afe:	466d      	mov	r5, sp
 8006b00:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006b02:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006b06:	802b      	strh	r3, [r5, #0]
 8006b08:	70ab      	strb	r3, [r5, #2]
      case 2: size = 16; break;
 8006b0a:	f04f 0913 	mov.w	r9, #19
 8006b0e:	2210      	movs	r2, #16
 8006b10:	f10d 072d 	add.w	r7, sp, #45	; 0x2d
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006b14:	f888 0000 	strb.w	r0, [r8]
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 8006b18:	f10d 001d 	add.w	r0, sp, #29
 8006b1c:	f002 fddc 	bl	80096d8 <memcpy>
  rq.ogf = 0x3f;
 8006b20:	4a16      	ldr	r2, [pc, #88]	; (8006b7c <aci_gatt_add_service+0x98>)
      cp1->Service_Type = htob(Service_Type, 1);
 8006b22:	703e      	strb	r6, [r7, #0]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006b24:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 8006b26:	2303      	movs	r3, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8006b28:	a801      	add	r0, sp, #4
  rq.clen = index_input;
 8006b2a:	e9cd 8903 	strd	r8, r9, [sp, #12]
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 8006b2e:	707c      	strb	r4, [r7, #1]
  rq.rparam = &resp;
 8006b30:	9505      	str	r5, [sp, #20]
  rq.ogf = 0x3f;
 8006b32:	9201      	str	r2, [sp, #4]
  rq.rlen = sizeof(resp);
 8006b34:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006b36:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006b38:	f000 f9c6 	bl	8006ec8 <hci_send_req>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	db18      	blt.n	8006b72 <aci_gatt_add_service+0x8e>
  if (resp.Status) {
 8006b40:	7828      	ldrb	r0, [r5, #0]
 8006b42:	2800      	cmp	r0, #0
 8006b44:	d1d8      	bne.n	8006af8 <aci_gatt_add_service+0x14>
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8006b46:	682b      	ldr	r3, [r5, #0]
 8006b48:	9a50      	ldr	r2, [sp, #320]	; 0x140
 8006b4a:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006b4e:	8013      	strh	r3, [r2, #0]
}
 8006b50:	b049      	add	sp, #292	; 0x124
 8006b52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006b56:	466d      	mov	r5, sp
 8006b58:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006b5a:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006b5e:	802b      	strh	r3, [r5, #0]
 8006b60:	70ab      	strb	r3, [r5, #2]
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006b62:	f04f 0905 	mov.w	r9, #5
 8006b66:	2202      	movs	r2, #2
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006b68:	f10d 071f 	add.w	r7, sp, #31
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8006b6c:	f888 0000 	strb.w	r0, [r8]
    switch (Service_UUID_Type) {
 8006b70:	e7d2      	b.n	8006b18 <aci_gatt_add_service+0x34>
    return BLE_STATUS_TIMEOUT;
 8006b72:	20ff      	movs	r0, #255	; 0xff
}
 8006b74:	b049      	add	sp, #292	; 0x124
 8006b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b7a:	bf00      	nop
 8006b7c:	0102003f 	.word	0x0102003f

08006b80 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8006b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	b0cb      	sub	sp, #300	; 0x12c
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006b86:	2901      	cmp	r1, #1
{
 8006b88:	461c      	mov	r4, r3
 8006b8a:	f89d 8150 	ldrb.w	r8, [sp, #336]	; 0x150
 8006b8e:	f89d 9154 	ldrb.w	r9, [sp, #340]	; 0x154
 8006b92:	f89d a158 	ldrb.w	sl, [sp, #344]	; 0x158
 8006b96:	f89d b15c 	ldrb.w	fp, [sp, #348]	; 0x15c
 8006b9a:	f89d 3160 	ldrb.w	r3, [sp, #352]	; 0x160
 8006b9e:	4694      	mov	ip, r2
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006ba0:	d041      	beq.n	8006c26 <aci_gatt_add_char+0xa6>
 8006ba2:	2902      	cmp	r1, #2
 8006ba4:	d003      	beq.n	8006bae <aci_gatt_add_char+0x2e>
 8006ba6:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8006ba8:	b04b      	add	sp, #300	; 0x12c
 8006baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006bae:	ad02      	add	r5, sp, #8
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	802a      	strh	r2, [r5, #0]
 8006bb4:	70aa      	strb	r2, [r5, #2]
      case 2: size = 16; break;
 8006bb6:	221a      	movs	r2, #26
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006bb8:	af09      	add	r7, sp, #36	; 0x24
      case 2: size = 16; break;
 8006bba:	9200      	str	r2, [sp, #0]
 8006bbc:	f10d 0637 	add.w	r6, sp, #55	; 0x37
 8006bc0:	2210      	movs	r2, #16
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006bc2:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8006bc4:	70b9      	strb	r1, [r7, #2]
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 8006bc6:	4661      	mov	r1, ip
 8006bc8:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 8006bcc:	9301      	str	r3, [sp, #4]
 8006bce:	f002 fd83 	bl	80096d8 <memcpy>
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f368 0207 	bfi	r2, r8, #0, #8
      cp1->Is_Variable = htob(Is_Variable, 1);
 8006bd8:	9b01      	ldr	r3, [sp, #4]
 8006bda:	71b3      	strb	r3, [r6, #6]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006bdc:	f369 220f 	bfi	r2, r9, #8, #8
  rq.clen = index_input;
 8006be0:	9b00      	ldr	r3, [sp, #0]
  rq.ogf = 0x3f;
 8006be2:	f8df c064 	ldr.w	ip, [pc, #100]	; 8006c48 <aci_gatt_add_char+0xc8>
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8006be6:	8034      	strh	r4, [r6, #0]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006be8:	f36a 4217 	bfi	r2, sl, #16, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006bec:	2100      	movs	r1, #0
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006bee:	f36b 621f 	bfi	r2, fp, #24, #8
  rq.rlen = sizeof(resp);
 8006bf2:	2403      	movs	r4, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8006bf4:	a803      	add	r0, sp, #12
  rq.rparam = &resp;
 8006bf6:	e9cd 3506 	strd	r3, r5, [sp, #24]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8006bfa:	f8c6 2002 	str.w	r2, [r6, #2]
  rq.cparam = cmd_buffer;
 8006bfe:	9705      	str	r7, [sp, #20]
  rq.ogf = 0x3f;
 8006c00:	f8cd c00c 	str.w	ip, [sp, #12]
  rq.rlen = sizeof(resp);
 8006c04:	9408      	str	r4, [sp, #32]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006c06:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8006c08:	f000 f95e 	bl	8006ec8 <hci_send_req>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	db17      	blt.n	8006c40 <aci_gatt_add_char+0xc0>
  if (resp.Status) {
 8006c10:	7828      	ldrb	r0, [r5, #0]
 8006c12:	2800      	cmp	r0, #0
 8006c14:	d1c8      	bne.n	8006ba8 <aci_gatt_add_char+0x28>
  *Char_Handle = btoh(resp.Char_Handle, 2);
 8006c16:	682b      	ldr	r3, [r5, #0]
 8006c18:	9a59      	ldr	r2, [sp, #356]	; 0x164
 8006c1a:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006c1e:	8013      	strh	r3, [r2, #0]
}
 8006c20:	b04b      	add	sp, #300	; 0x12c
 8006c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006c26:	ad02      	add	r5, sp, #8
 8006c28:	2200      	movs	r2, #0
 8006c2a:	802a      	strh	r2, [r5, #0]
 8006c2c:	70aa      	strb	r2, [r5, #2]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8006c2e:	220c      	movs	r2, #12
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006c30:	af09      	add	r7, sp, #36	; 0x24
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8006c32:	9200      	str	r2, [sp, #0]
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8006c34:	f10d 0629 	add.w	r6, sp, #41	; 0x29
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8006c38:	2202      	movs	r2, #2
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006c3a:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8006c3c:	70b9      	strb	r1, [r7, #2]
    switch (Char_UUID_Type) {
 8006c3e:	e7c2      	b.n	8006bc6 <aci_gatt_add_char+0x46>
    return BLE_STATUS_TIMEOUT;
 8006c40:	20ff      	movs	r0, #255	; 0xff
}
 8006c42:	b04b      	add	sp, #300	; 0x12c
 8006c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c48:	0104003f 	.word	0x0104003f

08006c4c <aci_gatt_add_char_desc>:
                                  uint8_t Access_Permissions,
                                  uint8_t GATT_Evt_Mask,
                                  uint8_t Enc_Key_Size,
                                  uint8_t Is_Variable,
                                  uint16_t *Char_Desc_Handle)
{
 8006c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c50:	b0cd      	sub	sp, #308	; 0x134
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 8006c52:	2a01      	cmp	r2, #1
{
 8006c54:	f89d 5164 	ldrb.w	r5, [sp, #356]	; 0x164
 8006c58:	9500      	str	r5, [sp, #0]
 8006c5a:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 8006c5e:	9501      	str	r5, [sp, #4]
 8006c60:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 8006c64:	f89d 9158 	ldrb.w	r9, [sp, #344]	; 0x158
 8006c68:	f89d 415c 	ldrb.w	r4, [sp, #348]	; 0x15c
 8006c6c:	f89d a170 	ldrb.w	sl, [sp, #368]	; 0x170
 8006c70:	f89d b174 	ldrb.w	fp, [sp, #372]	; 0x174
 8006c74:	9502      	str	r5, [sp, #8]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 8006c76:	d056      	beq.n	8006d26 <aci_gatt_add_char_desc+0xda>
 8006c78:	2a02      	cmp	r2, #2
 8006c7a:	d003      	beq.n	8006c84 <aci_gatt_add_char_desc+0x38>
 8006c7c:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8006c7e:	b04d      	add	sp, #308	; 0x134
 8006c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006c84:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006c86:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006c88:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006c8c:	f104 0517 	add.w	r5, r4, #23
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006c90:	8030      	strh	r0, [r6, #0]
      case 2: size = 16; break;
 8006c92:	2010      	movs	r0, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006c94:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006c96:	f8a7 c000 	strh.w	ip, [r7]
 8006c9a:	f887 c002 	strb.w	ip, [r7, #2]
      case 2: size = 16; break;
 8006c9e:	9003      	str	r0, [sp, #12]
 8006ca0:	f10d 0841 	add.w	r8, sp, #65	; 0x41
  cp0->Char_Handle = htob(Char_Handle, 2);
 8006ca4:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 8006ca6:	7132      	strb	r2, [r6, #4]
    BLUENRG_memcpy((void *) &cp0->Char_Desc_Uuid, (const void *) Char_Desc_Uuid, size);
 8006ca8:	4619      	mov	r1, r3
 8006caa:	4602      	mov	r2, r0
 8006cac:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 8006cb0:	f002 fd12 	bl	80096d8 <memcpy>
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8006cb4:	4622      	mov	r2, r4
 8006cb6:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1);
 8006cb8:	f888 4001 	strb.w	r4, [r8, #1]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8006cbc:	f108 0002 	add.w	r0, r8, #2
      cp1->Char_Desc_Value_Max_Len = htob(Char_Desc_Value_Max_Len, 1);
 8006cc0:	f888 9000 	strb.w	r9, [r8]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8006cc4:	f002 fd08 	bl	80096d8 <memcpy>
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8006cc8:	9a00      	ldr	r2, [sp, #0]
  rq.ogf = 0x3f;
 8006cca:	f8df c088 	ldr.w	ip, [pc, #136]	; 8006d54 <aci_gatt_add_char_desc+0x108>
      cp2->Is_Variable = htob(Is_Variable, 1);
 8006cce:	f885 b004 	strb.w	fp, [r5, #4]
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f362 0307 	bfi	r3, r2, #0, #8
 8006cd8:	9a01      	ldr	r2, [sp, #4]
  rq.rparam = &resp;
 8006cda:	9709      	str	r7, [sp, #36]	; 0x24
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8006cdc:	f362 230f 	bfi	r3, r2, #8, #8
    index_input += 1;
 8006ce0:	9a03      	ldr	r2, [sp, #12]
  rq.ogf = 0x3f;
 8006ce2:	f8cd c014 	str.w	ip, [sp, #20]
    index_input += 1;
 8006ce6:	340c      	adds	r4, #12
 8006ce8:	4422      	add	r2, r4
 8006cea:	4614      	mov	r4, r2
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8006cec:	9a02      	ldr	r2, [sp, #8]
 8006cee:	f362 4317 	bfi	r3, r2, #16, #8
 8006cf2:	f36a 631f 	bfi	r3, sl, #24, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006cf6:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 8006cf8:	2203      	movs	r2, #3
  rq.clen = index_input;
 8006cfa:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8006cfc:	a805      	add	r0, sp, #20
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8006cfe:	602b      	str	r3, [r5, #0]
  rq.cparam = cmd_buffer;
 8006d00:	e9cd 6407 	strd	r6, r4, [sp, #28]
  rq.rlen = sizeof(resp);
 8006d04:	920a      	str	r2, [sp, #40]	; 0x28
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006d06:	9106      	str	r1, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8006d08:	f000 f8de 	bl	8006ec8 <hci_send_req>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	db1d      	blt.n	8006d4c <aci_gatt_add_char_desc+0x100>
  if (resp.Status) {
 8006d10:	7838      	ldrb	r0, [r7, #0]
 8006d12:	2800      	cmp	r0, #0
 8006d14:	d1b3      	bne.n	8006c7e <aci_gatt_add_char_desc+0x32>
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	9a5e      	ldr	r2, [sp, #376]	; 0x178
 8006d1a:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8006d1e:	8013      	strh	r3, [r2, #0]
}
 8006d20:	b04d      	add	sp, #308	; 0x134
 8006d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006d26:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006d28:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006d2a:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006d2e:	f104 0509 	add.w	r5, r4, #9
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006d32:	8030      	strh	r0, [r6, #0]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 8006d34:	2002      	movs	r0, #2
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8006d36:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8006d38:	f8a7 c000 	strh.w	ip, [r7]
 8006d3c:	f887 c002 	strb.w	ip, [r7, #2]
      case 1: size = 2; break;
 8006d40:	9003      	str	r0, [sp, #12]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 8006d42:	f10d 0833 	add.w	r8, sp, #51	; 0x33
  cp0->Char_Handle = htob(Char_Handle, 2);
 8006d46:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 8006d48:	7132      	strb	r2, [r6, #4]
 8006d4a:	e7ad      	b.n	8006ca8 <aci_gatt_add_char_desc+0x5c>
    return BLE_STATUS_TIMEOUT;
 8006d4c:	20ff      	movs	r0, #255	; 0xff
}
 8006d4e:	b04d      	add	sp, #308	; 0x134
 8006d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d54:	0105003f 	.word	0x0105003f

08006d58 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 8006d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d5a:	b0c9      	sub	sp, #292	; 0x124
 8006d5c:	461c      	mov	r4, r3
 8006d5e:	468c      	mov	ip, r1
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8006d60:	2600      	movs	r6, #0
{
 8006d62:	4613      	mov	r3, r2
  index_input += 1;
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8006d64:	994e      	ldr	r1, [sp, #312]	; 0x138
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006d66:	f8ad 001c 	strh.w	r0, [sp, #28]
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8006d6a:	4622      	mov	r2, r4
 8006d6c:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 8006d70:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  cp0->Char_Handle = htob(Char_Handle, 2);
 8006d74:	f8ad c01e 	strh.w	ip, [sp, #30]
  cp0->Val_Offset = htob(Val_Offset, 1);
 8006d78:	f88d 3020 	strb.w	r3, [sp, #32]
  tBleStatus status = 0;
 8006d7c:	f88d 6003 	strb.w	r6, [sp, #3]
    index_input += Char_Value_Length*sizeof(uint8_t);
 8006d80:	3406      	adds	r4, #6
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8006d82:	f002 fca9 	bl	80096d8 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006d86:	4a0b      	ldr	r2, [pc, #44]	; (8006db4 <aci_gatt_update_char_value+0x5c>)
  tBleStatus status = 0;
 8006d88:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x106;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8006d8c:	2301      	movs	r3, #1
  cp0->Service_Handle = htob(Service_Handle, 2);
 8006d8e:	ad07      	add	r5, sp, #28
  rq.clen = index_input;
 8006d90:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8006d92:	4631      	mov	r1, r6
 8006d94:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 8006d96:	e9cd 2601 	strd	r2, r6, [sp, #4]
  rq.cparam = cmd_buffer;
 8006d9a:	9503      	str	r5, [sp, #12]
  rq.clen = index_input;
 8006d9c:	9404      	str	r4, [sp, #16]
  rq.rparam = &status;
 8006d9e:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 8006da0:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8006da2:	f000 f891 	bl	8006ec8 <hci_send_req>
 8006da6:	42b0      	cmp	r0, r6
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006da8:	bfac      	ite	ge
 8006daa:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 8006dac:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006dae:	b049      	add	sp, #292	; 0x124
 8006db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006db2:	bf00      	nop
 8006db4:	0106003f 	.word	0x0106003f

08006db8 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 8006db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dba:	460c      	mov	r4, r1
 8006dbc:	b0c9      	sub	sp, #292	; 0x124
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8006dbe:	2500      	movs	r5, #0
{
 8006dc0:	4603      	mov	r3, r0
  index_input += 1;
  cp0->Length = htob(Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	f10d 001e 	add.w	r0, sp, #30
 8006dc8:	4622      	mov	r2, r4
  cp0->Offset = htob(Offset, 1);
 8006dca:	f88d 301c 	strb.w	r3, [sp, #28]
  cp0->Length = htob(Length, 1);
 8006dce:	f88d 401d 	strb.w	r4, [sp, #29]
  tBleStatus status = 0;
 8006dd2:	f88d 5003 	strb.w	r5, [sp, #3]
    index_input += Length*sizeof(uint8_t);
 8006dd6:	3402      	adds	r4, #2
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8006dd8:	f002 fc7e 	bl	80096d8 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006ddc:	4a0a      	ldr	r2, [pc, #40]	; (8006e08 <aci_hal_write_config_data+0x50>)
  tBleStatus status = 0;
 8006dde:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x00c;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8006de2:	2301      	movs	r3, #1
  cp0->Offset = htob(Offset, 1);
 8006de4:	ae07      	add	r6, sp, #28
  rq.clen = index_input;
 8006de6:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8006de8:	4629      	mov	r1, r5
 8006dea:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 8006dec:	e9cd 2501 	strd	r2, r5, [sp, #4]
  rq.clen = index_input;
 8006df0:	9404      	str	r4, [sp, #16]
  rq.cparam = cmd_buffer;
 8006df2:	9603      	str	r6, [sp, #12]
  rq.rparam = &status;
 8006df4:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 8006df6:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8006df8:	f000 f866 	bl	8006ec8 <hci_send_req>
 8006dfc:	42a8      	cmp	r0, r5
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006dfe:	bfac      	ite	ge
 8006e00:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 8006e02:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006e04:	b049      	add	sp, #292	; 0x124
 8006e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e08:	000c003f 	.word	0x000c003f

08006e0c <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 8006e0c:	b510      	push	{r4, lr}
 8006e0e:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8006e10:	2300      	movs	r3, #0
  uint8_t index_input = 0;
  cp0->En_High_Power = htob(En_High_Power, 1);
 8006e12:	aa07      	add	r2, sp, #28
 8006e14:	f88d 001c 	strb.w	r0, [sp, #28]
  index_input += 1;
  cp0->PA_Level = htob(PA_Level, 1);
 8006e18:	f88d 101d 	strb.w	r1, [sp, #29]
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8006e1c:	480b      	ldr	r0, [pc, #44]	; (8006e4c <aci_hal_set_tx_power_level+0x40>)
  rq.ocf = 0x00f;
  rq.cparam = cmd_buffer;
 8006e1e:	9203      	str	r2, [sp, #12]
  rq.clen = index_input;
 8006e20:	2102      	movs	r1, #2
  tBleStatus status = 0;
 8006e22:	f10d 0403 	add.w	r4, sp, #3
  rq.ogf = 0x3f;
 8006e26:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8006e28:	2201      	movs	r2, #1
  rq.clen = index_input;
 8006e2a:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8006e2c:	a801      	add	r0, sp, #4
 8006e2e:	4619      	mov	r1, r3
  rq.rlen = 1;
 8006e30:	9206      	str	r2, [sp, #24]
  rq.rparam = &status;
 8006e32:	9405      	str	r4, [sp, #20]
  tBleStatus status = 0;
 8006e34:	f88d 3003 	strb.w	r3, [sp, #3]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006e38:	9302      	str	r3, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8006e3a:	f000 f845 	bl	8006ec8 <hci_send_req>
 8006e3e:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8006e40:	bfac      	ite	ge
 8006e42:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 8006e44:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8006e46:	b048      	add	sp, #288	; 0x120
 8006e48:	bd10      	pop	{r4, pc}
 8006e4a:	bf00      	nop
 8006e4c:	000f003f 	.word	0x000f003f

08006e50 <hci_init>:
}

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8006e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t index;

  if(UserEvtRx != NULL)
  {
    hciContext.UserEvtRx = UserEvtRx;
 8006e54:	4f10      	ldr	r7, [pc, #64]	; (8006e98 <hci_init+0x48>)
  if(UserEvtRx != NULL)
 8006e56:	b100      	cbz	r0, 8006e5a <hci_init+0xa>
    hciContext.UserEvtRx = UserEvtRx;
 8006e58:	61f8      	str	r0, [r7, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8006e5a:	4810      	ldr	r0, [pc, #64]	; (8006e9c <hci_init+0x4c>)
 8006e5c:	4c10      	ldr	r4, [pc, #64]	; (8006ea0 <hci_init+0x50>)
  hci_tl_lowlevel_init();

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8006e5e:	4606      	mov	r6, r0
  list_init_head(&hciReadPktPool);
 8006e60:	f000 f974 	bl	800714c <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8006e64:	480f      	ldr	r0, [pc, #60]	; (8006ea4 <hci_init+0x54>)
 8006e66:	f000 f971 	bl	800714c <list_init_head>
  hci_tl_lowlevel_init();
 8006e6a:	f7f9 fe21 	bl	8000ab0 <hci_tl_lowlevel_init>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006e6e:	f504 65af 	add.w	r5, r4, #1400	; 0x578
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8006e72:	4621      	mov	r1, r4
 8006e74:	4630      	mov	r0, r6
 8006e76:	348c      	adds	r4, #140	; 0x8c
 8006e78:	f000 f984 	bl	8007184 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8006e7c:	42a5      	cmp	r5, r4
 8006e7e:	d1f8      	bne.n	8006e72 <hci_init+0x22>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	b10b      	cbz	r3, 8006e88 <hci_init+0x38>
 8006e84:	2000      	movs	r0, #0
 8006e86:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	b113      	cbz	r3, 8006e92 <hci_init+0x42>
}
 8006e8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  if (hciContext.io.Reset) hciContext.io.Reset();
 8006e90:	4718      	bx	r3
}
 8006e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e96:	bf00      	nop
 8006e98:	200001d4 	.word	0x200001d4
 8006e9c:	20009c2c 	.word	0x20009c2c
 8006ea0:	200001f4 	.word	0x200001f4
 8006ea4:	20009c34 	.word	0x20009c34

08006ea8 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8006ea8:	4b06      	ldr	r3, [pc, #24]	; (8006ec4 <hci_register_io_bus+0x1c>)
  hciContext.io.Receive = fops->Receive;  
  hciContext.io.Send    = fops->Send;
  hciContext.io.GetTick = fops->GetTick;
 8006eaa:	6982      	ldr	r2, [r0, #24]
{
 8006eac:	b430      	push	{r4, r5}
  hciContext.io.Init    = fops->Init; 
 8006eae:	6805      	ldr	r5, [r0, #0]
  hciContext.io.GetTick = fops->GetTick;
 8006eb0:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 8006eb2:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 8006eb6:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8006eba:	6902      	ldr	r2, [r0, #16]
 8006ebc:	611a      	str	r2, [r3, #16]
  hciContext.io.Init    = fops->Init; 
 8006ebe:	601d      	str	r5, [r3, #0]
}
 8006ec0:	bc30      	pop	{r4, r5}
 8006ec2:	4770      	bx	lr
 8006ec4:	200001d4 	.word	0x200001d4

08006ec8 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8006ec8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ecc:	4606      	mov	r6, r0
 8006ece:	b0a5      	sub	sp, #148	; 0x94
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8006ed0:	2300      	movs	r3, #0
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8006ed2:	a802      	add	r0, sp, #8
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8006ed4:	8877      	ldrh	r7, [r6, #2]
 8006ed6:	f8b6 9000 	ldrh.w	r9, [r6]
  tHciDataPacket * hciReadPacket = NULL;
 8006eda:	9301      	str	r3, [sp, #4]
{
 8006edc:	4688      	mov	r8, r1
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006ede:	4c6a      	ldr	r4, [pc, #424]	; (8007088 <hci_send_req+0x1c0>)
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8006ee0:	4d6a      	ldr	r5, [pc, #424]	; (800708c <hci_send_req+0x1c4>)
  list_init_head(&hciTempQueue);
 8006ee2:	f000 f933 	bl	800714c <list_init_head>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006ee6:	e005      	b.n	8006ef4 <hci_send_req+0x2c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8006ee8:	f000 f958 	bl	800719c <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8006eec:	9904      	ldr	r1, [sp, #16]
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f000 f948 	bl	8007184 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f000 f985 	bl	8007204 <list_get_size>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b04      	cmp	r3, #4
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8006efe:	a904      	add	r1, sp, #16
 8006f00:	4628      	mov	r0, r5
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8006f02:	ddf1      	ble.n	8006ee8 <hci_send_req+0x20>
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8006f04:	8873      	ldrh	r3, [r6, #2]
 8006f06:	8832      	ldrh	r2, [r6, #0]

  free_event_list();
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8006f08:	7b34      	ldrb	r4, [r6, #12]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006f0a:	68b1      	ldr	r1, [r6, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8006f0c:	f88d 4013 	strb.w	r4, [sp, #19]
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8006f10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f14:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  payload[0] = HCI_COMMAND_PKT;
 8006f18:	2501      	movs	r5, #1
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006f1a:	4622      	mov	r2, r4
 8006f1c:	a805      	add	r0, sp, #20
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8006f1e:	f8ad 3011 	strh.w	r3, [sp, #17]
  payload[0] = HCI_COMMAND_PKT;
 8006f22:	f88d 5010 	strb.w	r5, [sp, #16]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8006f26:	f002 fbd7 	bl	80096d8 <memcpy>
  if (hciContext.io.Send)
 8006f2a:	4b59      	ldr	r3, [pc, #356]	; (8007090 <hci_send_req+0x1c8>)
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	b113      	cbz	r3, 8006f36 <hci_send_req+0x6e>
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8006f30:	1d21      	adds	r1, r4, #4
 8006f32:	a804      	add	r0, sp, #16
 8006f34:	4798      	blx	r3
  
  if (async)
 8006f36:	f1b8 0f00 	cmp.w	r8, #0
 8006f3a:	f040 808f 	bne.w	800705c <hci_send_req+0x194>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8006f3e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8006f42:	ea47 2789 	orr.w	r7, r7, r9, lsl #10
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006f46:	4d51      	ldr	r5, [pc, #324]	; (800708c <hci_send_req+0x1c4>)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8006f48:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8007088 <hci_send_req+0x1c0>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8006f4c:	b2bf      	uxth	r7, r7
    uint32_t tickstart = HAL_GetTick();
 8006f4e:	f7fb fa7d 	bl	800244c <HAL_GetTick>
 8006f52:	4604      	mov	r4, r0
 8006f54:	e002      	b.n	8006f5c <hci_send_req+0x94>
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006f56:	f000 f8fd 	bl	8007154 <list_is_empty>
 8006f5a:	b1f0      	cbz	r0, 8006f9a <hci_send_req+0xd2>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006f5c:	f7fb fa76 	bl	800244c <HAL_GetTick>
 8006f60:	1b03      	subs	r3, r0, r4
 8006f62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8006f66:	4628      	mov	r0, r5
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8006f68:	d9f5      	bls.n	8006f56 <hci_send_req+0x8e>
 8006f6a:	9901      	ldr	r1, [sp, #4]
      hciReadPacket=NULL;
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8006f6c:	2900      	cmp	r1, #0
 8006f6e:	d142      	bne.n	8006ff6 <hci_send_req+0x12e>
    list_insert_head(dest_list, tmp_node);
 8006f70:	4c46      	ldr	r4, [pc, #280]	; (800708c <hci_send_req+0x1c4>)
 8006f72:	e005      	b.n	8006f80 <hci_send_req+0xb8>
    list_remove_tail(src_list, &tmp_node);
 8006f74:	f000 f92c 	bl	80071d0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8006f78:	9904      	ldr	r1, [sp, #16]
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	f000 f8f6 	bl	800716c <list_insert_head>
  while (!list_is_empty(src_list))
 8006f80:	a802      	add	r0, sp, #8
 8006f82:	f000 f8e7 	bl	8007154 <list_is_empty>
 8006f86:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 8006f88:	a904      	add	r1, sp, #16
 8006f8a:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d0f1      	beq.n	8006f74 <hci_send_req+0xac>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return -1;
 8006f90:	f04f 30ff 	mov.w	r0, #4294967295
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return 0;
}
 8006f94:	b025      	add	sp, #148	; 0x94
 8006f96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8006f9a:	a901      	add	r1, sp, #4
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	f000 f8fd 	bl	800719c <list_remove_head>
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8006fa2:	9901      	ldr	r1, [sp, #4]
    if (hci_hdr->type == HCI_EVENT_PKT)
 8006fa4:	7a0b      	ldrb	r3, [r1, #8]
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d112      	bne.n	8006fd0 <hci_send_req+0x108>
      switch (event_pckt->evt) 
 8006faa:	7a4b      	ldrb	r3, [r1, #9]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8006fac:	f891 4088 	ldrb.w	r4, [r1, #136]	; 0x88
      switch (event_pckt->evt) 
 8006fb0:	2b10      	cmp	r3, #16
 8006fb2:	d020      	beq.n	8006ff6 <hci_send_req+0x12e>
 8006fb4:	d823      	bhi.n	8006ffe <hci_send_req+0x136>
 8006fb6:	2b0e      	cmp	r3, #14
 8006fb8:	d01a      	beq.n	8006ff0 <hci_send_req+0x128>
 8006fba:	2b0f      	cmp	r3, #15
 8006fbc:	d108      	bne.n	8006fd0 <hci_send_req+0x108>
        if (cs->opcode != opcode)
 8006fbe:	f8b1 300d 	ldrh.w	r3, [r1, #13]
 8006fc2:	42bb      	cmp	r3, r7
 8006fc4:	d117      	bne.n	8006ff6 <hci_send_req+0x12e>
        if (r->event != EVT_CMD_STATUS) {
 8006fc6:	6873      	ldr	r3, [r6, #4]
 8006fc8:	2b0f      	cmp	r3, #15
 8006fca:	d052      	beq.n	8007072 <hci_send_req+0x1aa>
          if (cs->status) {
 8006fcc:	7acb      	ldrb	r3, [r1, #11]
 8006fce:	b993      	cbnz	r3, 8006ff6 <hci_send_req+0x12e>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	f000 f8bf 	bl	8007154 <list_is_empty>
 8006fd6:	b120      	cbz	r0, 8006fe2 <hci_send_req+0x11a>
 8006fd8:	4628      	mov	r0, r5
 8006fda:	f000 f8bb 	bl	8007154 <list_is_empty>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d140      	bne.n	8007064 <hci_send_req+0x19c>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8006fe2:	9901      	ldr	r1, [sp, #4]
 8006fe4:	a802      	add	r0, sp, #8
 8006fe6:	f000 f8cd 	bl	8007184 <list_insert_tail>
      hciReadPacket=NULL;
 8006fea:	2300      	movs	r3, #0
 8006fec:	9301      	str	r3, [sp, #4]
 8006fee:	e7ae      	b.n	8006f4e <hci_send_req+0x86>
        if (cc->opcode != opcode)
 8006ff0:	898b      	ldrh	r3, [r1, #12]
 8006ff2:	42bb      	cmp	r3, r7
 8006ff4:	d014      	beq.n	8007020 <hci_send_req+0x158>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8006ff6:	4824      	ldr	r0, [pc, #144]	; (8007088 <hci_send_req+0x1c0>)
 8006ff8:	f000 f8b8 	bl	800716c <list_insert_head>
 8006ffc:	e7b8      	b.n	8006f70 <hci_send_req+0xa8>
      switch (event_pckt->evt) 
 8006ffe:	2b3e      	cmp	r3, #62	; 0x3e
 8007000:	d1e6      	bne.n	8006fd0 <hci_send_req+0x108>
        if (me->subevent != r->event)
 8007002:	7aca      	ldrb	r2, [r1, #11]
 8007004:	6873      	ldr	r3, [r6, #4]
 8007006:	429a      	cmp	r2, r3
 8007008:	d1e2      	bne.n	8006fd0 <hci_send_req+0x108>
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800700a:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= 1;
 800700e:	1f22      	subs	r2, r4, #4
        r->rlen = MIN(len, r->rlen);
 8007010:	429a      	cmp	r2, r3
 8007012:	bf28      	it	cs
 8007014:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007016:	310c      	adds	r1, #12
        r->rlen = MIN(len, r->rlen);
 8007018:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800701a:	f002 fb5d 	bl	80096d8 <memcpy>
        goto done;
 800701e:	e009      	b.n	8007034 <hci_send_req+0x16c>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007020:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= EVT_CMD_COMPLETE_SIZE;
 8007024:	1fa2      	subs	r2, r4, #6
        r->rlen = MIN(len, r->rlen);
 8007026:	429a      	cmp	r2, r3
 8007028:	bf28      	it	cs
 800702a:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800702c:	310e      	adds	r1, #14
        r->rlen = MIN(len, r->rlen);
 800702e:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007030:	f002 fb52 	bl	80096d8 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8007034:	9901      	ldr	r1, [sp, #4]
 8007036:	4814      	ldr	r0, [pc, #80]	; (8007088 <hci_send_req+0x1c0>)
    list_insert_head(dest_list, tmp_node);
 8007038:	4c14      	ldr	r4, [pc, #80]	; (800708c <hci_send_req+0x1c4>)
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800703a:	f000 f897 	bl	800716c <list_insert_head>
static void move_list(tListNode * dest_list, tListNode * src_list)
 800703e:	e005      	b.n	800704c <hci_send_req+0x184>
    list_remove_tail(src_list, &tmp_node);
 8007040:	f000 f8c6 	bl	80071d0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8007044:	9904      	ldr	r1, [sp, #16]
 8007046:	4620      	mov	r0, r4
 8007048:	f000 f890 	bl	800716c <list_insert_head>
  while (!list_is_empty(src_list))
 800704c:	a802      	add	r0, sp, #8
 800704e:	f000 f881 	bl	8007154 <list_is_empty>
 8007052:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 8007054:	a904      	add	r1, sp, #16
 8007056:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 8007058:	2b00      	cmp	r3, #0
 800705a:	d0f1      	beq.n	8007040 <hci_send_req+0x178>
    return 0;
 800705c:	2000      	movs	r0, #0
}
 800705e:	b025      	add	sp, #148	; 0x94
 8007060:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007064:	9901      	ldr	r1, [sp, #4]
 8007066:	4640      	mov	r0, r8
 8007068:	f000 f88c 	bl	8007184 <list_insert_tail>
      hciReadPacket=NULL;
 800706c:	2300      	movs	r3, #0
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	e76d      	b.n	8006f4e <hci_send_req+0x86>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007072:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8007076:	1ee2      	subs	r2, r4, #3
        r->rlen = MIN(len, r->rlen);
 8007078:	429a      	cmp	r2, r3
 800707a:	bf28      	it	cs
 800707c:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800707e:	310b      	adds	r1, #11
        r->rlen = MIN(len, r->rlen);
 8007080:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007082:	f002 fb29 	bl	80096d8 <memcpy>
        goto done;
 8007086:	e7d5      	b.n	8007034 <hci_send_req+0x16c>
 8007088:	20009c2c 	.word	0x20009c2c
 800708c:	20009c34 	.word	0x20009c34
 8007090:	200001d4 	.word	0x200001d4

08007094 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	b082      	sub	sp, #8
  tHciDataPacket * hciReadPacket = NULL;
 8007098:	2300      	movs	r3, #0
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800709a:	4c0d      	ldr	r4, [pc, #52]	; (80070d0 <hci_user_evt_proc+0x3c>)
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);

    if (hciContext.UserEvtRx != NULL)
 800709c:	4e0d      	ldr	r6, [pc, #52]	; (80070d4 <hci_user_evt_proc+0x40>)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800709e:	4d0e      	ldr	r5, [pc, #56]	; (80070d8 <hci_user_evt_proc+0x44>)
  tHciDataPacket * hciReadPacket = NULL;
 80070a0:	9301      	str	r3, [sp, #4]
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80070a2:	e00a      	b.n	80070ba <hci_user_evt_proc+0x26>
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80070a4:	f000 f87a 	bl	800719c <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 80070a8:	69f3      	ldr	r3, [r6, #28]
 80070aa:	b113      	cbz	r3, 80070b2 <hci_user_evt_proc+0x1e>
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 80070ac:	9801      	ldr	r0, [sp, #4]
 80070ae:	3008      	adds	r0, #8
 80070b0:	4798      	blx	r3
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80070b2:	9901      	ldr	r1, [sp, #4]
 80070b4:	4628      	mov	r0, r5
 80070b6:	f000 f865 	bl	8007184 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80070ba:	4620      	mov	r0, r4
 80070bc:	f000 f84a 	bl	8007154 <list_is_empty>
 80070c0:	4603      	mov	r3, r0
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80070c2:	a901      	add	r1, sp, #4
 80070c4:	4620      	mov	r0, r4
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d0ec      	beq.n	80070a4 <hci_user_evt_proc+0x10>
  }
}
 80070ca:	b002      	add	sp, #8
 80070cc:	bd70      	pop	{r4, r5, r6, pc}
 80070ce:	bf00      	nop
 80070d0:	20009c34 	.word	0x20009c34
 80070d4:	200001d4 	.word	0x200001d4
 80070d8:	20009c2c 	.word	0x20009c2c

080070dc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80070dc:	b530      	push	{r4, r5, lr}
 80070de:	b083      	sub	sp, #12
  tHciDataPacket * hciReadPacket = NULL;
 80070e0:	2300      	movs	r3, #0
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80070e2:	4817      	ldr	r0, [pc, #92]	; (8007140 <hci_notify_asynch_evt+0x64>)
  tHciDataPacket * hciReadPacket = NULL;
 80070e4:	9301      	str	r3, [sp, #4]
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80070e6:	f000 f835 	bl	8007154 <list_is_empty>
 80070ea:	b110      	cbz	r0, 80070f2 <hci_notify_asynch_evt+0x16>
      }
    }
  }
  else 
  {
    ret = 1;
 80070ec:	2001      	movs	r0, #1
  }
  return ret;
  
}
 80070ee:	b003      	add	sp, #12
 80070f0:	bd30      	pop	{r4, r5, pc}
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80070f2:	4605      	mov	r5, r0
 80070f4:	a901      	add	r1, sp, #4
 80070f6:	4812      	ldr	r0, [pc, #72]	; (8007140 <hci_notify_asynch_evt+0x64>)
 80070f8:	f000 f850 	bl	800719c <list_remove_head>
    if (hciContext.io.Receive)
 80070fc:	4b11      	ldr	r3, [pc, #68]	; (8007144 <hci_notify_asynch_evt+0x68>)
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	b1db      	cbz	r3, 800713a <hci_notify_asynch_evt+0x5e>
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8007102:	9801      	ldr	r0, [sp, #4]
 8007104:	2180      	movs	r1, #128	; 0x80
 8007106:	3008      	adds	r0, #8
 8007108:	4798      	blx	r3
      if (data_len > 0)
 800710a:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
        hciReadPacket->data_len = data_len;
 800710e:	9901      	ldr	r1, [sp, #4]
      if (data_len > 0)
 8007110:	d00d      	beq.n	800712e <hci_notify_asynch_evt+0x52>
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8007112:	7a0b      	ldrb	r3, [r1, #8]
        hciReadPacket->data_len = data_len;
 8007114:	f881 4088 	strb.w	r4, [r1, #136]	; 0x88
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8007118:	2b04      	cmp	r3, #4
 800711a:	d108      	bne.n	800712e <hci_notify_asynch_evt+0x52>
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800711c:	7a8b      	ldrb	r3, [r1, #10]
 800711e:	3c03      	subs	r4, #3
 8007120:	42a3      	cmp	r3, r4
 8007122:	d104      	bne.n	800712e <hci_notify_asynch_evt+0x52>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8007124:	4808      	ldr	r0, [pc, #32]	; (8007148 <hci_notify_asynch_evt+0x6c>)
 8007126:	f000 f82d 	bl	8007184 <list_insert_tail>
  int32_t ret = 0;
 800712a:	4628      	mov	r0, r5
 800712c:	e7df      	b.n	80070ee <hci_notify_asynch_evt+0x12>
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800712e:	4804      	ldr	r0, [pc, #16]	; (8007140 <hci_notify_asynch_evt+0x64>)
 8007130:	f000 f81c 	bl	800716c <list_insert_head>
  int32_t ret = 0;
 8007134:	2000      	movs	r0, #0
}
 8007136:	b003      	add	sp, #12
 8007138:	bd30      	pop	{r4, r5, pc}
  int32_t ret = 0;
 800713a:	4618      	mov	r0, r3
  return ret;
 800713c:	e7d7      	b.n	80070ee <hci_notify_asynch_evt+0x12>
 800713e:	bf00      	nop
 8007140:	20009c2c 	.word	0x20009c2c
 8007144:	200001d4 	.word	0x200001d4
 8007148:	20009c34 	.word	0x20009c34

0800714c <list_init_head>:
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
  listHead->prev = listHead;	
 800714c:	e9c0 0000 	strd	r0, r0, [r0]
}
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop

08007154 <list_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007154:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007158:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800715a:	6803      	ldr	r3, [r0, #0]
  {
    return_value = 1;
 800715c:	1a18      	subs	r0, r3, r0
 800715e:	fab0 f080 	clz	r0, r0
 8007162:	0940      	lsrs	r0, r0, #5
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007164:	f382 8810 	msr	PRIMASK, r2
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop

0800716c <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800716c:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007170:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8007172:	6802      	ldr	r2, [r0, #0]
  node->prev = listHead;
 8007174:	e9c1 2000 	strd	r2, r0, [r1]
  listHead->next = node;
 8007178:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 800717a:	680a      	ldr	r2, [r1, #0]
 800717c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800717e:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007182:	4770      	bx	lr

08007184 <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007184:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007188:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
  node->prev = listHead->prev;
 800718a:	6842      	ldr	r2, [r0, #4]
 800718c:	e9c1 0200 	strd	r0, r2, [r1]
  listHead->prev = node;
 8007190:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8007192:	684a      	ldr	r2, [r1, #4]
 8007194:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007196:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800719a:	4770      	bx	lr

0800719c <list_remove_head>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800719c:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800719e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80071a2:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80071a4:	6803      	ldr	r3, [r0, #0]
 80071a6:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071a8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80071ac:	b672      	cpsid	i
  (node->prev)->next = node->next;
 80071ae:	e9d3 3200 	ldrd	r3, r2, [r3]
 80071b2:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 80071b4:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b6:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->next);
  (*node)->next = NULL;
 80071ba:	680a      	ldr	r2, [r1, #0]
 80071bc:	2300      	movs	r3, #0
 80071be:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80071c0:	680a      	ldr	r2, [r1, #0]
 80071c2:	6053      	str	r3, [r2, #4]
 80071c4:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80071c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop

080071d0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80071d0:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071d2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80071d6:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80071d8:	6843      	ldr	r3, [r0, #4]
 80071da:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071dc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80071e0:	b672      	cpsid	i
  (node->prev)->next = node->next;
 80071e2:	e9d3 3200 	ldrd	r3, r2, [r3]
 80071e6:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 80071e8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ea:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->prev);
  (*node)->next = NULL;
 80071ee:	680a      	ldr	r2, [r1, #0]
 80071f0:	2300      	movs	r3, #0
 80071f2:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80071f4:	680a      	ldr	r2, [r1, #0]
 80071f6:	6053      	str	r3, [r2, #4]
 80071f8:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80071fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop

08007204 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8007204:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007206:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800720a:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800720c:	6803      	ldr	r3, [r0, #0]
  while (temp != listHead)
 800720e:	429a      	cmp	r2, r3
  int size = 0;
 8007210:	f04f 0000 	mov.w	r0, #0
  while (temp != listHead)
 8007214:	d004      	beq.n	8007220 <list_get_size+0x1c>
  {
    size++;
    temp = temp->next;		
 8007216:	681b      	ldr	r3, [r3, #0]
  while (temp != listHead)
 8007218:	429a      	cmp	r2, r3
    size++;
 800721a:	f100 0001 	add.w	r0, r0, #1
  while (temp != listHead)
 800721e:	d1fa      	bne.n	8007216 <list_get_size+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007220:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop

08007228 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007228:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 800722a:	4b05      	ldr	r3, [pc, #20]	; (8007240 <SysTick_Handler+0x18>)
 800722c:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800722e:	f001 fb87 	bl	8008940 <xTaskGetSchedulerState>
 8007232:	2801      	cmp	r0, #1
 8007234:	d100      	bne.n	8007238 <SysTick_Handler+0x10>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8007236:	bd08      	pop	{r3, pc}
 8007238:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 800723c:	f002 b80a 	b.w	8009254 <xPortSysTickHandler>
 8007240:	e000e010 	.word	0xe000e010

08007244 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007244:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007248:	b92b      	cbnz	r3, 8007256 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800724a:	4b06      	ldr	r3, [pc, #24]	; (8007264 <osKernelInitialize+0x20>)
 800724c:	6818      	ldr	r0, [r3, #0]
 800724e:	b928      	cbnz	r0, 800725c <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007250:	2201      	movs	r2, #1
 8007252:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007254:	4770      	bx	lr
    stat = osErrorISR;
 8007256:	f06f 0005 	mvn.w	r0, #5
 800725a:	4770      	bx	lr
    } else {
      stat = osError;
 800725c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	200009d8 	.word	0x200009d8

08007268 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007268:	b510      	push	{r4, lr}
 800726a:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800726e:	b974      	cbnz	r4, 800728e <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8007270:	4b08      	ldr	r3, [pc, #32]	; (8007294 <osKernelStart+0x2c>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	2a01      	cmp	r2, #1
 8007276:	d107      	bne.n	8007288 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007278:	4907      	ldr	r1, [pc, #28]	; (8007298 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800727a:	2202      	movs	r2, #2
 800727c:	77cc      	strb	r4, [r1, #31]
 800727e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007280:	f001 f87a 	bl	8008378 <vTaskStartScheduler>
      stat = osOK;
 8007284:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8007286:	bd10      	pop	{r4, pc}
      stat = osError;
 8007288:	f04f 30ff 	mov.w	r0, #4294967295
}
 800728c:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800728e:	f06f 0005 	mvn.w	r0, #5
}
 8007292:	bd10      	pop	{r4, pc}
 8007294:	200009d8 	.word	0x200009d8
 8007298:	e000ed00 	.word	0xe000ed00

0800729c <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800729c:	4b04      	ldr	r3, [pc, #16]	; (80072b0 <vApplicationGetIdleTaskMemory+0x14>)
 800729e:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80072a0:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80072a2:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80072a4:	4c03      	ldr	r4, [pc, #12]	; (80072b4 <vApplicationGetIdleTaskMemory+0x18>)
 80072a6:	600c      	str	r4, [r1, #0]
}
 80072a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80072ac:	6013      	str	r3, [r2, #0]
}
 80072ae:	4770      	bx	lr
 80072b0:	2000096c 	.word	0x2000096c
 80072b4:	2000076c 	.word	0x2000076c

080072b8 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80072b8:	4b05      	ldr	r3, [pc, #20]	; (80072d0 <vApplicationGetTimerTaskMemory+0x18>)
 80072ba:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80072bc:	b410      	push	{r4}
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80072be:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80072c2:	4c04      	ldr	r4, [pc, #16]	; (80072d4 <vApplicationGetTimerTaskMemory+0x1c>)
 80072c4:	600c      	str	r4, [r1, #0]
}
 80072c6:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80072ca:	6013      	str	r3, [r2, #0]
}
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	200011dc 	.word	0x200011dc
 80072d4:	200009dc 	.word	0x200009dc

080072d8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072d8:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80072dc:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072e0:	2200      	movs	r2, #0
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072e2:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80072e6:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072e8:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072ea:	6043      	str	r3, [r0, #4]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop

080072f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072f0:	2300      	movs	r3, #0
 80072f2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072f4:	4770      	bx	lr
 80072f6:	bf00      	nop

080072f8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80072f8:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80072fa:	6802      	ldr	r2, [r0, #0]
{
 80072fc:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80072fe:	689c      	ldr	r4, [r3, #8]
 8007300:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007302:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8007304:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8007306:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007308:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800730a:	6099      	str	r1, [r3, #8]
}
 800730c:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8007310:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8007312:	6002      	str	r2, [r0, #0]
}
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop

08007318 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007318:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800731a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800731c:	1c6b      	adds	r3, r5, #1
 800731e:	d010      	beq.n	8007342 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007320:	f100 0308 	add.w	r3, r0, #8
 8007324:	461c      	mov	r4, r3
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	42aa      	cmp	r2, r5
 800732c:	d9fa      	bls.n	8007324 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800732e:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8007330:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8007332:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007334:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007336:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8007338:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 800733a:	6108      	str	r0, [r1, #16]
}
 800733c:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 800733e:	6002      	str	r2, [r0, #0]
}
 8007340:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8007342:	6904      	ldr	r4, [r0, #16]
 8007344:	6863      	ldr	r3, [r4, #4]
 8007346:	e7f2      	b.n	800732e <vListInsert+0x16>

08007348 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007348:	6903      	ldr	r3, [r0, #16]
{
 800734a:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800734c:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007350:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007352:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8007354:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007356:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007358:	bf08      	it	eq
 800735a:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 800735c:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800735e:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8007362:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8007364:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8007366:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8007368:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 800736a:	6818      	ldr	r0, [r3, #0]
}
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop

08007370 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007370:	b570      	push	{r4, r5, r6, lr}
 8007372:	4604      	mov	r4, r0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007374:	6c00      	ldr	r0, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007376:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007378:	b920      	cbnz	r0, 8007384 <prvCopyDataToQueue+0x14>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800737a:	6825      	ldr	r5, [r4, #0]
 800737c:	b35d      	cbz	r5, 80073d6 <prvCopyDataToQueue+0x66>
 800737e:	3601      	adds	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007380:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8007382:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8007384:	4615      	mov	r5, r2
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007386:	4602      	mov	r2, r0
	else if( xPosition == queueSEND_TO_BACK )
 8007388:	b985      	cbnz	r5, 80073ac <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800738a:	6860      	ldr	r0, [r4, #4]
 800738c:	f002 f9a4 	bl	80096d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007390:	6863      	ldr	r3, [r4, #4]
 8007392:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007394:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007396:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007398:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800739a:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800739c:	f106 0601 	add.w	r6, r6, #1
 80073a0:	bf24      	itt	cs
 80073a2:	6823      	ldrcs	r3, [r4, #0]
 80073a4:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80073a6:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073a8:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80073aa:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80073ac:	68e0      	ldr	r0, [r4, #12]
 80073ae:	f002 f993 	bl	80096d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80073b4:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073b6:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073b8:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073ba:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073bc:	60e3      	str	r3, [r4, #12]
 80073be:	f1c2 0200 	rsb	r2, r2, #0
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073c2:	d202      	bcs.n	80073ca <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073c4:	68a3      	ldr	r3, [r4, #8]
 80073c6:	441a      	add	r2, r3
 80073c8:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80073ca:	2d02      	cmp	r5, #2
 80073cc:	d008      	beq.n	80073e0 <prvCopyDataToQueue+0x70>
 80073ce:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 80073d0:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073d2:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80073d4:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073d6:	68a0      	ldr	r0, [r4, #8]
 80073d8:	f001 fac2 	bl	8008960 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80073dc:	60a5      	str	r5, [r4, #8]
 80073de:	e7ce      	b.n	800737e <prvCopyDataToQueue+0xe>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073e0:	2e01      	cmp	r6, #1
 80073e2:	bf38      	it	cc
 80073e4:	2601      	movcc	r6, #1
BaseType_t xReturn = pdFALSE;
 80073e6:	2000      	movs	r0, #0
 80073e8:	e7ca      	b.n	8007380 <prvCopyDataToQueue+0x10>
 80073ea:	bf00      	nop

080073ec <xQueueGenericCreateStatic>:
	{
 80073ec:	b530      	push	{r4, r5, lr}
 80073ee:	b083      	sub	sp, #12
 80073f0:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80073f4:	b940      	cbnz	r0, 8007408 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	e7fe      	b.n	8007406 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8007408:	461c      	mov	r4, r3
 800740a:	b1e3      	cbz	r3, 8007446 <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800740c:	b172      	cbz	r2, 800742c <xQueueGenericCreateStatic+0x40>
 800740e:	b319      	cbz	r1, 8007458 <xQueueGenericCreateStatic+0x6c>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007410:	2350      	movs	r3, #80	; 0x50
 8007412:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	2b50      	cmp	r3, #80	; 0x50
 8007418:	d027      	beq.n	800746a <xQueueGenericCreateStatic+0x7e>
 800741a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741e:	f383 8811 	msr	BASEPRI, r3
 8007422:	f3bf 8f6f 	isb	sy
 8007426:	f3bf 8f4f 	dsb	sy
 800742a:	e7fe      	b.n	800742a <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800742c:	2900      	cmp	r1, #0
 800742e:	d146      	bne.n	80074be <xQueueGenericCreateStatic+0xd2>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007430:	2350      	movs	r3, #80	; 0x50
 8007432:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007434:	9b01      	ldr	r3, [sp, #4]
 8007436:	2b50      	cmp	r3, #80	; 0x50
 8007438:	d1ef      	bne.n	800741a <xQueueGenericCreateStatic+0x2e>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800743a:	2301      	movs	r3, #1
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800743c:	9a01      	ldr	r2, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800743e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007442:	4622      	mov	r2, r4
 8007444:	e015      	b.n	8007472 <xQueueGenericCreateStatic+0x86>
 8007446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800744a:	f383 8811 	msr	BASEPRI, r3
 800744e:	f3bf 8f6f 	isb	sy
 8007452:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8007456:	e7fe      	b.n	8007456 <xQueueGenericCreateStatic+0x6a>
 8007458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745c:	f383 8811 	msr	BASEPRI, r3
 8007460:	f3bf 8f6f 	isb	sy
 8007464:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007468:	e7fe      	b.n	8007468 <xQueueGenericCreateStatic+0x7c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800746a:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800746c:	2301      	movs	r3, #1
 800746e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8007472:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
 8007476:	6022      	str	r2, [r4, #0]
	taskENTER_CRITICAL();
 8007478:	f001 fe84 	bl	8009184 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800747c:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 8007480:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007482:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007484:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007488:	1acb      	subs	r3, r1, r3
 800748a:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800748c:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800748e:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 8007490:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007492:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007494:	e9c4 2302 	strd	r2, r3, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8007498:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800749c:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 80074a0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80074a4:	f7ff ff18 	bl	80072d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80074a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80074ac:	f7ff ff14 	bl	80072d8 <vListInitialise>
	taskEXIT_CRITICAL();
 80074b0:	f001 fe8a 	bl	80091c8 <vPortExitCritical>
	}
 80074b4:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 80074b6:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 80074ba:	b003      	add	sp, #12
 80074bc:	bd30      	pop	{r4, r5, pc}
 80074be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c2:	f383 8811 	msr	BASEPRI, r3
 80074c6:	f3bf 8f6f 	isb	sy
 80074ca:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80074ce:	e7fe      	b.n	80074ce <xQueueGenericCreateStatic+0xe2>

080074d0 <xQueueGenericSend>:
{
 80074d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d4:	b084      	sub	sp, #16
 80074d6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80074d8:	2800      	cmp	r0, #0
 80074da:	f000 80ac 	beq.w	8007636 <xQueueGenericSend+0x166>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074de:	4688      	mov	r8, r1
 80074e0:	461f      	mov	r7, r3
 80074e2:	4604      	mov	r4, r0
 80074e4:	2900      	cmp	r1, #0
 80074e6:	f000 8099 	beq.w	800761c <xQueueGenericSend+0x14c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80074ea:	2f02      	cmp	r7, #2
 80074ec:	d10b      	bne.n	8007506 <xQueueGenericSend+0x36>
 80074ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d008      	beq.n	8007506 <xQueueGenericSend+0x36>
 80074f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	e7fe      	b.n	8007504 <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007506:	f001 fa1b 	bl	8008940 <xTaskGetSchedulerState>
 800750a:	4682      	mov	sl, r0
 800750c:	2800      	cmp	r0, #0
 800750e:	f000 809b 	beq.w	8007648 <xQueueGenericSend+0x178>
 8007512:	f04f 0a00 	mov.w	sl, #0
					portYIELD_WITHIN_API();
 8007516:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 80077d8 <xQueueGenericSend+0x308>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800751a:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskENTER_CRITICAL();
 800751e:	f001 fe31 	bl	8009184 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007522:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007524:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007526:	429a      	cmp	r2, r3
 8007528:	f0c0 80f4 	bcc.w	8007714 <xQueueGenericSend+0x244>
 800752c:	2f02      	cmp	r7, #2
 800752e:	f000 80f1 	beq.w	8007714 <xQueueGenericSend+0x244>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007532:	9d01      	ldr	r5, [sp, #4]
 8007534:	2d00      	cmp	r5, #0
 8007536:	f000 814a 	beq.w	80077ce <xQueueGenericSend+0x2fe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800753a:	ad02      	add	r5, sp, #8
				else if( xEntryTimeSet == pdFALSE )
 800753c:	f1ba 0f00 	cmp.w	sl, #0
 8007540:	f000 80e4 	beq.w	800770c <xQueueGenericSend+0x23c>
		taskEXIT_CRITICAL();
 8007544:	f001 fe40 	bl	80091c8 <vPortExitCritical>
		vTaskSuspendAll();
 8007548:	f000 ffb4 	bl	80084b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800754c:	f001 fe1a 	bl	8009184 <vPortEnterCritical>
 8007550:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007554:	2bff      	cmp	r3, #255	; 0xff
 8007556:	bf04      	itt	eq
 8007558:	2300      	moveq	r3, #0
 800755a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 800755e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007562:	2bff      	cmp	r3, #255	; 0xff
 8007564:	bf04      	itt	eq
 8007566:	2300      	moveq	r3, #0
 8007568:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 800756c:	f001 fe2c 	bl	80091c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007570:	4628      	mov	r0, r5
 8007572:	a901      	add	r1, sp, #4
 8007574:	f001 f974 	bl	8008860 <xTaskCheckForTimeOut>
 8007578:	2800      	cmp	r0, #0
 800757a:	f040 80e8 	bne.w	800774e <xQueueGenericSend+0x27e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800757e:	f001 fe01 	bl	8009184 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007582:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007584:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007586:	429a      	cmp	r2, r3
 8007588:	d06b      	beq.n	8007662 <xQueueGenericSend+0x192>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800758a:	f001 fe1d 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800758e:	f001 fdf9 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007592:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007596:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007598:	2d00      	cmp	r5, #0
 800759a:	dc05      	bgt.n	80075a8 <xQueueGenericSend+0xd8>
 800759c:	e012      	b.n	80075c4 <xQueueGenericSend+0xf4>
			--cTxLock;
 800759e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075a4:	b25d      	sxtb	r5, r3
 80075a6:	d00d      	beq.n	80075c4 <xQueueGenericSend+0xf4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075aa:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075ac:	b153      	cbz	r3, 80075c4 <xQueueGenericSend+0xf4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075ae:	f001 f903 	bl	80087b8 <xTaskRemoveFromEventList>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	d0f3      	beq.n	800759e <xQueueGenericSend+0xce>
						vTaskMissedYield();
 80075b6:	f001 f9a3 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 80075ba:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075c0:	b25d      	sxtb	r5, r3
 80075c2:	d1f1      	bne.n	80075a8 <xQueueGenericSend+0xd8>
		pxQueue->cTxLock = queueUNLOCKED;
 80075c4:	23ff      	movs	r3, #255	; 0xff
 80075c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80075ca:	f001 fdfd 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80075ce:	f001 fdd9 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80075d2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80075d6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075d8:	2d00      	cmp	r5, #0
 80075da:	dd15      	ble.n	8007608 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075dc:	f104 0a10 	add.w	sl, r4, #16
 80075e0:	e004      	b.n	80075ec <xQueueGenericSend+0x11c>
				--cRxLock;
 80075e2:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075e8:	b25d      	sxtb	r5, r3
 80075ea:	d00d      	beq.n	8007608 <xQueueGenericSend+0x138>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ec:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075ee:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075f0:	b153      	cbz	r3, 8007608 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075f2:	f001 f8e1 	bl	80087b8 <xTaskRemoveFromEventList>
 80075f6:	2800      	cmp	r0, #0
 80075f8:	d0f3      	beq.n	80075e2 <xQueueGenericSend+0x112>
					vTaskMissedYield();
 80075fa:	f001 f981 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 80075fe:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007600:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007604:	b25d      	sxtb	r5, r3
 8007606:	d1f1      	bne.n	80075ec <xQueueGenericSend+0x11c>
		pxQueue->cRxLock = queueUNLOCKED;
 8007608:	23ff      	movs	r3, #255	; 0xff
 800760a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800760e:	f001 fddb 	bl	80091c8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8007612:	f000 ff57 	bl	80084c4 <xTaskResumeAll>
 8007616:	f04f 0a01 	mov.w	sl, #1
 800761a:	e780      	b.n	800751e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800761c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800761e:	2b00      	cmp	r3, #0
 8007620:	f43f af63 	beq.w	80074ea <xQueueGenericSend+0x1a>
 8007624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	e7fe      	b.n	8007634 <xQueueGenericSend+0x164>
 8007636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763a:	f383 8811 	msr	BASEPRI, r3
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007646:	e7fe      	b.n	8007646 <xQueueGenericSend+0x176>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007648:	9b01      	ldr	r3, [sp, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	f43f af63 	beq.w	8007516 <xQueueGenericSend+0x46>
 8007650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007654:	f383 8811 	msr	BASEPRI, r3
 8007658:	f3bf 8f6f 	isb	sy
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	e7fe      	b.n	8007660 <xQueueGenericSend+0x190>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007662:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8007666:	f001 fdaf 	bl	80091c8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800766a:	9901      	ldr	r1, [sp, #4]
 800766c:	4650      	mov	r0, sl
 800766e:	f001 f80b 	bl	8008688 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007672:	f001 fd87 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007676:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800767a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800767c:	2d00      	cmp	r5, #0
 800767e:	dc05      	bgt.n	800768c <xQueueGenericSend+0x1bc>
 8007680:	e012      	b.n	80076a8 <xQueueGenericSend+0x1d8>
			--cTxLock;
 8007682:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007684:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007688:	b25d      	sxtb	r5, r3
 800768a:	d00d      	beq.n	80076a8 <xQueueGenericSend+0x1d8>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800768c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800768e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007690:	b153      	cbz	r3, 80076a8 <xQueueGenericSend+0x1d8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007692:	f001 f891 	bl	80087b8 <xTaskRemoveFromEventList>
 8007696:	2800      	cmp	r0, #0
 8007698:	d0f3      	beq.n	8007682 <xQueueGenericSend+0x1b2>
						vTaskMissedYield();
 800769a:	f001 f931 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 800769e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80076a4:	b25d      	sxtb	r5, r3
 80076a6:	d1f1      	bne.n	800768c <xQueueGenericSend+0x1bc>
		pxQueue->cTxLock = queueUNLOCKED;
 80076a8:	23ff      	movs	r3, #255	; 0xff
 80076aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80076ae:	f001 fd8b 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80076b2:	f001 fd67 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80076b6:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80076ba:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076bc:	2d00      	cmp	r5, #0
 80076be:	dc05      	bgt.n	80076cc <xQueueGenericSend+0x1fc>
 80076c0:	e012      	b.n	80076e8 <xQueueGenericSend+0x218>
				--cRxLock;
 80076c2:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80076c8:	b25d      	sxtb	r5, r3
 80076ca:	d00d      	beq.n	80076e8 <xQueueGenericSend+0x218>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076cc:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076ce:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076d0:	b153      	cbz	r3, 80076e8 <xQueueGenericSend+0x218>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076d2:	f001 f871 	bl	80087b8 <xTaskRemoveFromEventList>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	d0f3      	beq.n	80076c2 <xQueueGenericSend+0x1f2>
					vTaskMissedYield();
 80076da:	f001 f911 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 80076de:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076e0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80076e4:	b25d      	sxtb	r5, r3
 80076e6:	d1f1      	bne.n	80076cc <xQueueGenericSend+0x1fc>
		pxQueue->cRxLock = queueUNLOCKED;
 80076e8:	23ff      	movs	r3, #255	; 0xff
 80076ea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80076ee:	f001 fd6b 	bl	80091c8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80076f2:	f000 fee7 	bl	80084c4 <xTaskResumeAll>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d18d      	bne.n	8007616 <xQueueGenericSend+0x146>
					portYIELD_WITHIN_API();
 80076fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80076fe:	f8c9 3000 	str.w	r3, [r9]
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	f3bf 8f6f 	isb	sy
 800770a:	e784      	b.n	8007616 <xQueueGenericSend+0x146>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800770c:	4628      	mov	r0, r5
 800770e:	f001 f89b 	bl	8008848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007712:	e717      	b.n	8007544 <xQueueGenericSend+0x74>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007714:	463a      	mov	r2, r7
 8007716:	4641      	mov	r1, r8
 8007718:	4620      	mov	r0, r4
 800771a:	f7ff fe29 	bl	8007370 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800771e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007720:	b973      	cbnz	r3, 8007740 <xQueueGenericSend+0x270>
					else if( xYieldRequired != pdFALSE )
 8007722:	b138      	cbz	r0, 8007734 <xQueueGenericSend+0x264>
						queueYIELD_IF_USING_PREEMPTION();
 8007724:	4b2c      	ldr	r3, [pc, #176]	; (80077d8 <xQueueGenericSend+0x308>)
 8007726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800772a:	601a      	str	r2, [r3, #0]
 800772c:	f3bf 8f4f 	dsb	sy
 8007730:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007734:	f001 fd48 	bl	80091c8 <vPortExitCritical>
				return pdPASS;
 8007738:	2001      	movs	r0, #1
}
 800773a:	b004      	add	sp, #16
 800773c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007740:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007744:	f001 f838 	bl	80087b8 <xTaskRemoveFromEventList>
 8007748:	2800      	cmp	r0, #0
 800774a:	d0f3      	beq.n	8007734 <xQueueGenericSend+0x264>
 800774c:	e7ea      	b.n	8007724 <xQueueGenericSend+0x254>
	taskENTER_CRITICAL();
 800774e:	f001 fd19 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007752:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007756:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007758:	2d00      	cmp	r5, #0
 800775a:	dd11      	ble.n	8007780 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800775c:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8007760:	e004      	b.n	800776c <xQueueGenericSend+0x29c>
			--cTxLock;
 8007762:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007764:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007768:	b25d      	sxtb	r5, r3
 800776a:	d009      	beq.n	8007780 <xQueueGenericSend+0x2b0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800776c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800776e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007770:	b133      	cbz	r3, 8007780 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007772:	f001 f821 	bl	80087b8 <xTaskRemoveFromEventList>
 8007776:	2800      	cmp	r0, #0
 8007778:	d0f3      	beq.n	8007762 <xQueueGenericSend+0x292>
						vTaskMissedYield();
 800777a:	f001 f8c1 	bl	8008900 <vTaskMissedYield>
 800777e:	e7f0      	b.n	8007762 <xQueueGenericSend+0x292>
		pxQueue->cTxLock = queueUNLOCKED;
 8007780:	23ff      	movs	r3, #255	; 0xff
 8007782:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007786:	f001 fd1f 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800778a:	f001 fcfb 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800778e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007792:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007794:	2d00      	cmp	r5, #0
 8007796:	dd11      	ble.n	80077bc <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007798:	f104 0610 	add.w	r6, r4, #16
 800779c:	e004      	b.n	80077a8 <xQueueGenericSend+0x2d8>
				--cRxLock;
 800779e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077a4:	b25d      	sxtb	r5, r3
 80077a6:	d009      	beq.n	80077bc <xQueueGenericSend+0x2ec>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077a8:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077aa:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077ac:	b133      	cbz	r3, 80077bc <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ae:	f001 f803 	bl	80087b8 <xTaskRemoveFromEventList>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d0f3      	beq.n	800779e <xQueueGenericSend+0x2ce>
					vTaskMissedYield();
 80077b6:	f001 f8a3 	bl	8008900 <vTaskMissedYield>
 80077ba:	e7f0      	b.n	800779e <xQueueGenericSend+0x2ce>
		pxQueue->cRxLock = queueUNLOCKED;
 80077bc:	23ff      	movs	r3, #255	; 0xff
 80077be:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80077c2:	f001 fd01 	bl	80091c8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80077c6:	f000 fe7d 	bl	80084c4 <xTaskResumeAll>
			return errQUEUE_FULL;
 80077ca:	2000      	movs	r0, #0
 80077cc:	e7b5      	b.n	800773a <xQueueGenericSend+0x26a>
					taskEXIT_CRITICAL();
 80077ce:	f001 fcfb 	bl	80091c8 <vPortExitCritical>
					return errQUEUE_FULL;
 80077d2:	4628      	mov	r0, r5
 80077d4:	e7b1      	b.n	800773a <xQueueGenericSend+0x26a>
 80077d6:	bf00      	nop
 80077d8:	e000ed04 	.word	0xe000ed04

080077dc <xQueueReceive>:
{
 80077dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077e0:	b085      	sub	sp, #20
 80077e2:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80077e4:	2800      	cmp	r0, #0
 80077e6:	f000 80f5 	beq.w	80079d4 <xQueueReceive+0x1f8>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077ea:	460e      	mov	r6, r1
 80077ec:	4604      	mov	r4, r0
 80077ee:	2900      	cmp	r1, #0
 80077f0:	f000 808a 	beq.w	8007908 <xQueueReceive+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077f4:	f001 f8a4 	bl	8008940 <xTaskGetSchedulerState>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d079      	beq.n	80078f0 <xQueueReceive+0x114>
		taskENTER_CRITICAL();
 80077fc:	f001 fcc2 	bl	8009184 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007800:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007802:	2d00      	cmp	r5, #0
 8007804:	f040 8148 	bne.w	8007a98 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007808:	9b01      	ldr	r3, [sp, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 80dc 	beq.w	80079c8 <xQueueReceive+0x1ec>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007810:	a802      	add	r0, sp, #8
 8007812:	f001 f819 	bl	8008848 <vTaskInternalSetTimeOutState>
					portYIELD_WITHIN_API();
 8007816:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8007ae0 <xQueueReceive+0x304>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800781a:	f104 0724 	add.w	r7, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 800781e:	f001 fcd3 	bl	80091c8 <vPortExitCritical>
		vTaskSuspendAll();
 8007822:	f000 fe47 	bl	80084b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007826:	f001 fcad 	bl	8009184 <vPortEnterCritical>
 800782a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800782e:	2bff      	cmp	r3, #255	; 0xff
 8007830:	bf04      	itt	eq
 8007832:	2300      	moveq	r3, #0
 8007834:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8007838:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800783c:	2bff      	cmp	r3, #255	; 0xff
 800783e:	bf04      	itt	eq
 8007840:	2300      	moveq	r3, #0
 8007842:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8007846:	f001 fcbf 	bl	80091c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800784a:	a901      	add	r1, sp, #4
 800784c:	a802      	add	r0, sp, #8
 800784e:	f001 f807 	bl	8008860 <xTaskCheckForTimeOut>
 8007852:	2800      	cmp	r0, #0
 8007854:	d165      	bne.n	8007922 <xQueueReceive+0x146>
	taskENTER_CRITICAL();
 8007856:	f001 fc95 	bl	8009184 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800785a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 80c2 	beq.w	80079e6 <xQueueReceive+0x20a>
	taskEXIT_CRITICAL();
 8007862:	f001 fcb1 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007866:	f001 fc8d 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800786a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800786e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007870:	2d00      	cmp	r5, #0
 8007872:	dc05      	bgt.n	8007880 <xQueueReceive+0xa4>
 8007874:	e012      	b.n	800789c <xQueueReceive+0xc0>
			--cTxLock;
 8007876:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007878:	f013 0fff 	tst.w	r3, #255	; 0xff
 800787c:	b25d      	sxtb	r5, r3
 800787e:	d00d      	beq.n	800789c <xQueueReceive+0xc0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007880:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007882:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007884:	b153      	cbz	r3, 800789c <xQueueReceive+0xc0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007886:	f000 ff97 	bl	80087b8 <xTaskRemoveFromEventList>
 800788a:	2800      	cmp	r0, #0
 800788c:	d0f3      	beq.n	8007876 <xQueueReceive+0x9a>
						vTaskMissedYield();
 800788e:	f001 f837 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 8007892:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007894:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007898:	b25d      	sxtb	r5, r3
 800789a:	d1f1      	bne.n	8007880 <xQueueReceive+0xa4>
		pxQueue->cTxLock = queueUNLOCKED;
 800789c:	23ff      	movs	r3, #255	; 0xff
 800789e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80078a2:	f001 fc91 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80078a6:	f001 fc6d 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80078aa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80078ae:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078b0:	2d00      	cmp	r5, #0
 80078b2:	dd15      	ble.n	80078e0 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078b4:	f104 0910 	add.w	r9, r4, #16
 80078b8:	e004      	b.n	80078c4 <xQueueReceive+0xe8>
				--cRxLock;
 80078ba:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80078c0:	b25d      	sxtb	r5, r3
 80078c2:	d00d      	beq.n	80078e0 <xQueueReceive+0x104>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078c4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078c6:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078c8:	b153      	cbz	r3, 80078e0 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078ca:	f000 ff75 	bl	80087b8 <xTaskRemoveFromEventList>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d0f3      	beq.n	80078ba <xQueueReceive+0xde>
					vTaskMissedYield();
 80078d2:	f001 f815 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 80078d6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078d8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80078dc:	b25d      	sxtb	r5, r3
 80078de:	d1f1      	bne.n	80078c4 <xQueueReceive+0xe8>
		pxQueue->cRxLock = queueUNLOCKED;
 80078e0:	23ff      	movs	r3, #255	; 0xff
 80078e2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80078e6:	f001 fc6f 	bl	80091c8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 80078ea:	f000 fdeb 	bl	80084c4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80078ee:	e062      	b.n	80079b6 <xQueueReceive+0x1da>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80078f0:	9b01      	ldr	r3, [sp, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d082      	beq.n	80077fc <xQueueReceive+0x20>
 80078f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078fa:	f383 8811 	msr	BASEPRI, r3
 80078fe:	f3bf 8f6f 	isb	sy
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	e7fe      	b.n	8007906 <xQueueReceive+0x12a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007908:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800790a:	2b00      	cmp	r3, #0
 800790c:	f43f af72 	beq.w	80077f4 <xQueueReceive+0x18>
 8007910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	e7fe      	b.n	8007920 <xQueueReceive+0x144>
	taskENTER_CRITICAL();
 8007922:	f001 fc2f 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007926:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800792a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800792c:	2d00      	cmp	r5, #0
 800792e:	dc05      	bgt.n	800793c <xQueueReceive+0x160>
 8007930:	e012      	b.n	8007958 <xQueueReceive+0x17c>
			--cTxLock;
 8007932:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007934:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007938:	b25d      	sxtb	r5, r3
 800793a:	d00d      	beq.n	8007958 <xQueueReceive+0x17c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800793c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800793e:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007940:	b153      	cbz	r3, 8007958 <xQueueReceive+0x17c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007942:	f000 ff39 	bl	80087b8 <xTaskRemoveFromEventList>
 8007946:	2800      	cmp	r0, #0
 8007948:	d0f3      	beq.n	8007932 <xQueueReceive+0x156>
						vTaskMissedYield();
 800794a:	f000 ffd9 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 800794e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007950:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007954:	b25d      	sxtb	r5, r3
 8007956:	d1f1      	bne.n	800793c <xQueueReceive+0x160>
		pxQueue->cTxLock = queueUNLOCKED;
 8007958:	23ff      	movs	r3, #255	; 0xff
 800795a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800795e:	f001 fc33 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007962:	f001 fc0f 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007966:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800796a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800796c:	2d00      	cmp	r5, #0
 800796e:	dd15      	ble.n	800799c <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007970:	f104 0910 	add.w	r9, r4, #16
 8007974:	e004      	b.n	8007980 <xQueueReceive+0x1a4>
				--cRxLock;
 8007976:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007978:	f013 0fff 	tst.w	r3, #255	; 0xff
 800797c:	b25d      	sxtb	r5, r3
 800797e:	d00d      	beq.n	800799c <xQueueReceive+0x1c0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007980:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007982:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007984:	b153      	cbz	r3, 800799c <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007986:	f000 ff17 	bl	80087b8 <xTaskRemoveFromEventList>
 800798a:	2800      	cmp	r0, #0
 800798c:	d0f3      	beq.n	8007976 <xQueueReceive+0x19a>
					vTaskMissedYield();
 800798e:	f000 ffb7 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 8007992:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007994:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007998:	b25d      	sxtb	r5, r3
 800799a:	d1f1      	bne.n	8007980 <xQueueReceive+0x1a4>
		pxQueue->cRxLock = queueUNLOCKED;
 800799c:	23ff      	movs	r3, #255	; 0xff
 800799e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80079a2:	f001 fc11 	bl	80091c8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80079a6:	f000 fd8d 	bl	80084c4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80079aa:	f001 fbeb 	bl	8009184 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80079ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80079b0:	b153      	cbz	r3, 80079c8 <xQueueReceive+0x1ec>
	taskEXIT_CRITICAL();
 80079b2:	f001 fc09 	bl	80091c8 <vPortExitCritical>
		taskENTER_CRITICAL();
 80079b6:	f001 fbe5 	bl	8009184 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079ba:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079bc:	2d00      	cmp	r5, #0
 80079be:	d16b      	bne.n	8007a98 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 80079c0:	9b01      	ldr	r3, [sp, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f47f af2b 	bne.w	800781e <xQueueReceive+0x42>
					taskEXIT_CRITICAL();
 80079c8:	f001 fbfe 	bl	80091c8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80079cc:	2000      	movs	r0, #0
}
 80079ce:	b005      	add	sp, #20
 80079d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80079e4:	e7fe      	b.n	80079e4 <xQueueReceive+0x208>
	taskEXIT_CRITICAL();
 80079e6:	f001 fbef 	bl	80091c8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80079ea:	9901      	ldr	r1, [sp, #4]
 80079ec:	4638      	mov	r0, r7
 80079ee:	f000 fe4b 	bl	8008688 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80079f2:	f001 fbc7 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80079f6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80079fa:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079fc:	2d00      	cmp	r5, #0
 80079fe:	dc05      	bgt.n	8007a0c <xQueueReceive+0x230>
 8007a00:	e012      	b.n	8007a28 <xQueueReceive+0x24c>
			--cTxLock;
 8007a02:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a04:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a08:	b25d      	sxtb	r5, r3
 8007a0a:	d00d      	beq.n	8007a28 <xQueueReceive+0x24c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a0e:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a10:	b153      	cbz	r3, 8007a28 <xQueueReceive+0x24c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a12:	f000 fed1 	bl	80087b8 <xTaskRemoveFromEventList>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d0f3      	beq.n	8007a02 <xQueueReceive+0x226>
						vTaskMissedYield();
 8007a1a:	f000 ff71 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 8007a1e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a20:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a24:	b25d      	sxtb	r5, r3
 8007a26:	d1f1      	bne.n	8007a0c <xQueueReceive+0x230>
		pxQueue->cTxLock = queueUNLOCKED;
 8007a28:	23ff      	movs	r3, #255	; 0xff
 8007a2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007a2e:	f001 fbcb 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007a32:	f001 fba7 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007a36:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007a3a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a3c:	2d00      	cmp	r5, #0
 8007a3e:	dd15      	ble.n	8007a6c <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a40:	f104 0910 	add.w	r9, r4, #16
 8007a44:	e004      	b.n	8007a50 <xQueueReceive+0x274>
				--cRxLock;
 8007a46:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a48:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a4c:	b25d      	sxtb	r5, r3
 8007a4e:	d00d      	beq.n	8007a6c <xQueueReceive+0x290>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a50:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a52:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a54:	b153      	cbz	r3, 8007a6c <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a56:	f000 feaf 	bl	80087b8 <xTaskRemoveFromEventList>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	d0f3      	beq.n	8007a46 <xQueueReceive+0x26a>
					vTaskMissedYield();
 8007a5e:	f000 ff4f 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 8007a62:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a64:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a68:	b25d      	sxtb	r5, r3
 8007a6a:	d1f1      	bne.n	8007a50 <xQueueReceive+0x274>
		pxQueue->cRxLock = queueUNLOCKED;
 8007a6c:	23ff      	movs	r3, #255	; 0xff
 8007a6e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007a72:	f001 fba9 	bl	80091c8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8007a76:	f000 fd25 	bl	80084c4 <xTaskResumeAll>
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d19b      	bne.n	80079b6 <xQueueReceive+0x1da>
					portYIELD_WITHIN_API();
 8007a7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007a82:	f8c8 3000 	str.w	r3, [r8]
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8007a8e:	f001 fb79 	bl	8009184 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a94:	2d00      	cmp	r5, #0
 8007a96:	d093      	beq.n	80079c0 <xQueueReceive+0x1e4>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007a98:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007a9a:	b152      	cbz	r2, 8007ab2 <xQueueReceive+0x2d6>
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007a9c:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007aa0:	1899      	adds	r1, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007aa2:	4281      	cmp	r1, r0
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007aa4:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007aa6:	bf24      	itt	cs
 8007aa8:	6821      	ldrcs	r1, [r4, #0]
 8007aaa:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007aac:	4630      	mov	r0, r6
 8007aae:	f001 fe13 	bl	80096d8 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ab2:	3d01      	subs	r5, #1
 8007ab4:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ab6:	6923      	ldr	r3, [r4, #16]
 8007ab8:	b91b      	cbnz	r3, 8007ac2 <xQueueReceive+0x2e6>
				taskEXIT_CRITICAL();
 8007aba:	f001 fb85 	bl	80091c8 <vPortExitCritical>
				return pdPASS;
 8007abe:	2001      	movs	r0, #1
 8007ac0:	e785      	b.n	80079ce <xQueueReceive+0x1f2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ac2:	f104 0010 	add.w	r0, r4, #16
 8007ac6:	f000 fe77 	bl	80087b8 <xTaskRemoveFromEventList>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	d0f5      	beq.n	8007aba <xQueueReceive+0x2de>
						queueYIELD_IF_USING_PREEMPTION();
 8007ace:	4b04      	ldr	r3, [pc, #16]	; (8007ae0 <xQueueReceive+0x304>)
 8007ad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ad4:	601a      	str	r2, [r3, #0]
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	e7ec      	b.n	8007aba <xQueueReceive+0x2de>
 8007ae0:	e000ed04 	.word	0xe000ed04

08007ae4 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007ae4:	4b1b      	ldr	r3, [pc, #108]	; (8007b54 <vQueueAddToRegistry+0x70>)
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	b1ba      	cbz	r2, 8007b1a <vQueueAddToRegistry+0x36>
 8007aea:	689a      	ldr	r2, [r3, #8]
 8007aec:	b1f2      	cbz	r2, 8007b2c <vQueueAddToRegistry+0x48>
 8007aee:	691a      	ldr	r2, [r3, #16]
 8007af0:	b1f2      	cbz	r2, 8007b30 <vQueueAddToRegistry+0x4c>
 8007af2:	699a      	ldr	r2, [r3, #24]
 8007af4:	b1f2      	cbz	r2, 8007b34 <vQueueAddToRegistry+0x50>
 8007af6:	6a1a      	ldr	r2, [r3, #32]
 8007af8:	b1f2      	cbz	r2, 8007b38 <vQueueAddToRegistry+0x54>
 8007afa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007afc:	b1f2      	cbz	r2, 8007b3c <vQueueAddToRegistry+0x58>
 8007afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b00:	b1f2      	cbz	r2, 8007b40 <vQueueAddToRegistry+0x5c>
 8007b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b04:	b1f2      	cbz	r2, 8007b44 <vQueueAddToRegistry+0x60>
 8007b06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b08:	b1f2      	cbz	r2, 8007b48 <vQueueAddToRegistry+0x64>
 8007b0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b0c:	b1f2      	cbz	r2, 8007b4c <vQueueAddToRegistry+0x68>
 8007b0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007b10:	b112      	cbz	r2, 8007b18 <vQueueAddToRegistry+0x34>
 8007b12:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007b14:	b1e2      	cbz	r2, 8007b50 <vQueueAddToRegistry+0x6c>
 8007b16:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b18:	220a      	movs	r2, #10
	{
 8007b1a:	b410      	push	{r4}
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007b1c:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007b20:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007b24:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b2a:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	e7f4      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b30:	2202      	movs	r2, #2
 8007b32:	e7f2      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b34:	2203      	movs	r2, #3
 8007b36:	e7f0      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b38:	2204      	movs	r2, #4
 8007b3a:	e7ee      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b3c:	2205      	movs	r2, #5
 8007b3e:	e7ec      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b40:	2206      	movs	r2, #6
 8007b42:	e7ea      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b44:	2207      	movs	r2, #7
 8007b46:	e7e8      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b48:	2208      	movs	r2, #8
 8007b4a:	e7e6      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b4c:	2209      	movs	r2, #9
 8007b4e:	e7e4      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b50:	220b      	movs	r2, #11
 8007b52:	e7e2      	b.n	8007b1a <vQueueAddToRegistry+0x36>
 8007b54:	20009c3c 	.word	0x20009c3c

08007b58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b58:	b570      	push	{r4, r5, r6, lr}
 8007b5a:	4604      	mov	r4, r0
 8007b5c:	460e      	mov	r6, r1
 8007b5e:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b60:	f001 fb10 	bl	8009184 <vPortEnterCritical>
 8007b64:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007b68:	2bff      	cmp	r3, #255	; 0xff
 8007b6a:	bf04      	itt	eq
 8007b6c:	2300      	moveq	r3, #0
 8007b6e:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8007b72:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007b76:	2bff      	cmp	r3, #255	; 0xff
 8007b78:	bf04      	itt	eq
 8007b7a:	2300      	moveq	r3, #0
 8007b7c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8007b80:	f001 fb22 	bl	80091c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d045      	beq.n	8007c16 <vQueueWaitForMessageRestricted+0xbe>
	taskENTER_CRITICAL();
 8007b8a:	f001 fafb 	bl	8009184 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007b8e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007b92:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b94:	2d00      	cmp	r5, #0
 8007b96:	dd15      	ble.n	8007bc4 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b98:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8007b9c:	e004      	b.n	8007ba8 <vQueueWaitForMessageRestricted+0x50>
			--cTxLock;
 8007b9e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ba0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ba4:	b25d      	sxtb	r5, r3
 8007ba6:	d00d      	beq.n	8007bc4 <vQueueWaitForMessageRestricted+0x6c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007baa:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bac:	b153      	cbz	r3, 8007bc4 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bae:	f000 fe03 	bl	80087b8 <xTaskRemoveFromEventList>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d0f3      	beq.n	8007b9e <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 8007bb6:	f000 fea3 	bl	8008900 <vTaskMissedYield>
			--cTxLock;
 8007bba:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007bbc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007bc0:	b25d      	sxtb	r5, r3
 8007bc2:	d1f1      	bne.n	8007ba8 <vQueueWaitForMessageRestricted+0x50>
		pxQueue->cTxLock = queueUNLOCKED;
 8007bc4:	23ff      	movs	r3, #255	; 0xff
 8007bc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007bca:	f001 fafd 	bl	80091c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007bce:	f001 fad9 	bl	8009184 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007bd2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007bd6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007bd8:	2d00      	cmp	r5, #0
 8007bda:	dd15      	ble.n	8007c08 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bdc:	f104 0610 	add.w	r6, r4, #16
 8007be0:	e004      	b.n	8007bec <vQueueWaitForMessageRestricted+0x94>
				--cRxLock;
 8007be2:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007be4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007be8:	b25d      	sxtb	r5, r3
 8007bea:	d00d      	beq.n	8007c08 <vQueueWaitForMessageRestricted+0xb0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bec:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bee:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bf0:	b153      	cbz	r3, 8007c08 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bf2:	f000 fde1 	bl	80087b8 <xTaskRemoveFromEventList>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d0f3      	beq.n	8007be2 <vQueueWaitForMessageRestricted+0x8a>
					vTaskMissedYield();
 8007bfa:	f000 fe81 	bl	8008900 <vTaskMissedYield>
				--cRxLock;
 8007bfe:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c00:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c04:	b25d      	sxtb	r5, r3
 8007c06:	d1f1      	bne.n	8007bec <vQueueWaitForMessageRestricted+0x94>
		pxQueue->cRxLock = queueUNLOCKED;
 8007c08:	23ff      	movs	r3, #255	; 0xff
 8007c0a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 8007c0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8007c12:	f001 bad9 	b.w	80091c8 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007c16:	462a      	mov	r2, r5
 8007c18:	4631      	mov	r1, r6
 8007c1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c1e:	f000 fd7b 	bl	8008718 <vTaskPlaceOnEventListRestricted>
 8007c22:	e7b2      	b.n	8007b8a <vQueueWaitForMessageRestricted+0x32>

08007c24 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c28:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c2a:	f001 faab 	bl	8009184 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c2e:	4a34      	ldr	r2, [pc, #208]	; (8007d00 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8007c30:	4e34      	ldr	r6, [pc, #208]	; (8007d04 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8007c32:	6813      	ldr	r3, [r2, #0]
 8007c34:	3301      	adds	r3, #1
 8007c36:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c38:	6833      	ldr	r3, [r6, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d032      	beq.n	8007ca4 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c3e:	4d32      	ldr	r5, [pc, #200]	; (8007d08 <prvAddNewTaskToReadyList+0xe4>)
 8007c40:	682b      	ldr	r3, [r5, #0]
 8007c42:	b33b      	cbz	r3, 8007c94 <prvAddNewTaskToReadyList+0x70>
 8007c44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007c46:	4f31      	ldr	r7, [pc, #196]	; (8007d0c <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c48:	4931      	ldr	r1, [pc, #196]	; (8007d10 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8007c4a:	4a32      	ldr	r2, [pc, #200]	; (8007d14 <prvAddNewTaskToReadyList+0xf0>)
		prvAddTaskToReadyList( pxNewTCB );
 8007c4c:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 8007c50:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007c52:	4584      	cmp	ip, r0
		uxTaskNumber++;
 8007c54:	f103 0301 	add.w	r3, r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 8007c58:	bf38      	it	cc
 8007c5a:	6008      	strcc	r0, [r1, #0]
 8007c5c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c60:	64e3      	str	r3, [r4, #76]	; 0x4c
		prvAddTaskToReadyList( pxNewTCB );
 8007c62:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8007c66:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 8007c68:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007c6a:	f7ff fb45 	bl	80072f8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c6e:	f001 faab 	bl	80091c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c72:	682b      	ldr	r3, [r5, #0]
 8007c74:	b163      	cbz	r3, 8007c90 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c76:	6832      	ldr	r2, [r6, #0]
 8007c78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007c7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d207      	bcs.n	8007c90 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c80:	4b25      	ldr	r3, [pc, #148]	; (8007d18 <prvAddNewTaskToReadyList+0xf4>)
 8007c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c94:	6833      	ldr	r3, [r6, #0]
 8007c96:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9a:	4f1c      	ldr	r7, [pc, #112]	; (8007d0c <prvAddNewTaskToReadyList+0xe8>)
 8007c9c:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8007c9e:	bf98      	it	ls
 8007ca0:	6034      	strls	r4, [r6, #0]
 8007ca2:	e7d1      	b.n	8007c48 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8007ca4:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ca6:	6813      	ldr	r3, [r2, #0]
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d003      	beq.n	8007cb4 <prvAddNewTaskToReadyList+0x90>
 8007cac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007cae:	4f17      	ldr	r7, [pc, #92]	; (8007d0c <prvAddNewTaskToReadyList+0xe8>)
 8007cb0:	4d15      	ldr	r5, [pc, #84]	; (8007d08 <prvAddNewTaskToReadyList+0xe4>)
 8007cb2:	e7c9      	b.n	8007c48 <prvAddNewTaskToReadyList+0x24>
 8007cb4:	4f15      	ldr	r7, [pc, #84]	; (8007d0c <prvAddNewTaskToReadyList+0xe8>)
 8007cb6:	463d      	mov	r5, r7
 8007cb8:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	3514      	adds	r5, #20
 8007cc0:	f7ff fb0a 	bl	80072d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007cc4:	45a8      	cmp	r8, r5
 8007cc6:	d1f9      	bne.n	8007cbc <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007cc8:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8007d30 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList2 );
 8007ccc:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8007d34 <prvAddNewTaskToReadyList+0x110>
 8007cd0:	4d0d      	ldr	r5, [pc, #52]	; (8007d08 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 8007cd2:	4648      	mov	r0, r9
 8007cd4:	f7ff fb00 	bl	80072d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007cd8:	4640      	mov	r0, r8
 8007cda:	f7ff fafd 	bl	80072d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007cde:	480f      	ldr	r0, [pc, #60]	; (8007d1c <prvAddNewTaskToReadyList+0xf8>)
 8007ce0:	f7ff fafa 	bl	80072d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ce4:	480e      	ldr	r0, [pc, #56]	; (8007d20 <prvAddNewTaskToReadyList+0xfc>)
 8007ce6:	f7ff faf7 	bl	80072d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007cea:	480e      	ldr	r0, [pc, #56]	; (8007d24 <prvAddNewTaskToReadyList+0x100>)
 8007cec:	f7ff faf4 	bl	80072d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007cf0:	4a0d      	ldr	r2, [pc, #52]	; (8007d28 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007cf2:	4b0e      	ldr	r3, [pc, #56]	; (8007d2c <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8007cf4:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007cf8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007cfa:	f8c3 8000 	str.w	r8, [r3]
}
 8007cfe:	e7a3      	b.n	8007c48 <prvAddNewTaskToReadyList+0x24>
 8007d00:	200016b8 	.word	0x200016b8
 8007d04:	20001248 	.word	0x20001248
 8007d08:	20001714 	.word	0x20001714
 8007d0c:	20001254 	.word	0x20001254
 8007d10:	200016c8 	.word	0x200016c8
 8007d14:	200016c4 	.word	0x200016c4
 8007d18:	e000ed04 	.word	0xe000ed04
 8007d1c:	20001700 	.word	0x20001700
 8007d20:	2000172c 	.word	0x2000172c
 8007d24:	20001718 	.word	0x20001718
 8007d28:	2000124c 	.word	0x2000124c
 8007d2c:	20001250 	.word	0x20001250
 8007d30:	200016cc 	.word	0x200016cc
 8007d34:	200016e0 	.word	0x200016e0

08007d38 <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007d38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d3e:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8007d42:	465a      	mov	r2, fp
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007d44:	4680      	mov	r8, r0
 8007d46:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d48:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007d4a:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007d4c:	4699      	mov	r9, r3
 8007d4e:	e9dd 6a0a 	ldrd	r6, sl, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d52:	f001 fccf 	bl	80096f4 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007d58:	f1ab 0b04 	sub.w	fp, fp, #4
 8007d5c:	449b      	add	fp, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d5e:	f02b 0b07 	bic.w	fp, fp, #7
	if( pcName != NULL )
 8007d62:	2d00      	cmp	r5, #0
 8007d64:	d038      	beq.n	8007dd8 <prvInitialiseNewTask.isra.0+0xa0>
 8007d66:	1e6a      	subs	r2, r5, #1
 8007d68:	f105 0117 	add.w	r1, r5, #23
 8007d6c:	f104 0533 	add.w	r5, r4, #51	; 0x33
 8007d70:	e001      	b.n	8007d76 <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d72:	428a      	cmp	r2, r1
 8007d74:	d006      	beq.n	8007d84 <prvInitialiseNewTask.isra.0+0x4c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d76:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8007d7a:	f805 3f01 	strb.w	r3, [r5, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8007d7e:	7817      	ldrb	r7, [r2, #0]
 8007d80:	2f00      	cmp	r7, #0
 8007d82:	d1f6      	bne.n	8007d72 <prvInitialiseNewTask.isra.0+0x3a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d84:	2300      	movs	r3, #0
 8007d86:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d8a:	2e37      	cmp	r6, #55	; 0x37
 8007d8c:	bf28      	it	cs
 8007d8e:	2637      	movcs	r6, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8007d90:	2500      	movs	r5, #0
 8007d92:	e9c4 6515 	strd	r6, r5, [r4, #84]	; 0x54
	pxNewTCB->uxPriority = uxPriority;
 8007d96:	62e6      	str	r6, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d98:	1d20      	adds	r0, r4, #4
 8007d9a:	f7ff faa9 	bl	80072f0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d9e:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007da2:	f104 0018 	add.w	r0, r4, #24
 8007da6:	f7ff faa3 	bl	80072f0 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8007daa:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8007dac:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007db0:	61a6      	str	r6, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007db2:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 8007db6:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007dba:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007dbc:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007dbe:	464a      	mov	r2, r9
 8007dc0:	4641      	mov	r1, r8
 8007dc2:	4658      	mov	r0, fp
 8007dc4:	f001 f9b4 	bl	8009130 <pxPortInitialiseStack>
 8007dc8:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8007dca:	f1ba 0f00 	cmp.w	sl, #0
 8007dce:	d001      	beq.n	8007dd4 <prvInitialiseNewTask.isra.0+0x9c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dd0:	f8ca 4000 	str.w	r4, [sl]
}
 8007dd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007dd8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 8007ddc:	e7d5      	b.n	8007d8a <prvInitialiseNewTask.isra.0+0x52>
 8007dde:	bf00      	nop

08007de0 <prvIdleTask>:
{
 8007de0:	4d23      	ldr	r5, [pc, #140]	; (8007e70 <prvIdleTask+0x90>)
 8007de2:	f8df a094 	ldr.w	sl, [pc, #148]	; 8007e78 <prvIdleTask+0x98>
 8007de6:	4e23      	ldr	r6, [pc, #140]	; (8007e74 <prvIdleTask+0x94>)
 8007de8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8007e7c <prvIdleTask+0x9c>
				taskYIELD();
 8007dec:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8007e80 <prvIdleTask+0xa0>
{
 8007df0:	b580      	push	{r7, lr}
				taskYIELD();
 8007df2:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007df6:	682b      	ldr	r3, [r5, #0]
 8007df8:	b343      	cbz	r3, 8007e4c <prvIdleTask+0x6c>
		{
			taskENTER_CRITICAL();
 8007dfa:	f001 f9c3 	bl	8009184 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dfe:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007e02:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e04:	1d20      	adds	r0, r4, #4
 8007e06:	f7ff fa9f 	bl	8007348 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e0a:	6833      	ldr	r3, [r6, #0]
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	3b01      	subs	r3, #1
 8007e14:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 8007e16:	f001 f9d7 	bl	80091c8 <vPortExitCritical>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e1a:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8007e1e:	b163      	cbz	r3, 8007e3a <prvIdleTask+0x5a>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d020      	beq.n	8007e66 <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d0e6      	beq.n	8007df6 <prvIdleTask+0x16>
 8007e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	e7fe      	b.n	8007e38 <prvIdleTask+0x58>
				vPortFree( pxTCB->pxStack );
 8007e3a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007e3c:	f001 fbc4 	bl	80095c8 <vPortFree>
				vPortFree( pxTCB );
 8007e40:	4620      	mov	r0, r4
 8007e42:	f001 fbc1 	bl	80095c8 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e46:	682b      	ldr	r3, [r5, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1d6      	bne.n	8007dfa <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e4c:	f8d9 3000 	ldr.w	r3, [r9]
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d905      	bls.n	8007e60 <prvIdleTask+0x80>
				taskYIELD();
 8007e54:	f8c8 7000 	str.w	r7, [r8]
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8007e60:	f7f9 fd1c 	bl	800189c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8007e64:	e7c7      	b.n	8007df6 <prvIdleTask+0x16>
				vPortFree( pxTCB );
 8007e66:	4620      	mov	r0, r4
 8007e68:	f001 fbae 	bl	80095c8 <vPortFree>
 8007e6c:	e7c3      	b.n	8007df6 <prvIdleTask+0x16>
 8007e6e:	bf00      	nop
 8007e70:	200016bc 	.word	0x200016bc
 8007e74:	200016b8 	.word	0x200016b8
 8007e78:	2000172c 	.word	0x2000172c
 8007e7c:	20001254 	.word	0x20001254
 8007e80:	e000ed04 	.word	0xe000ed04

08007e84 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8007e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e88:	4b47      	ldr	r3, [pc, #284]	; (8007fa8 <xTaskIncrementTick.part.0+0x124>)
 8007e8a:	681e      	ldr	r6, [r3, #0]
 8007e8c:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 8007e8e:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8007e90:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e92:	2e00      	cmp	r6, #0
 8007e94:	d041      	beq.n	8007f1a <xTaskIncrementTick.part.0+0x96>
 8007e96:	4d45      	ldr	r5, [pc, #276]	; (8007fac <xTaskIncrementTick.part.0+0x128>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	429e      	cmp	r6, r3
 8007e9c:	d34a      	bcc.n	8007f34 <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e9e:	f8df a110 	ldr.w	sl, [pc, #272]	; 8007fb0 <xTaskIncrementTick.part.0+0x12c>
 8007ea2:	f8da 3000 	ldr.w	r3, [sl]
 8007ea6:	681c      	ldr	r4, [r3, #0]
 8007ea8:	2c00      	cmp	r4, #0
 8007eaa:	d074      	beq.n	8007f96 <xTaskIncrementTick.part.0+0x112>
 8007eac:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8007fc0 <xTaskIncrementTick.part.0+0x13c>
 8007eb0:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8007fc4 <xTaskIncrementTick.part.0+0x140>
					prvAddTaskToReadyList( pxTCB );
 8007eb4:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007fc8 <xTaskIncrementTick.part.0+0x144>
BaseType_t xSwitchRequired = pdFALSE;
 8007eb8:	2400      	movs	r4, #0
 8007eba:	e023      	b.n	8007f04 <xTaskIncrementTick.part.0+0x80>
 8007ebc:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ebe:	f7ff fa43 	bl	8007348 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec4:	9901      	ldr	r1, [sp, #4]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ec6:	f107 0018 	add.w	r0, r7, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007eca:	b113      	cbz	r3, 8007ed2 <xTaskIncrementTick.part.0+0x4e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ecc:	f7ff fa3c 	bl	8007348 <uxListRemove>
 8007ed0:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8007ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed4:	f8db 2000 	ldr.w	r2, [fp]
 8007ed8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007edc:	4293      	cmp	r3, r2
 8007ede:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8007ee2:	bf88      	it	hi
 8007ee4:	f8cb 3000 	strhi.w	r3, [fp]
 8007ee8:	f7ff fa06 	bl	80072f8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007eec:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ef0:	f8da 3000 	ldr.w	r3, [sl]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ef4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ef6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ef8:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 8007efa:	4291      	cmp	r1, r2
 8007efc:	bf28      	it	cs
 8007efe:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d04c      	beq.n	8007f9e <xTaskIncrementTick.part.0+0x11a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f04:	f8da 3000 	ldr.w	r3, [sl]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f0c:	687b      	ldr	r3, [r7, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f0e:	1d39      	adds	r1, r7, #4
					if( xConstTickCount < xItemValue )
 8007f10:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f12:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8007f14:	d2d2      	bcs.n	8007ebc <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 8007f16:	602b      	str	r3, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f18:	e011      	b.n	8007f3e <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 8007f1a:	4b25      	ldr	r3, [pc, #148]	; (8007fb0 <xTaskIncrementTick.part.0+0x12c>)
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	6812      	ldr	r2, [r2, #0]
 8007f20:	b30a      	cbz	r2, 8007f66 <xTaskIncrementTick.part.0+0xe2>
 8007f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	e7fe      	b.n	8007f32 <xTaskIncrementTick.part.0+0xae>
 8007f34:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8007fc0 <xTaskIncrementTick.part.0+0x13c>
 8007f38:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8007fc4 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8007f3c:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f3e:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 8007f42:	491c      	ldr	r1, [pc, #112]	; (8007fb4 <xTaskIncrementTick.part.0+0x130>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8007f50:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8007f52:	2a02      	cmp	r2, #2
 8007f54:	bf28      	it	cs
 8007f56:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8007f58:	2b00      	cmp	r3, #0
}
 8007f5a:	bf0c      	ite	eq
 8007f5c:	4620      	moveq	r0, r4
 8007f5e:	2001      	movne	r0, #1
 8007f60:	b003      	add	sp, #12
 8007f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8007f66:	4a14      	ldr	r2, [pc, #80]	; (8007fb8 <xTaskIncrementTick.part.0+0x134>)
 8007f68:	6818      	ldr	r0, [r3, #0]
 8007f6a:	4914      	ldr	r1, [pc, #80]	; (8007fbc <xTaskIncrementTick.part.0+0x138>)
 8007f6c:	6814      	ldr	r4, [r2, #0]
 8007f6e:	601c      	str	r4, [r3, #0]
 8007f70:	6010      	str	r0, [r2, #0]
 8007f72:	680a      	ldr	r2, [r1, #0]
 8007f74:	3201      	adds	r2, #1
 8007f76:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	6812      	ldr	r2, [r2, #0]
 8007f7c:	b922      	cbnz	r2, 8007f88 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f7e:	4d0b      	ldr	r5, [pc, #44]	; (8007fac <xTaskIncrementTick.part.0+0x128>)
 8007f80:	f04f 33ff 	mov.w	r3, #4294967295
 8007f84:	602b      	str	r3, [r5, #0]
 8007f86:	e787      	b.n	8007e98 <xTaskIncrementTick.part.0+0x14>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f88:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f8a:	4d08      	ldr	r5, [pc, #32]	; (8007fac <xTaskIncrementTick.part.0+0x128>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f8c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	602b      	str	r3, [r5, #0]
	}
}
 8007f94:	e780      	b.n	8007e98 <xTaskIncrementTick.part.0+0x14>
 8007f96:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8007fc0 <xTaskIncrementTick.part.0+0x13c>
 8007f9a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8007fc4 <xTaskIncrementTick.part.0+0x140>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007fa2:	602b      	str	r3, [r5, #0]
					break;
 8007fa4:	e7cb      	b.n	8007f3e <xTaskIncrementTick.part.0+0xba>
 8007fa6:	bf00      	nop
 8007fa8:	20001740 	.word	0x20001740
 8007fac:	200016f4 	.word	0x200016f4
 8007fb0:	2000124c 	.word	0x2000124c
 8007fb4:	20001744 	.word	0x20001744
 8007fb8:	20001250 	.word	0x20001250
 8007fbc:	200016f8 	.word	0x200016f8
 8007fc0:	20001254 	.word	0x20001254
 8007fc4:	20001248 	.word	0x20001248
 8007fc8:	200016c8 	.word	0x200016c8

08007fcc <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8007fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8007fd0:	4d40      	ldr	r5, [pc, #256]	; (80080d4 <xTaskResumeAll.part.0+0x108>)
BaseType_t xTaskResumeAll( void )
 8007fd2:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8007fd4:	f001 f8d6 	bl	8009184 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d15f      	bne.n	80080a4 <xTaskResumeAll.part.0+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007fe4:	4b3c      	ldr	r3, [pc, #240]	; (80080d8 <xTaskResumeAll.part.0+0x10c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d05b      	beq.n	80080a4 <xTaskResumeAll.part.0+0xd8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fec:	4e3b      	ldr	r6, [pc, #236]	; (80080dc <xTaskResumeAll.part.0+0x110>)
 8007fee:	6833      	ldr	r3, [r6, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d06c      	beq.n	80080ce <xTaskResumeAll.part.0+0x102>
 8007ff4:	4f3a      	ldr	r7, [pc, #232]	; (80080e0 <xTaskResumeAll.part.0+0x114>)
 8007ff6:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80080f4 <xTaskResumeAll.part.0+0x128>
 8007ffa:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 80080f8 <xTaskResumeAll.part.0+0x12c>
 8007ffe:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 80080fc <xTaskResumeAll.part.0+0x130>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008002:	68f3      	ldr	r3, [r6, #12]
 8008004:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008006:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800800a:	f104 0018 	add.w	r0, r4, #24
 800800e:	f7ff f99b 	bl	8007348 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008012:	4658      	mov	r0, fp
 8008014:	f7ff f998 	bl	8007348 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008018:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008020:	4293      	cmp	r3, r2
 8008022:	4659      	mov	r1, fp
 8008024:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8008028:	bf88      	it	hi
 800802a:	603b      	strhi	r3, [r7, #0]
 800802c:	f7ff f964 	bl	80072f8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008030:	f8d8 3000 	ldr.w	r3, [r8]
 8008034:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008038:	429a      	cmp	r2, r3
 800803a:	d33b      	bcc.n	80080b4 <xTaskResumeAll.part.0+0xe8>
						xYieldPending = pdTRUE;
 800803c:	2301      	movs	r3, #1
 800803e:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008042:	6833      	ldr	r3, [r6, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d1dc      	bne.n	8008002 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008048:	4b26      	ldr	r3, [pc, #152]	; (80080e4 <xTaskResumeAll.part.0+0x118>)
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	6812      	ldr	r2, [r2, #0]
 800804e:	2a00      	cmp	r2, #0
 8008050:	d038      	beq.n	80080c4 <xTaskResumeAll.part.0+0xf8>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008052:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008054:	4b24      	ldr	r3, [pc, #144]	; (80080e8 <xTaskResumeAll.part.0+0x11c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008056:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008058:	68d2      	ldr	r2, [r2, #12]
 800805a:	6852      	ldr	r2, [r2, #4]
 800805c:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800805e:	4e23      	ldr	r6, [pc, #140]	; (80080ec <xTaskResumeAll.part.0+0x120>)
 8008060:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8008062:	b194      	cbz	r4, 800808a <xTaskResumeAll.part.0+0xbe>
								xYieldPending = pdTRUE;
 8008064:	2701      	movs	r7, #1
 8008066:	e006      	b.n	8008076 <xTaskResumeAll.part.0+0xaa>
 8008068:	f7ff ff0c 	bl	8007e84 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 800806c:	b108      	cbz	r0, 8008072 <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 800806e:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008072:	3c01      	subs	r4, #1
 8008074:	d008      	beq.n	8008088 <xTaskResumeAll.part.0+0xbc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008076:	682b      	ldr	r3, [r5, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d0f5      	beq.n	8008068 <xTaskResumeAll.part.0+0x9c>
		++xPendedTicks;
 800807c:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800807e:	3c01      	subs	r4, #1
		++xPendedTicks;
 8008080:	f103 0301 	add.w	r3, r3, #1
 8008084:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008086:	d1f6      	bne.n	8008076 <xTaskResumeAll.part.0+0xaa>
						xPendedTicks = 0;
 8008088:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800808a:	f8da 3000 	ldr.w	r3, [sl]
 800808e:	b14b      	cbz	r3, 80080a4 <xTaskResumeAll.part.0+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 8008090:	4b17      	ldr	r3, [pc, #92]	; (80080f0 <xTaskResumeAll.part.0+0x124>)
 8008092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008096:	601a      	str	r2, [r3, #0]
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80080a0:	2001      	movs	r0, #1
 80080a2:	e000      	b.n	80080a6 <xTaskResumeAll.part.0+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 80080a4:	2000      	movs	r0, #0
 80080a6:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 80080a8:	f001 f88e 	bl	80091c8 <vPortExitCritical>
}
 80080ac:	9801      	ldr	r0, [sp, #4]
 80080ae:	b003      	add	sp, #12
 80080b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080b4:	6833      	ldr	r3, [r6, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1a3      	bne.n	8008002 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080ba:	4b0a      	ldr	r3, [pc, #40]	; (80080e4 <xTaskResumeAll.part.0+0x118>)
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	6812      	ldr	r2, [r2, #0]
 80080c0:	2a00      	cmp	r2, #0
 80080c2:	d1c6      	bne.n	8008052 <xTaskResumeAll.part.0+0x86>
		xNextTaskUnblockTime = portMAX_DELAY;
 80080c4:	4b08      	ldr	r3, [pc, #32]	; (80080e8 <xTaskResumeAll.part.0+0x11c>)
 80080c6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ca:	601a      	str	r2, [r3, #0]
 80080cc:	e7c7      	b.n	800805e <xTaskResumeAll.part.0+0x92>
 80080ce:	f8df a02c 	ldr.w	sl, [pc, #44]	; 80080fc <xTaskResumeAll.part.0+0x130>
 80080d2:	e7c4      	b.n	800805e <xTaskResumeAll.part.0+0x92>
 80080d4:	200016c0 	.word	0x200016c0
 80080d8:	200016b8 	.word	0x200016b8
 80080dc:	20001700 	.word	0x20001700
 80080e0:	200016c8 	.word	0x200016c8
 80080e4:	2000124c 	.word	0x2000124c
 80080e8:	200016f4 	.word	0x200016f4
 80080ec:	200016fc 	.word	0x200016fc
 80080f0:	e000ed04 	.word	0xe000ed04
 80080f4:	20001254 	.word	0x20001254
 80080f8:	20001248 	.word	0x20001248
 80080fc:	20001744 	.word	0x20001744

08008100 <xTaskCreateStatic>:
	{
 8008100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008102:	b087      	sub	sp, #28
 8008104:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8008108:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 800810a:	b1bd      	cbz	r5, 800813c <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 800810c:	b16c      	cbz	r4, 800812a <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800810e:	276c      	movs	r7, #108	; 0x6c
 8008110:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008112:	9f05      	ldr	r7, [sp, #20]
 8008114:	2f6c      	cmp	r7, #108	; 0x6c
 8008116:	d01a      	beq.n	800814e <xTaskCreateStatic+0x4e>
 8008118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800811c:	f383 8811 	msr	BASEPRI, r3
 8008120:	f3bf 8f6f 	isb	sy
 8008124:	f3bf 8f4f 	dsb	sy
 8008128:	e7fe      	b.n	8008128 <xTaskCreateStatic+0x28>
 800812a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800813a:	e7fe      	b.n	800813a <xTaskCreateStatic+0x3a>
 800813c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800814c:	e7fe      	b.n	800814c <xTaskCreateStatic+0x4c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800814e:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008150:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008152:	ad04      	add	r5, sp, #16
 8008154:	9402      	str	r4, [sp, #8]
 8008156:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008158:	f884 7069 	strb.w	r7, [r4, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800815c:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800815e:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008160:	f7ff fdea 	bl	8007d38 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008164:	4620      	mov	r0, r4
 8008166:	f7ff fd5d 	bl	8007c24 <prvAddNewTaskToReadyList>
	}
 800816a:	9804      	ldr	r0, [sp, #16]
 800816c:	b007      	add	sp, #28
 800816e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008170 <xTaskCreate>:
	{
 8008170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008174:	4607      	mov	r7, r0
 8008176:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008178:	0090      	lsls	r0, r2, #2
	{
 800817a:	4615      	mov	r5, r2
 800817c:	4688      	mov	r8, r1
 800817e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008180:	f001 f966 	bl	8009450 <pvPortMalloc>
			if( pxStack != NULL )
 8008184:	b1e0      	cbz	r0, 80081c0 <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008186:	4604      	mov	r4, r0
 8008188:	206c      	movs	r0, #108	; 0x6c
 800818a:	f001 f961 	bl	8009450 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800818e:	4606      	mov	r6, r0
 8008190:	b1d8      	cbz	r0, 80081ca <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 8008192:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008194:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008198:	9c0d      	ldr	r4, [sp, #52]	; 0x34
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800819a:	f886 c069 	strb.w	ip, [r6, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800819e:	9401      	str	r4, [sp, #4]
 80081a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80081a2:	9602      	str	r6, [sp, #8]
 80081a4:	464b      	mov	r3, r9
 80081a6:	462a      	mov	r2, r5
 80081a8:	4641      	mov	r1, r8
 80081aa:	4638      	mov	r0, r7
 80081ac:	9400      	str	r4, [sp, #0]
 80081ae:	f7ff fdc3 	bl	8007d38 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081b2:	4630      	mov	r0, r6
 80081b4:	f7ff fd36 	bl	8007c24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80081b8:	2001      	movs	r0, #1
	}
 80081ba:	b005      	add	sp, #20
 80081bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081c0:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80081c4:	b005      	add	sp, #20
 80081c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80081ca:	4620      	mov	r0, r4
 80081cc:	f001 f9fc 	bl	80095c8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	e7f1      	b.n	80081ba <xTaskCreate+0x4a>
 80081d6:	bf00      	nop

080081d8 <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 80081d8:	b338      	cbz	r0, 800822a <vTaskDelayUntil+0x52>
		configASSERT( ( xTimeIncrement > 0U ) );
 80081da:	b941      	cbnz	r1, 80081ee <vTaskDelayUntil+0x16>
 80081dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	e7fe      	b.n	80081ec <vTaskDelayUntil+0x14>
	{
 80081ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 80081f2:	4f31      	ldr	r7, [pc, #196]	; (80082b8 <vTaskDelayUntil+0xe0>)
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	bb0b      	cbnz	r3, 800823c <vTaskDelayUntil+0x64>
	++uxSchedulerSuspended;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	3301      	adds	r3, #1
 80081fc:	603b      	str	r3, [r7, #0]
			const TickType_t xConstTickCount = xTickCount;
 80081fe:	4d2f      	ldr	r5, [pc, #188]	; (80082bc <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008200:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8008202:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008204:	1854      	adds	r4, r2, r1
 8008206:	bf2c      	ite	cs
 8008208:	2101      	movcs	r1, #1
 800820a:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 800820c:	429a      	cmp	r2, r3
			*pxPreviousWakeTime = xTimeToWake;
 800820e:	6004      	str	r4, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 8008210:	d92a      	bls.n	8008268 <vTaskDelayUntil+0x90>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008212:	bb51      	cbnz	r1, 800826a <vTaskDelayUntil+0x92>
	configASSERT( uxSchedulerSuspended );
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	b9d3      	cbnz	r3, 800824e <vTaskDelayUntil+0x76>
 8008218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821c:	f383 8811 	msr	BASEPRI, r3
 8008220:	f3bf 8f6f 	isb	sy
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	e7fe      	b.n	8008228 <vTaskDelayUntil+0x50>
 800822a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822e:	f383 8811 	msr	BASEPRI, r3
 8008232:	f3bf 8f6f 	isb	sy
 8008236:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 800823a:	e7fe      	b.n	800823a <vTaskDelayUntil+0x62>
 800823c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008240:	f383 8811 	msr	BASEPRI, r3
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 800824c:	e7fe      	b.n	800824c <vTaskDelayUntil+0x74>
 800824e:	f7ff febd 	bl	8007fcc <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8008252:	b938      	cbnz	r0, 8008264 <vTaskDelayUntil+0x8c>
			portYIELD_WITHIN_API();
 8008254:	4b1a      	ldr	r3, [pc, #104]	; (80082c0 <vTaskDelayUntil+0xe8>)
 8008256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800825a:	601a      	str	r2, [r3, #0]
 800825c:	f3bf 8f4f 	dsb	sy
 8008260:	f3bf 8f6f 	isb	sy
	}
 8008264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008268:	b909      	cbnz	r1, 800826e <vTaskDelayUntil+0x96>
 800826a:	42a3      	cmp	r3, r4
 800826c:	d2d2      	bcs.n	8008214 <vTaskDelayUntil+0x3c>
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800826e:	4e15      	ldr	r6, [pc, #84]	; (80082c4 <vTaskDelayUntil+0xec>)
const TickType_t xConstTickCount = xTickCount;
 8008270:	f8d5 8000 	ldr.w	r8, [r5]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008274:	6832      	ldr	r2, [r6, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008276:	6830      	ldr	r0, [r6, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008278:	2100      	movs	r1, #0
 800827a:	eba8 0503 	sub.w	r5, r8, r3
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800827e:	3004      	adds	r0, #4
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008280:	f882 106a 	strb.w	r1, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008284:	f7ff f860 	bl	8007348 <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008288:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800828a:	6833      	ldr	r3, [r6, #0]

			if( xTimeToWake < xConstTickCount )
 800828c:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800828e:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008290:	d906      	bls.n	80082a0 <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008292:	4b0d      	ldr	r3, [pc, #52]	; (80082c8 <vTaskDelayUntil+0xf0>)
 8008294:	6818      	ldr	r0, [r3, #0]
 8008296:	6831      	ldr	r1, [r6, #0]
 8008298:	3104      	adds	r1, #4
 800829a:	f7ff f83d 	bl	8007318 <vListInsert>
 800829e:	e7b9      	b.n	8008214 <vTaskDelayUntil+0x3c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082a0:	4b0a      	ldr	r3, [pc, #40]	; (80082cc <vTaskDelayUntil+0xf4>)
 80082a2:	6818      	ldr	r0, [r3, #0]
 80082a4:	6831      	ldr	r1, [r6, #0]
 80082a6:	3104      	adds	r1, #4
 80082a8:	f7ff f836 	bl	8007318 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80082ac:	4b08      	ldr	r3, [pc, #32]	; (80082d0 <vTaskDelayUntil+0xf8>)
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 80082b2:	bf38      	it	cc
 80082b4:	601c      	strcc	r4, [r3, #0]
 80082b6:	e7ad      	b.n	8008214 <vTaskDelayUntil+0x3c>
 80082b8:	200016c0 	.word	0x200016c0
 80082bc:	20001740 	.word	0x20001740
 80082c0:	e000ed04 	.word	0xe000ed04
 80082c4:	20001248 	.word	0x20001248
 80082c8:	20001250 	.word	0x20001250
 80082cc:	2000124c 	.word	0x2000124c
 80082d0:	200016f4 	.word	0x200016f4

080082d4 <vTaskResume>:
		configASSERT( xTaskToResume );
 80082d4:	b198      	cbz	r0, 80082fe <vTaskResume+0x2a>
	{
 80082d6:	b530      	push	{r4, r5, lr}
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80082d8:	4d21      	ldr	r5, [pc, #132]	; (8008360 <vTaskResume+0x8c>)
 80082da:	682b      	ldr	r3, [r5, #0]
 80082dc:	4283      	cmp	r3, r0
	{
 80082de:	b083      	sub	sp, #12
 80082e0:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80082e2:	d00a      	beq.n	80082fa <vTaskResume+0x26>
			taskENTER_CRITICAL();
 80082e4:	f000 ff4e 	bl	8009184 <vPortEnterCritical>
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80082e8:	4b1e      	ldr	r3, [pc, #120]	; (8008364 <vTaskResume+0x90>)
 80082ea:	6962      	ldr	r2, [r4, #20]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d00f      	beq.n	8008310 <vTaskResume+0x3c>
	}
 80082f0:	b003      	add	sp, #12
 80082f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			taskEXIT_CRITICAL();
 80082f6:	f000 bf67 	b.w	80091c8 <vPortExitCritical>
	}
 80082fa:	b003      	add	sp, #12
 80082fc:	bd30      	pop	{r4, r5, pc}
 80082fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToResume );
 800830e:	e7fe      	b.n	800830e <vTaskResume+0x3a>
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008310:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008312:	4a15      	ldr	r2, [pc, #84]	; (8008368 <vTaskResume+0x94>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d0eb      	beq.n	80082f0 <vTaskResume+0x1c>
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1e9      	bne.n	80082f0 <vTaskResume+0x1c>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800831c:	1d21      	adds	r1, r4, #4
 800831e:	4608      	mov	r0, r1
 8008320:	9101      	str	r1, [sp, #4]
 8008322:	f7ff f811 	bl	8007348 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008326:	4a11      	ldr	r2, [pc, #68]	; (800836c <vTaskResume+0x98>)
 8008328:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800832a:	6810      	ldr	r0, [r2, #0]
 800832c:	9901      	ldr	r1, [sp, #4]
 800832e:	4283      	cmp	r3, r0
 8008330:	480f      	ldr	r0, [pc, #60]	; (8008370 <vTaskResume+0x9c>)
 8008332:	bf88      	it	hi
 8008334:	6013      	strhi	r3, [r2, #0]
 8008336:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800833a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800833e:	f7fe ffdb 	bl	80072f8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008342:	682b      	ldr	r3, [r5, #0]
 8008344:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008348:	429a      	cmp	r2, r3
 800834a:	d3d1      	bcc.n	80082f0 <vTaskResume+0x1c>
						taskYIELD_IF_USING_PREEMPTION();
 800834c:	4b09      	ldr	r3, [pc, #36]	; (8008374 <vTaskResume+0xa0>)
 800834e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	f3bf 8f4f 	dsb	sy
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	e7c8      	b.n	80082f0 <vTaskResume+0x1c>
 800835e:	bf00      	nop
 8008360:	20001248 	.word	0x20001248
 8008364:	20001718 	.word	0x20001718
 8008368:	20001700 	.word	0x20001700
 800836c:	200016c8 	.word	0x200016c8
 8008370:	20001254 	.word	0x20001254
 8008374:	e000ed04 	.word	0xe000ed04

08008378 <vTaskStartScheduler>:
{
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800837c:	2300      	movs	r3, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800837e:	4668      	mov	r0, sp
 8008380:	aa02      	add	r2, sp, #8
 8008382:	a901      	add	r1, sp, #4
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008384:	e9cd 3300 	strd	r3, r3, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008388:	f7fe ff88 	bl	800729c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800838c:	9801      	ldr	r0, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 800838e:	b1c8      	cbz	r0, 80083c4 <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008390:	9c00      	ldr	r4, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 8008392:	b174      	cbz	r4, 80083b2 <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008394:	236c      	movs	r3, #108	; 0x6c
 8008396:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008398:	9b03      	ldr	r3, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800839a:	9d02      	ldr	r5, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 800839c:	2b6c      	cmp	r3, #108	; 0x6c
 800839e:	d01a      	beq.n	80083d6 <vTaskStartScheduler+0x5e>
 80083a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a4:	f383 8811 	msr	BASEPRI, r3
 80083a8:	f3bf 8f6f 	isb	sy
 80083ac:	f3bf 8f4f 	dsb	sy
 80083b0:	e7fe      	b.n	80083b0 <vTaskStartScheduler+0x38>
 80083b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b6:	f383 8811 	msr	BASEPRI, r3
 80083ba:	f3bf 8f6f 	isb	sy
 80083be:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80083c2:	e7fe      	b.n	80083c2 <vTaskStartScheduler+0x4a>
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80083d4:	e7fe      	b.n	80083d4 <vTaskStartScheduler+0x5c>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80083d6:	00ad      	lsls	r5, r5, #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80083d8:	2302      	movs	r3, #2
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80083da:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80083dc:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80083e0:	21a5      	movs	r1, #165	; 0xa5
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80083e2:	6320      	str	r0, [r4, #48]	; 0x30
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80083e4:	9b03      	ldr	r3, [sp, #12]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80083e6:	f001 f985 	bl	80096f4 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80083ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80083ec:	4a2c      	ldr	r2, [pc, #176]	; (80084a0 <vTaskStartScheduler+0x128>)
 80083ee:	3d04      	subs	r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80083f0:	4621      	mov	r1, r4
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80083f2:	441d      	add	r5, r3
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80083f4:	2349      	movs	r3, #73	; 0x49
 80083f6:	f801 3f34 	strb.w	r3, [r1, #52]!
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80083fa:	f025 0607 	bic.w	r6, r5, #7
			if( pcName[ x ] == ( char ) 0x00 )
 80083fe:	f102 0017 	add.w	r0, r2, #23
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008402:	4290      	cmp	r0, r2
 8008404:	d005      	beq.n	8008412 <vTaskStartScheduler+0x9a>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008406:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800840a:	f801 3f01 	strb.w	r3, [r1, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1f7      	bne.n	8008402 <vTaskStartScheduler+0x8a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008412:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008414:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8008416:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800841a:	f884 504b 	strb.w	r5, [r4, #75]	; 0x4b
	pxNewTCB->uxPriority = uxPriority;
 800841e:	62e5      	str	r5, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008420:	f7fe ff66 	bl	80072f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008424:	f104 0018 	add.w	r0, r4, #24
 8008428:	f7fe ff62 	bl	80072f0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800842c:	2338      	movs	r3, #56	; 0x38
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800842e:	491d      	ldr	r1, [pc, #116]	; (80084a4 <vTaskStartScheduler+0x12c>)
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008430:	61a3      	str	r3, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008432:	462a      	mov	r2, r5
		pxNewTCB->ulNotifiedValue = 0;
 8008434:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008436:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800843a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 800843e:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008442:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008444:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008446:	4630      	mov	r0, r6
 8008448:	f000 fe72 	bl	8009130 <pxPortInitialiseStack>
 800844c:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800844e:	4620      	mov	r0, r4
 8008450:	f7ff fbe8 	bl	8007c24 <prvAddNewTaskToReadyList>
			xReturn = xTimerCreateTimerTask();
 8008454:	f000 fdd0 	bl	8008ff8 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8008458:	2801      	cmp	r0, #1
 800845a:	d003      	beq.n	8008464 <vTaskStartScheduler+0xec>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800845c:	3001      	adds	r0, #1
 800845e:	d016      	beq.n	800848e <vTaskStartScheduler+0x116>
}
 8008460:	b004      	add	sp, #16
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008468:	f383 8811 	msr	BASEPRI, r3
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8008474:	490c      	ldr	r1, [pc, #48]	; (80084a8 <vTaskStartScheduler+0x130>)
		xSchedulerRunning = pdTRUE;
 8008476:	4a0d      	ldr	r2, [pc, #52]	; (80084ac <vTaskStartScheduler+0x134>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008478:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <vTaskStartScheduler+0x138>)
		xNextTaskUnblockTime = portMAX_DELAY;
 800847a:	f04f 34ff 	mov.w	r4, #4294967295
 800847e:	600c      	str	r4, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8008480:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008482:	601d      	str	r5, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8008484:	f7f9 fa06 	bl	8001894 <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8008488:	f000 ff18 	bl	80092bc <xPortStartScheduler>
 800848c:	e7e8      	b.n	8008460 <vTaskStartScheduler+0xe8>
 800848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008492:	f383 8811 	msr	BASEPRI, r3
 8008496:	f3bf 8f6f 	isb	sy
 800849a:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800849e:	e7fe      	b.n	800849e <vTaskStartScheduler+0x126>
 80084a0:	0800ae04 	.word	0x0800ae04
 80084a4:	08007de1 	.word	0x08007de1
 80084a8:	200016f4 	.word	0x200016f4
 80084ac:	20001714 	.word	0x20001714
 80084b0:	20001740 	.word	0x20001740

080084b4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80084b4:	4a02      	ldr	r2, [pc, #8]	; (80084c0 <vTaskSuspendAll+0xc>)
 80084b6:	6813      	ldr	r3, [r2, #0]
 80084b8:	3301      	adds	r3, #1
 80084ba:	6013      	str	r3, [r2, #0]
}
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	200016c0 	.word	0x200016c0

080084c4 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80084c4:	4b06      	ldr	r3, [pc, #24]	; (80084e0 <xTaskResumeAll+0x1c>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	b943      	cbnz	r3, 80084dc <xTaskResumeAll+0x18>
 80084ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ce:	f383 8811 	msr	BASEPRI, r3
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	f3bf 8f4f 	dsb	sy
 80084da:	e7fe      	b.n	80084da <xTaskResumeAll+0x16>
 80084dc:	f7ff bd76 	b.w	8007fcc <xTaskResumeAll.part.0>
 80084e0:	200016c0 	.word	0x200016c0

080084e4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80084e4:	4b01      	ldr	r3, [pc, #4]	; (80084ec <xTaskGetTickCount+0x8>)
 80084e6:	6818      	ldr	r0, [r3, #0]
}
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	20001740 	.word	0x20001740

080084f0 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084f0:	4b05      	ldr	r3, [pc, #20]	; (8008508 <xTaskIncrementTick+0x18>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	b90b      	cbnz	r3, 80084fa <xTaskIncrementTick+0xa>
 80084f6:	f7ff bcc5 	b.w	8007e84 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 80084fa:	4a04      	ldr	r2, [pc, #16]	; (800850c <xTaskIncrementTick+0x1c>)
 80084fc:	6813      	ldr	r3, [r2, #0]
 80084fe:	3301      	adds	r3, #1
 8008500:	6013      	str	r3, [r2, #0]
}
 8008502:	2000      	movs	r0, #0
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	200016c0 	.word	0x200016c0
 800850c:	200016fc 	.word	0x200016fc

08008510 <vTaskSwitchContext>:
{
 8008510:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008512:	4b20      	ldr	r3, [pc, #128]	; (8008594 <vTaskSwitchContext+0x84>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	b11b      	cbz	r3, 8008520 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8008518:	4b1f      	ldr	r3, [pc, #124]	; (8008598 <vTaskSwitchContext+0x88>)
 800851a:	2201      	movs	r2, #1
 800851c:	601a      	str	r2, [r3, #0]
}
 800851e:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdFALSE;
 8008520:	4a1d      	ldr	r2, [pc, #116]	; (8008598 <vTaskSwitchContext+0x88>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8008522:	4c1e      	ldr	r4, [pc, #120]	; (800859c <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8008524:	6013      	str	r3, [r2, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8008526:	f7f9 f9b7 	bl	8001898 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800852a:	491d      	ldr	r1, [pc, #116]	; (80085a0 <vTaskSwitchContext+0x90>)
 800852c:	680d      	ldr	r5, [r1, #0]
 800852e:	42a8      	cmp	r0, r5
 8008530:	d904      	bls.n	800853c <vTaskSwitchContext+0x2c>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8008532:	6822      	ldr	r2, [r4, #0]
 8008534:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8008536:	1b5b      	subs	r3, r3, r5
 8008538:	4403      	add	r3, r0
 800853a:	6613      	str	r3, [r2, #96]	; 0x60
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800853c:	4d19      	ldr	r5, [pc, #100]	; (80085a4 <vTaskSwitchContext+0x94>)
			ulTaskSwitchedInTime = ulTotalRunTime;
 800853e:	6008      	str	r0, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008540:	682b      	ldr	r3, [r5, #0]
 8008542:	4a19      	ldr	r2, [pc, #100]	; (80085a8 <vTaskSwitchContext+0x98>)
 8008544:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008548:	0080      	lsls	r0, r0, #2
 800854a:	0099      	lsls	r1, r3, #2
 800854c:	5810      	ldr	r0, [r2, r0]
 800854e:	b940      	cbnz	r0, 8008562 <vTaskSwitchContext+0x52>
 8008550:	b1bb      	cbz	r3, 8008582 <vTaskSwitchContext+0x72>
 8008552:	3b01      	subs	r3, #1
 8008554:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8008558:	0099      	lsls	r1, r3, #2
 800855a:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800855e:	2800      	cmp	r0, #0
 8008560:	d0f6      	beq.n	8008550 <vTaskSwitchContext+0x40>
 8008562:	4419      	add	r1, r3
 8008564:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8008568:	4602      	mov	r2, r0
 800856a:	6841      	ldr	r1, [r0, #4]
 800856c:	6849      	ldr	r1, [r1, #4]
 800856e:	6041      	str	r1, [r0, #4]
 8008570:	3208      	adds	r2, #8
 8008572:	4291      	cmp	r1, r2
 8008574:	bf04      	itt	eq
 8008576:	6849      	ldreq	r1, [r1, #4]
 8008578:	6041      	streq	r1, [r0, #4]
 800857a:	68ca      	ldr	r2, [r1, #12]
 800857c:	6022      	str	r2, [r4, #0]
 800857e:	602b      	str	r3, [r5, #0]
}
 8008580:	bd38      	pop	{r3, r4, r5, pc}
 8008582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008592:	e7fe      	b.n	8008592 <vTaskSwitchContext+0x82>
 8008594:	200016c0 	.word	0x200016c0
 8008598:	20001744 	.word	0x20001744
 800859c:	20001248 	.word	0x20001248
 80085a0:	200016b4 	.word	0x200016b4
 80085a4:	200016c8 	.word	0x200016c8
 80085a8:	20001254 	.word	0x20001254

080085ac <vTaskSuspend>:
	{
 80085ac:	b570      	push	{r4, r5, r6, lr}
 80085ae:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80085b0:	4d2d      	ldr	r5, [pc, #180]	; (8008668 <vTaskSuspend+0xbc>)
		taskENTER_CRITICAL();
 80085b2:	f000 fde7 	bl	8009184 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80085b6:	2c00      	cmp	r4, #0
 80085b8:	d03a      	beq.n	8008630 <vTaskSuspend+0x84>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085ba:	1d26      	adds	r6, r4, #4
 80085bc:	4630      	mov	r0, r6
 80085be:	f7fe fec3 	bl	8007348 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80085c4:	b11b      	cbz	r3, 80085ce <vTaskSuspend+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085c6:	f104 0018 	add.w	r0, r4, #24
 80085ca:	f7fe febd 	bl	8007348 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80085ce:	4631      	mov	r1, r6
 80085d0:	4826      	ldr	r0, [pc, #152]	; (800866c <vTaskSuspend+0xc0>)
		if( xSchedulerRunning != pdFALSE )
 80085d2:	4e27      	ldr	r6, [pc, #156]	; (8008670 <vTaskSuspend+0xc4>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80085d4:	f7fe fe90 	bl	80072f8 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80085d8:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80085dc:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085de:	bf04      	itt	eq
 80085e0:	2300      	moveq	r3, #0
 80085e2:	f884 3068 	strbeq.w	r3, [r4, #104]	; 0x68
		taskEXIT_CRITICAL();
 80085e6:	f000 fdef 	bl	80091c8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80085ea:	6833      	ldr	r3, [r6, #0]
 80085ec:	b98b      	cbnz	r3, 8008612 <vTaskSuspend+0x66>
		if( pxTCB == pxCurrentTCB )
 80085ee:	682b      	ldr	r3, [r5, #0]
 80085f0:	42a3      	cmp	r3, r4
 80085f2:	d000      	beq.n	80085f6 <vTaskSuspend+0x4a>
	}
 80085f4:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 80085f6:	6833      	ldr	r3, [r6, #0]
 80085f8:	b30b      	cbz	r3, 800863e <vTaskSuspend+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 80085fa:	4b1e      	ldr	r3, [pc, #120]	; (8008674 <vTaskSuspend+0xc8>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	b333      	cbz	r3, 800864e <vTaskSuspend+0xa2>
 8008600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008604:	f383 8811 	msr	BASEPRI, r3
 8008608:	f3bf 8f6f 	isb	sy
 800860c:	f3bf 8f4f 	dsb	sy
 8008610:	e7fe      	b.n	8008610 <vTaskSuspend+0x64>
			taskENTER_CRITICAL();
 8008612:	f000 fdb7 	bl	8009184 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008616:	4b18      	ldr	r3, [pc, #96]	; (8008678 <vTaskSuspend+0xcc>)
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	6812      	ldr	r2, [r2, #0]
 800861c:	b152      	cbz	r2, 8008634 <vTaskSuspend+0x88>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800861e:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008620:	4b16      	ldr	r3, [pc, #88]	; (800867c <vTaskSuspend+0xd0>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008622:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008624:	68d2      	ldr	r2, [r2, #12]
 8008626:	6852      	ldr	r2, [r2, #4]
 8008628:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 800862a:	f000 fdcd 	bl	80091c8 <vPortExitCritical>
 800862e:	e7de      	b.n	80085ee <vTaskSuspend+0x42>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008630:	682c      	ldr	r4, [r5, #0]
 8008632:	e7c2      	b.n	80085ba <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 8008634:	4b11      	ldr	r3, [pc, #68]	; (800867c <vTaskSuspend+0xd0>)
 8008636:	f04f 32ff 	mov.w	r2, #4294967295
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	e7f5      	b.n	800862a <vTaskSuspend+0x7e>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800863e:	490b      	ldr	r1, [pc, #44]	; (800866c <vTaskSuspend+0xc0>)
 8008640:	4a0f      	ldr	r2, [pc, #60]	; (8008680 <vTaskSuspend+0xd4>)
 8008642:	6809      	ldr	r1, [r1, #0]
 8008644:	6812      	ldr	r2, [r2, #0]
 8008646:	4291      	cmp	r1, r2
 8008648:	d10a      	bne.n	8008660 <vTaskSuspend+0xb4>
					pxCurrentTCB = NULL;
 800864a:	602b      	str	r3, [r5, #0]
	}
 800864c:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 800864e:	4b0d      	ldr	r3, [pc, #52]	; (8008684 <vTaskSuspend+0xd8>)
 8008650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	f3bf 8f6f 	isb	sy
	}
 800865e:	bd70      	pop	{r4, r5, r6, pc}
 8008660:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 8008664:	f7ff bf54 	b.w	8008510 <vTaskSwitchContext>
 8008668:	20001248 	.word	0x20001248
 800866c:	20001718 	.word	0x20001718
 8008670:	20001714 	.word	0x20001714
 8008674:	200016c0 	.word	0x200016c0
 8008678:	2000124c 	.word	0x2000124c
 800867c:	200016f4 	.word	0x200016f4
 8008680:	200016b8 	.word	0x200016b8
 8008684:	e000ed04 	.word	0xe000ed04

08008688 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8008688:	b1f0      	cbz	r0, 80086c8 <vTaskPlaceOnEventList+0x40>
{
 800868a:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800868c:	4d1c      	ldr	r5, [pc, #112]	; (8008700 <vTaskPlaceOnEventList+0x78>)
 800868e:	460c      	mov	r4, r1
 8008690:	6829      	ldr	r1, [r5, #0]
 8008692:	3118      	adds	r1, #24
 8008694:	f7fe fe40 	bl	8007318 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8008698:	4b1a      	ldr	r3, [pc, #104]	; (8008704 <vTaskPlaceOnEventList+0x7c>)
 800869a:	681e      	ldr	r6, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800869c:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800869e:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086a6:	3004      	adds	r0, #4
 80086a8:	f7fe fe4e 	bl	8007348 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086ac:	1c63      	adds	r3, r4, #1
 80086ae:	d014      	beq.n	80086da <vTaskPlaceOnEventList+0x52>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	19a4      	adds	r4, r4, r6
 80086b4:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086b6:	d317      	bcc.n	80086e8 <vTaskPlaceOnEventList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086b8:	4b13      	ldr	r3, [pc, #76]	; (8008708 <vTaskPlaceOnEventList+0x80>)
 80086ba:	6818      	ldr	r0, [r3, #0]
 80086bc:	6829      	ldr	r1, [r5, #0]
}
 80086be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086c2:	3104      	adds	r1, #4
 80086c4:	f7fe be28 	b.w	8007318 <vListInsert>
 80086c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80086d8:	e7fe      	b.n	80086d8 <vTaskPlaceOnEventList+0x50>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086da:	6829      	ldr	r1, [r5, #0]
 80086dc:	480b      	ldr	r0, [pc, #44]	; (800870c <vTaskPlaceOnEventList+0x84>)
}
 80086de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086e2:	3104      	adds	r1, #4
 80086e4:	f7fe be08 	b.w	80072f8 <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086e8:	4b09      	ldr	r3, [pc, #36]	; (8008710 <vTaskPlaceOnEventList+0x88>)
 80086ea:	6818      	ldr	r0, [r3, #0]
 80086ec:	6829      	ldr	r1, [r5, #0]
 80086ee:	3104      	adds	r1, #4
 80086f0:	f7fe fe12 	bl	8007318 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80086f4:	4b07      	ldr	r3, [pc, #28]	; (8008714 <vTaskPlaceOnEventList+0x8c>)
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80086fa:	bf38      	it	cc
 80086fc:	601c      	strcc	r4, [r3, #0]
}
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
 8008700:	20001248 	.word	0x20001248
 8008704:	20001740 	.word	0x20001740
 8008708:	20001250 	.word	0x20001250
 800870c:	20001718 	.word	0x20001718
 8008710:	2000124c 	.word	0x2000124c
 8008714:	200016f4 	.word	0x200016f4

08008718 <vTaskPlaceOnEventListRestricted>:
	{
 8008718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxEventList );
 800871a:	b360      	cbz	r0, 8008776 <vTaskPlaceOnEventListRestricted+0x5e>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800871c:	4d20      	ldr	r5, [pc, #128]	; (80087a0 <vTaskPlaceOnEventListRestricted+0x88>)
 800871e:	460c      	mov	r4, r1
 8008720:	6829      	ldr	r1, [r5, #0]
 8008722:	4616      	mov	r6, r2
 8008724:	3118      	adds	r1, #24
 8008726:	f7fe fde7 	bl	80072f8 <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 800872a:	4b1e      	ldr	r3, [pc, #120]	; (80087a4 <vTaskPlaceOnEventListRestricted+0x8c>)
		if( xWaitIndefinitely != pdFALSE )
 800872c:	b99e      	cbnz	r6, 8008756 <vTaskPlaceOnEventListRestricted+0x3e>
const TickType_t xConstTickCount = xTickCount;
 800872e:	681f      	ldr	r7, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008730:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008732:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008734:	f883 606a 	strb.w	r6, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008738:	3004      	adds	r0, #4
 800873a:	f7fe fe05 	bl	8007348 <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800873e:	682b      	ldr	r3, [r5, #0]
 8008740:	19e4      	adds	r4, r4, r7
 8008742:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008744:	d320      	bcc.n	8008788 <vTaskPlaceOnEventListRestricted+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008746:	4b18      	ldr	r3, [pc, #96]	; (80087a8 <vTaskPlaceOnEventListRestricted+0x90>)
 8008748:	6818      	ldr	r0, [r3, #0]
 800874a:	6829      	ldr	r1, [r5, #0]
	}
 800874c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008750:	3104      	adds	r1, #4
 8008752:	f7fe bde1 	b.w	8007318 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8008756:	681b      	ldr	r3, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008758:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800875a:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800875c:	2200      	movs	r2, #0
 800875e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008762:	3004      	adds	r0, #4
 8008764:	f7fe fdf0 	bl	8007348 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008768:	6829      	ldr	r1, [r5, #0]
 800876a:	4810      	ldr	r0, [pc, #64]	; (80087ac <vTaskPlaceOnEventListRestricted+0x94>)
	}
 800876c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008770:	3104      	adds	r1, #4
 8008772:	f7fe bdc1 	b.w	80072f8 <vListInsertEnd>
 8008776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8008786:	e7fe      	b.n	8008786 <vTaskPlaceOnEventListRestricted+0x6e>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008788:	4b09      	ldr	r3, [pc, #36]	; (80087b0 <vTaskPlaceOnEventListRestricted+0x98>)
 800878a:	6818      	ldr	r0, [r3, #0]
 800878c:	6829      	ldr	r1, [r5, #0]
 800878e:	3104      	adds	r1, #4
 8008790:	f7fe fdc2 	bl	8007318 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008794:	4b07      	ldr	r3, [pc, #28]	; (80087b4 <vTaskPlaceOnEventListRestricted+0x9c>)
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800879a:	bf38      	it	cc
 800879c:	601c      	strcc	r4, [r3, #0]
	}
 800879e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087a0:	20001248 	.word	0x20001248
 80087a4:	20001740 	.word	0x20001740
 80087a8:	20001250 	.word	0x20001250
 80087ac:	20001718 	.word	0x20001718
 80087b0:	2000124c 	.word	0x2000124c
 80087b4:	200016f4 	.word	0x200016f4

080087b8 <xTaskRemoveFromEventList>:
{
 80087b8:	b510      	push	{r4, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ba:	68c3      	ldr	r3, [r0, #12]
 80087bc:	68dc      	ldr	r4, [r3, #12]
{
 80087be:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 80087c0:	2c00      	cmp	r4, #0
 80087c2:	d02c      	beq.n	800881e <xTaskRemoveFromEventList+0x66>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80087c4:	f104 0118 	add.w	r1, r4, #24
 80087c8:	4608      	mov	r0, r1
 80087ca:	9101      	str	r1, [sp, #4]
 80087cc:	f7fe fdbc 	bl	8007348 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087d0:	4b17      	ldr	r3, [pc, #92]	; (8008830 <xTaskRemoveFromEventList+0x78>)
 80087d2:	9901      	ldr	r1, [sp, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	b173      	cbz	r3, 80087f6 <xTaskRemoveFromEventList+0x3e>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087d8:	4816      	ldr	r0, [pc, #88]	; (8008834 <xTaskRemoveFromEventList+0x7c>)
 80087da:	f7fe fd8d 	bl	80072f8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087de:	4b16      	ldr	r3, [pc, #88]	; (8008838 <xTaskRemoveFromEventList+0x80>)
 80087e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e6:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80087e8:	bf85      	ittet	hi
 80087ea:	4b14      	ldrhi	r3, [pc, #80]	; (800883c <xTaskRemoveFromEventList+0x84>)
 80087ec:	2001      	movhi	r0, #1
		xReturn = pdFALSE;
 80087ee:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80087f0:	6018      	strhi	r0, [r3, #0]
}
 80087f2:	b002      	add	sp, #8
 80087f4:	bd10      	pop	{r4, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80087f6:	1d21      	adds	r1, r4, #4
 80087f8:	4608      	mov	r0, r1
 80087fa:	9101      	str	r1, [sp, #4]
 80087fc:	f7fe fda4 	bl	8007348 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008800:	4a0f      	ldr	r2, [pc, #60]	; (8008840 <xTaskRemoveFromEventList+0x88>)
 8008802:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008804:	6810      	ldr	r0, [r2, #0]
 8008806:	9901      	ldr	r1, [sp, #4]
 8008808:	4283      	cmp	r3, r0
 800880a:	480e      	ldr	r0, [pc, #56]	; (8008844 <xTaskRemoveFromEventList+0x8c>)
 800880c:	bf88      	it	hi
 800880e:	6013      	strhi	r3, [r2, #0]
 8008810:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008814:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008818:	f7fe fd6e 	bl	80072f8 <vListInsertEnd>
 800881c:	e7df      	b.n	80087de <xTaskRemoveFromEventList+0x26>
 800881e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008822:	f383 8811 	msr	BASEPRI, r3
 8008826:	f3bf 8f6f 	isb	sy
 800882a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800882e:	e7fe      	b.n	800882e <xTaskRemoveFromEventList+0x76>
 8008830:	200016c0 	.word	0x200016c0
 8008834:	20001700 	.word	0x20001700
 8008838:	20001248 	.word	0x20001248
 800883c:	20001744 	.word	0x20001744
 8008840:	200016c8 	.word	0x200016c8
 8008844:	20001254 	.word	0x20001254

08008848 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008848:	4a03      	ldr	r2, [pc, #12]	; (8008858 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800884a:	4b04      	ldr	r3, [pc, #16]	; (800885c <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800884c:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	e9c0 2300 	strd	r2, r3, [r0]
}
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	200016f8 	.word	0x200016f8
 800885c:	20001740 	.word	0x20001740

08008860 <xTaskCheckForTimeOut>:
{
 8008860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8008862:	b318      	cbz	r0, 80088ac <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 8008864:	460e      	mov	r6, r1
 8008866:	b1c1      	cbz	r1, 800889a <xTaskCheckForTimeOut+0x3a>
	taskENTER_CRITICAL();
 8008868:	4605      	mov	r5, r0
 800886a:	f000 fc8b 	bl	8009184 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800886e:	f8df c08c 	ldr.w	ip, [pc, #140]	; 80088fc <xTaskCheckForTimeOut+0x9c>
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8008872:	4b20      	ldr	r3, [pc, #128]	; (80088f4 <xTaskCheckForTimeOut+0x94>)
		const TickType_t xConstTickCount = xTickCount;
 8008874:	f8dc 1000 	ldr.w	r1, [ip]
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	f892 406a 	ldrb.w	r4, [r2, #106]	; 0x6a
 800887e:	b9f4      	cbnz	r4, 80088be <xTaskCheckForTimeOut+0x5e>
			if( *pxTicksToWait == portMAX_DELAY )
 8008880:	6833      	ldr	r3, [r6, #0]
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	d020      	beq.n	80088c8 <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008886:	4c1c      	ldr	r4, [pc, #112]	; (80088f8 <xTaskCheckForTimeOut+0x98>)
 8008888:	e9d5 0200 	ldrd	r0, r2, [r5]
 800888c:	6827      	ldr	r7, [r4, #0]
 800888e:	42b8      	cmp	r0, r7
 8008890:	d01e      	beq.n	80088d0 <xTaskCheckForTimeOut+0x70>
 8008892:	428a      	cmp	r2, r1
 8008894:	d81c      	bhi.n	80088d0 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
 8008896:	2401      	movs	r4, #1
 8008898:	e016      	b.n	80088c8 <xTaskCheckForTimeOut+0x68>
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80088aa:	e7fe      	b.n	80088aa <xTaskCheckForTimeOut+0x4a>
 80088ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80088bc:	e7fe      	b.n	80088bc <xTaskCheckForTimeOut+0x5c>
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
				xReturn = pdTRUE;
 80088c6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80088c8:	f000 fc7e 	bl	80091c8 <vPortExitCritical>
}
 80088cc:	4620      	mov	r0, r4
 80088ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80088d0:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80088d2:	42bb      	cmp	r3, r7
 80088d4:	d909      	bls.n	80088ea <xTaskCheckForTimeOut+0x8a>
			*pxTicksToWait -= xElapsedTime;
 80088d6:	1a5b      	subs	r3, r3, r1
 80088d8:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088da:	6821      	ldr	r1, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088dc:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= xElapsedTime;
 80088e0:	6033      	str	r3, [r6, #0]
			xReturn = pdFALSE;
 80088e2:	2400      	movs	r4, #0
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088e4:	e9c5 1200 	strd	r1, r2, [r5]
			xReturn = pdFALSE;
 80088e8:	e7ee      	b.n	80088c8 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 80088ea:	2300      	movs	r3, #0
 80088ec:	6033      	str	r3, [r6, #0]
			xReturn = pdTRUE;
 80088ee:	2401      	movs	r4, #1
 80088f0:	e7ea      	b.n	80088c8 <xTaskCheckForTimeOut+0x68>
 80088f2:	bf00      	nop
 80088f4:	20001248 	.word	0x20001248
 80088f8:	200016f8 	.word	0x200016f8
 80088fc:	20001740 	.word	0x20001740

08008900 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008900:	4b01      	ldr	r3, [pc, #4]	; (8008908 <vTaskMissedYield+0x8>)
 8008902:	2201      	movs	r2, #1
 8008904:	601a      	str	r2, [r3, #0]
}
 8008906:	4770      	bx	lr
 8008908:	20001744 	.word	0x20001744

0800890c <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 800890c:	b168      	cbz	r0, 800892a <uxTaskGetStackHighWaterMark+0x1e>
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800890e:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008910:	781a      	ldrb	r2, [r3, #0]
 8008912:	2aa5      	cmp	r2, #165	; 0xa5
 8008914:	d10f      	bne.n	8008936 <uxTaskGetStackHighWaterMark+0x2a>
 8008916:	f1c3 0101 	rsb	r1, r3, #1
			ulCount++;
 800891a:	18c8      	adds	r0, r1, r3
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800891c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8008920:	2aa5      	cmp	r2, #165	; 0xa5
 8008922:	d0fa      	beq.n	800891a <uxTaskGetStackHighWaterMark+0xe>
 8008924:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8008928:	4770      	bx	lr
		pxTCB = prvGetTCBFromHandle( xTask );
 800892a:	4b04      	ldr	r3, [pc, #16]	; (800893c <uxTaskGetStackHighWaterMark+0x30>)
 800892c:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800892e:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008930:	781a      	ldrb	r2, [r3, #0]
 8008932:	2aa5      	cmp	r2, #165	; 0xa5
 8008934:	d0ef      	beq.n	8008916 <uxTaskGetStackHighWaterMark+0xa>
 8008936:	2000      	movs	r0, #0
	}
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop
 800893c:	20001248 	.word	0x20001248

08008940 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008940:	4b05      	ldr	r3, [pc, #20]	; (8008958 <xTaskGetSchedulerState+0x18>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	b133      	cbz	r3, 8008954 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <xTaskGetSchedulerState+0x1c>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800894c:	bf0c      	ite	eq
 800894e:	2002      	moveq	r0, #2
 8008950:	2000      	movne	r0, #0
 8008952:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008954:	2001      	movs	r0, #1
	}
 8008956:	4770      	bx	lr
 8008958:	20001714 	.word	0x20001714
 800895c:	200016c0 	.word	0x200016c0

08008960 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008960:	b1d0      	cbz	r0, 8008998 <xTaskPriorityDisinherit+0x38>
	{
 8008962:	b530      	push	{r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8008964:	4b1e      	ldr	r3, [pc, #120]	; (80089e0 <xTaskPriorityDisinherit+0x80>)
 8008966:	681c      	ldr	r4, [r3, #0]
 8008968:	4284      	cmp	r4, r0
	{
 800896a:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 800896c:	d008      	beq.n	8008980 <xTaskPriorityDisinherit+0x20>
 800896e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008972:	f383 8811 	msr	BASEPRI, r3
 8008976:	f3bf 8f6f 	isb	sy
 800897a:	f3bf 8f4f 	dsb	sy
 800897e:	e7fe      	b.n	800897e <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 8008980:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008982:	b15b      	cbz	r3, 800899c <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008984:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008986:	6d62      	ldr	r2, [r4, #84]	; 0x54
			( pxTCB->uxMutexesHeld )--;
 8008988:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800898a:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800898c:	65a3      	str	r3, [r4, #88]	; 0x58
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800898e:	d000      	beq.n	8008992 <xTaskPriorityDisinherit+0x32>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008990:	b16b      	cbz	r3, 80089ae <xTaskPriorityDisinherit+0x4e>
	BaseType_t xReturn = pdFALSE;
 8008992:	2000      	movs	r0, #0
	}
 8008994:	b003      	add	sp, #12
 8008996:	bd30      	pop	{r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8008998:	2000      	movs	r0, #0
	}
 800899a:	4770      	bx	lr
 800899c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 80089ac:	e7fe      	b.n	80089ac <xTaskPriorityDisinherit+0x4c>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089ae:	1d21      	adds	r1, r4, #4
 80089b0:	4608      	mov	r0, r1
 80089b2:	9101      	str	r1, [sp, #4]
 80089b4:	f7fe fcc8 	bl	8007348 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089b8:	4a0a      	ldr	r2, [pc, #40]	; (80089e4 <xTaskPriorityDisinherit+0x84>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
					prvAddTaskToReadyList( pxTCB );
 80089bc:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089be:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80089c0:	4283      	cmp	r3, r0
 80089c2:	4809      	ldr	r0, [pc, #36]	; (80089e8 <xTaskPriorityDisinherit+0x88>)
 80089c4:	bf88      	it	hi
 80089c6:	6013      	strhi	r3, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c8:	f1c3 0538 	rsb	r5, r3, #56	; 0x38
					prvAddTaskToReadyList( pxTCB );
 80089cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80089d0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80089d4:	9901      	ldr	r1, [sp, #4]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089d6:	61a5      	str	r5, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80089d8:	f7fe fc8e 	bl	80072f8 <vListInsertEnd>
					xReturn = pdTRUE;
 80089dc:	2001      	movs	r0, #1
		return xReturn;
 80089de:	e7d9      	b.n	8008994 <xTaskPriorityDisinherit+0x34>
 80089e0:	20001248 	.word	0x20001248
 80089e4:	200016c8 	.word	0x200016c8
 80089e8:	20001254 	.word	0x20001254

080089ec <ulTaskNotifyTake>:
	{
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80089ee:	4c29      	ldr	r4, [pc, #164]	; (8008a94 <ulTaskNotifyTake+0xa8>)
	{
 80089f0:	4606      	mov	r6, r0
 80089f2:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 80089f4:	f000 fbc6 	bl	8009184 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089fc:	b923      	cbnz	r3, 8008a08 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80089fe:	6822      	ldr	r2, [r4, #0]
 8008a00:	2101      	movs	r1, #1
 8008a02:	f882 1068 	strb.w	r1, [r2, #104]	; 0x68
				if( xTicksToWait > ( TickType_t ) 0 )
 8008a06:	b9ad      	cbnz	r5, 8008a34 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8008a08:	f000 fbde 	bl	80091c8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8008a0c:	f000 fbba 	bl	8009184 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008a10:	6823      	ldr	r3, [r4, #0]
 8008a12:	6e5d      	ldr	r5, [r3, #100]	; 0x64
			if( ulReturn != 0UL )
 8008a14:	b11d      	cbz	r5, 8008a1e <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008a16:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8008a18:	b14e      	cbz	r6, 8008a2e <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	665a      	str	r2, [r3, #100]	; 0x64
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		taskEXIT_CRITICAL();
 8008a26:	f000 fbcf 	bl	80091c8 <vPortExitCritical>
	}
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008a2e:	1e6a      	subs	r2, r5, #1
 8008a30:	665a      	str	r2, [r3, #100]	; 0x64
 8008a32:	e7f4      	b.n	8008a1e <ulTaskNotifyTake+0x32>
const TickType_t xConstTickCount = xTickCount;
 8008a34:	4a18      	ldr	r2, [pc, #96]	; (8008a98 <ulTaskNotifyTake+0xac>)
 8008a36:	6817      	ldr	r7, [r2, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008a38:	6822      	ldr	r2, [r4, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a3a:	6820      	ldr	r0, [r4, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8008a3c:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a40:	3004      	adds	r0, #4
 8008a42:	f7fe fc81 	bl	8007348 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a46:	1c6b      	adds	r3, r5, #1
 8008a48:	d012      	beq.n	8008a70 <ulTaskNotifyTake+0x84>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	19ed      	adds	r5, r5, r7
 8008a4e:	605d      	str	r5, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a50:	d314      	bcc.n	8008a7c <ulTaskNotifyTake+0x90>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a52:	4b12      	ldr	r3, [pc, #72]	; (8008a9c <ulTaskNotifyTake+0xb0>)
 8008a54:	6818      	ldr	r0, [r3, #0]
 8008a56:	6821      	ldr	r1, [r4, #0]
 8008a58:	3104      	adds	r1, #4
 8008a5a:	f7fe fc5d 	bl	8007318 <vListInsert>
					portYIELD_WITHIN_API();
 8008a5e:	4b10      	ldr	r3, [pc, #64]	; (8008aa0 <ulTaskNotifyTake+0xb4>)
 8008a60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	e7cb      	b.n	8008a08 <ulTaskNotifyTake+0x1c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a70:	6821      	ldr	r1, [r4, #0]
 8008a72:	480c      	ldr	r0, [pc, #48]	; (8008aa4 <ulTaskNotifyTake+0xb8>)
 8008a74:	3104      	adds	r1, #4
 8008a76:	f7fe fc3f 	bl	80072f8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a7a:	e7f0      	b.n	8008a5e <ulTaskNotifyTake+0x72>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a7c:	4b0a      	ldr	r3, [pc, #40]	; (8008aa8 <ulTaskNotifyTake+0xbc>)
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	6821      	ldr	r1, [r4, #0]
 8008a82:	3104      	adds	r1, #4
 8008a84:	f7fe fc48 	bl	8007318 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a88:	4b08      	ldr	r3, [pc, #32]	; (8008aac <ulTaskNotifyTake+0xc0>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	4295      	cmp	r5, r2
					xNextTaskUnblockTime = xTimeToWake;
 8008a8e:	bf38      	it	cc
 8008a90:	601d      	strcc	r5, [r3, #0]
 8008a92:	e7e4      	b.n	8008a5e <ulTaskNotifyTake+0x72>
 8008a94:	20001248 	.word	0x20001248
 8008a98:	20001740 	.word	0x20001740
 8008a9c:	20001250 	.word	0x20001250
 8008aa0:	e000ed04 	.word	0xe000ed04
 8008aa4:	20001718 	.word	0x20001718
 8008aa8:	2000124c 	.word	0x2000124c
 8008aac:	200016f4 	.word	0x200016f4

08008ab0 <xTaskGenericNotify>:
		configASSERT( xTaskToNotify );
 8008ab0:	b1b8      	cbz	r0, 8008ae2 <xTaskGenericNotify+0x32>
	{
 8008ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab4:	461f      	mov	r7, r3
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	460d      	mov	r5, r1
 8008aba:	4616      	mov	r6, r2
 8008abc:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 8008abe:	f000 fb61 	bl	8009184 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8008ac2:	b10f      	cbz	r7, 8008ac8 <xTaskGenericNotify+0x18>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008ac4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ac6:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008ac8:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008acc:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008ace:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008ad0:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 8008ad4:	2e04      	cmp	r6, #4
 8008ad6:	d84f      	bhi.n	8008b78 <xTaskGenericNotify+0xc8>
 8008ad8:	e8df f006 	tbb	[pc, r6]
 8008adc:	3b350c0f 	.word	0x3b350c0f
 8008ae0:	39          	.byte	0x39
 8008ae1:	00          	.byte	0x00
 8008ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae6:	f383 8811 	msr	BASEPRI, r3
 8008aea:	f3bf 8f6f 	isb	sy
 8008aee:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 8008af2:	e7fe      	b.n	8008af2 <xTaskGenericNotify+0x42>
					pxTCB->ulNotifiedValue |= ulValue;
 8008af4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008af6:	4315      	orrs	r5, r2
 8008af8:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d005      	beq.n	8008b0a <xTaskGenericNotify+0x5a>
					taskYIELD_IF_USING_PREEMPTION();
 8008afe:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 8008b00:	f000 fb62 	bl	80091c8 <vPortExitCritical>
	}
 8008b04:	4620      	mov	r0, r4
 8008b06:	b003      	add	sp, #12
 8008b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b0a:	1d21      	adds	r1, r4, #4
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	9101      	str	r1, [sp, #4]
 8008b10:	f7fe fc1a 	bl	8007348 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008b14:	4a1e      	ldr	r2, [pc, #120]	; (8008b90 <xTaskGenericNotify+0xe0>)
 8008b16:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008b18:	6810      	ldr	r0, [r2, #0]
 8008b1a:	9901      	ldr	r1, [sp, #4]
 8008b1c:	4283      	cmp	r3, r0
 8008b1e:	481d      	ldr	r0, [pc, #116]	; (8008b94 <xTaskGenericNotify+0xe4>)
 8008b20:	bf88      	it	hi
 8008b22:	6013      	strhi	r3, [r2, #0]
 8008b24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008b28:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008b2c:	f7fe fbe4 	bl	80072f8 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008b30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008b32:	b183      	cbz	r3, 8008b56 <xTaskGenericNotify+0xa6>
 8008b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b38:	f383 8811 	msr	BASEPRI, r3
 8008b3c:	f3bf 8f6f 	isb	sy
 8008b40:	f3bf 8f4f 	dsb	sy
 8008b44:	e7fe      	b.n	8008b44 <xTaskGenericNotify+0x94>
					( pxTCB->ulNotifiedValue )++;
 8008b46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b48:	3201      	adds	r2, #1
 8008b4a:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 8008b4c:	e7d5      	b.n	8008afa <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d010      	beq.n	8008b74 <xTaskGenericNotify+0xc4>
						pxTCB->ulNotifiedValue = ulValue;
 8008b52:	6665      	str	r5, [r4, #100]	; 0x64
 8008b54:	e7d1      	b.n	8008afa <xTaskGenericNotify+0x4a>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b56:	4b10      	ldr	r3, [pc, #64]	; (8008b98 <xTaskGenericNotify+0xe8>)
 8008b58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d9cd      	bls.n	8008afe <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 8008b62:	4b0e      	ldr	r3, [pc, #56]	; (8008b9c <xTaskGenericNotify+0xec>)
 8008b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b68:	601a      	str	r2, [r3, #0]
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	e7c4      	b.n	8008afe <xTaskGenericNotify+0x4e>
						xReturn = pdFAIL;
 8008b74:	2400      	movs	r4, #0
 8008b76:	e7c3      	b.n	8008b00 <xTaskGenericNotify+0x50>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008b78:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b7a:	3201      	adds	r2, #1
 8008b7c:	d0bd      	beq.n	8008afa <xTaskGenericNotify+0x4a>
 8008b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	e7fe      	b.n	8008b8e <xTaskGenericNotify+0xde>
 8008b90:	200016c8 	.word	0x200016c8
 8008b94:	20001254 	.word	0x20001254
 8008b98:	20001248 	.word	0x20001248
 8008b9c:	e000ed04 	.word	0xe000ed04

08008ba0 <xTaskGenericNotifyFromISR>:
	{
 8008ba0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ba4:	b083      	sub	sp, #12
 8008ba6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
		configASSERT( xTaskToNotify );
 8008ba8:	b318      	cbz	r0, 8008bf2 <xTaskGenericNotifyFromISR+0x52>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008baa:	460d      	mov	r5, r1
 8008bac:	4690      	mov	r8, r2
 8008bae:	4699      	mov	r9, r3
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	f000 fc1f 	bl	80093f4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008bb6:	f3ef 8611 	mrs	r6, BASEPRI
 8008bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 8008bca:	f1b9 0f00 	cmp.w	r9, #0
 8008bce:	d002      	beq.n	8008bd6 <xTaskGenericNotifyFromISR+0x36>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008bd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bd2:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008bd6:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008bda:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008bdc:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008bde:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 8008be2:	f1b8 0f04 	cmp.w	r8, #4
 8008be6:	d856      	bhi.n	8008c96 <xTaskGenericNotifyFromISR+0xf6>
 8008be8:	e8df f008 	tbb	[pc, r8]
 8008bec:	28220c0f 	.word	0x28220c0f
 8008bf0:	26          	.byte	0x26
 8008bf1:	00          	.byte	0x00
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 8008c02:	e7fe      	b.n	8008c02 <xTaskGenericNotifyFromISR+0x62>
					pxTCB->ulNotifiedValue |= ulValue;
 8008c04:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c06:	4315      	orrs	r5, r2
 8008c08:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d005      	beq.n	8008c1a <xTaskGenericNotifyFromISR+0x7a>
 8008c0e:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c10:	f386 8811 	msr	BASEPRI, r6
	}
 8008c14:	b003      	add	sp, #12
 8008c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008c1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c1c:	b183      	cbz	r3, 8008c40 <xTaskGenericNotifyFromISR+0xa0>
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	e7fe      	b.n	8008c2e <xTaskGenericNotifyFromISR+0x8e>
					( pxTCB->ulNotifiedValue )++;
 8008c30:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c32:	3201      	adds	r2, #1
 8008c34:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 8008c36:	e7e8      	b.n	8008c0a <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008c38:	2b02      	cmp	r3, #2
 8008c3a:	d02a      	beq.n	8008c92 <xTaskGenericNotifyFromISR+0xf2>
						pxTCB->ulNotifiedValue = ulValue;
 8008c3c:	6665      	str	r5, [r4, #100]	; 0x64
 8008c3e:	e7e4      	b.n	8008c0a <xTaskGenericNotifyFromISR+0x6a>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c40:	4b1b      	ldr	r3, [pc, #108]	; (8008cb0 <xTaskGenericNotifyFromISR+0x110>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	b9fb      	cbnz	r3, 8008c86 <xTaskGenericNotifyFromISR+0xe6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c46:	1d21      	adds	r1, r4, #4
 8008c48:	4608      	mov	r0, r1
 8008c4a:	9101      	str	r1, [sp, #4]
 8008c4c:	f7fe fb7c 	bl	8007348 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c50:	4a18      	ldr	r2, [pc, #96]	; (8008cb4 <xTaskGenericNotifyFromISR+0x114>)
 8008c52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c54:	6810      	ldr	r0, [r2, #0]
 8008c56:	9901      	ldr	r1, [sp, #4]
 8008c58:	4283      	cmp	r3, r0
 8008c5a:	4817      	ldr	r0, [pc, #92]	; (8008cb8 <xTaskGenericNotifyFromISR+0x118>)
 8008c5c:	bf88      	it	hi
 8008c5e:	6013      	strhi	r3, [r2, #0]
 8008c60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008c64:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008c68:	f7fe fb46 	bl	80072f8 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c6c:	4b13      	ldr	r3, [pc, #76]	; (8008cbc <xTaskGenericNotifyFromISR+0x11c>)
 8008c6e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d9ca      	bls.n	8008c0e <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 8008c78:	b10f      	cbz	r7, 8008c7e <xTaskGenericNotifyFromISR+0xde>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	603b      	str	r3, [r7, #0]
					xYieldPending = pdTRUE;
 8008c7e:	4b10      	ldr	r3, [pc, #64]	; (8008cc0 <xTaskGenericNotifyFromISR+0x120>)
 8008c80:	2001      	movs	r0, #1
 8008c82:	6018      	str	r0, [r3, #0]
 8008c84:	e7c4      	b.n	8008c10 <xTaskGenericNotifyFromISR+0x70>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008c86:	480f      	ldr	r0, [pc, #60]	; (8008cc4 <xTaskGenericNotifyFromISR+0x124>)
 8008c88:	f104 0118 	add.w	r1, r4, #24
 8008c8c:	f7fe fb34 	bl	80072f8 <vListInsertEnd>
 8008c90:	e7ec      	b.n	8008c6c <xTaskGenericNotifyFromISR+0xcc>
						xReturn = pdFAIL;
 8008c92:	2000      	movs	r0, #0
 8008c94:	e7bc      	b.n	8008c10 <xTaskGenericNotifyFromISR+0x70>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008c96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c98:	3201      	adds	r2, #1
 8008c9a:	d0b6      	beq.n	8008c0a <xTaskGenericNotifyFromISR+0x6a>
 8008c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca0:	f383 8811 	msr	BASEPRI, r3
 8008ca4:	f3bf 8f6f 	isb	sy
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	e7fe      	b.n	8008cac <xTaskGenericNotifyFromISR+0x10c>
 8008cae:	bf00      	nop
 8008cb0:	200016c0 	.word	0x200016c0
 8008cb4:	200016c8 	.word	0x200016c8
 8008cb8:	20001254 	.word	0x20001254
 8008cbc:	20001248 	.word	0x20001248
 8008cc0:	20001744 	.word	0x20001744
 8008cc4:	20001700 	.word	0x20001700

08008cc8 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008cc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ccc:	4e22      	ldr	r6, [pc, #136]	; (8008d58 <prvSwitchTimerLists+0x90>)
	if( xTimerQueue != NULL )
 8008cce:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8008d60 <prvSwitchTimerLists+0x98>
{
 8008cd2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8008cd4:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cd8:	e00d      	b.n	8008cf6 <prvSwitchTimerLists+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cda:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cdc:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cde:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ce0:	1d25      	adds	r5, r4, #4
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f7fe fb30 	bl	8007348 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce8:	6a23      	ldr	r3, [r4, #32]
 8008cea:	4620      	mov	r0, r4
 8008cec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cee:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8008cf2:	075b      	lsls	r3, r3, #29
 8008cf4:	d40a      	bmi.n	8008d0c <prvSwitchTimerLists+0x44>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cf6:	6833      	ldr	r3, [r6, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	2a00      	cmp	r2, #0
 8008cfc:	d1ed      	bne.n	8008cda <prvSwitchTimerLists+0x12>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 8008cfe:	4a17      	ldr	r2, [pc, #92]	; (8008d5c <prvSwitchTimerLists+0x94>)
 8008d00:	6811      	ldr	r1, [r2, #0]
 8008d02:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 8008d04:	6013      	str	r3, [r2, #0]
}
 8008d06:	b005      	add	sp, #20
 8008d08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d0c:	69a3      	ldr	r3, [r4, #24]
 8008d0e:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8008d10:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d12:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8008d14:	d205      	bcs.n	8008d22 <prvSwitchTimerLists+0x5a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d16:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d18:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d1a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d1c:	f7fe fafc 	bl	8007318 <vListInsert>
 8008d20:	e7e9      	b.n	8008cf6 <prvSwitchTimerLists+0x2e>
	if( xTimerQueue != NULL )
 8008d22:	f8d9 3000 	ldr.w	r3, [r9]
 8008d26:	b16b      	cbz	r3, 8008d44 <prvSwitchTimerLists+0x7c>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008d28:	e9cd 8700 	strd	r8, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008d2c:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008d2e:	f7ff fe07 	bl	8008940 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008d32:	2300      	movs	r3, #0
 8008d34:	f8d9 0000 	ldr.w	r0, [r9]
 8008d38:	461a      	mov	r2, r3
 8008d3a:	4669      	mov	r1, sp
 8008d3c:	f7fe fbc8 	bl	80074d0 <xQueueGenericSend>
				configASSERT( xResult );
 8008d40:	2800      	cmp	r0, #0
 8008d42:	d1d8      	bne.n	8008cf6 <prvSwitchTimerLists+0x2e>
 8008d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d48:	f383 8811 	msr	BASEPRI, r3
 8008d4c:	f3bf 8f6f 	isb	sy
 8008d50:	f3bf 8f4f 	dsb	sy
 8008d54:	e7fe      	b.n	8008d54 <prvSwitchTimerLists+0x8c>
 8008d56:	bf00      	nop
 8008d58:	20001748 	.word	0x20001748
 8008d5c:	2000174c 	.word	0x2000174c
 8008d60:	2000186c 	.word	0x2000186c

08008d64 <prvTimerTask>:
{
 8008d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d68:	4e9e      	ldr	r6, [pc, #632]	; (8008fe4 <prvTimerTask+0x280>)
 8008d6a:	4d9f      	ldr	r5, [pc, #636]	; (8008fe8 <prvTimerTask+0x284>)
 8008d6c:	4c9f      	ldr	r4, [pc, #636]	; (8008fec <prvTimerTask+0x288>)
 8008d6e:	b08b      	sub	sp, #44	; 0x2c
 8008d70:	f04f 0800 	mov.w	r8, #0
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008d74:	6833      	ldr	r3, [r6, #0]
 8008d76:	f8d3 a000 	ldr.w	sl, [r3]
 8008d7a:	f1ba 0f00 	cmp.w	sl, #0
 8008d7e:	f000 80ad 	beq.w	8008edc <prvTimerTask+0x178>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
 8008d88:	f7ff fb94 	bl	80084b4 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8008d8c:	f7ff fbaa 	bl	80084e4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8008d90:	682a      	ldr	r2, [r5, #0]
 8008d92:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8008d94:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 8008d96:	f0c0 80b2 	bcc.w	8008efe <prvTimerTask+0x19a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d9a:	4550      	cmp	r0, sl
	xLastTime = xTimeNow;
 8008d9c:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d9e:	f080 80b8 	bcs.w	8008f12 <prvTimerTask+0x1ae>
 8008da2:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	ebaa 0109 	sub.w	r1, sl, r9
 8008daa:	f7fe fed5 	bl	8007b58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008dae:	f7ff fb89 	bl	80084c4 <xTaskResumeAll>
 8008db2:	b938      	cbnz	r0, 8008dc4 <prvTimerTask+0x60>
					portYIELD_WITHIN_API();
 8008db4:	4b8e      	ldr	r3, [pc, #568]	; (8008ff0 <prvTimerTask+0x28c>)
 8008db6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dba:	601a      	str	r2, [r3, #0]
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	a902      	add	r1, sp, #8
 8008dca:	f7fe fd07 	bl	80077dc <xQueueReceive>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d0d0      	beq.n	8008d74 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008dd2:	9b02      	ldr	r3, [sp, #8]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	db78      	blt.n	8008eca <prvTimerTask+0x166>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008dd8:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	b113      	cbz	r3, 8008de4 <prvTimerTask+0x80>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008dde:	1d38      	adds	r0, r7, #4
 8008de0:	f7fe fab2 	bl	8007348 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8008de4:	f7ff fb7e 	bl	80084e4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8008de8:	682b      	ldr	r3, [r5, #0]
 8008dea:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8008dec:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 8008dee:	f0c0 808d 	bcc.w	8008f0c <prvTimerTask+0x1a8>
	xLastTime = xTimeNow;
 8008df2:	9b02      	ldr	r3, [sp, #8]
 8008df4:	f8c5 9000 	str.w	r9, [r5]
			switch( xMessage.xMessageID )
 8008df8:	2b09      	cmp	r3, #9
 8008dfa:	d8e3      	bhi.n	8008dc4 <prvTimerTask+0x60>
 8008dfc:	e8df f003 	tbb	[pc, r3]
 8008e00:	55050505 	.word	0x55050505
 8008e04:	05055c3e 	.word	0x05055c3e
 8008e08:	3e55      	.short	0x3e55
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e0a:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e0e:	9b03      	ldr	r3, [sp, #12]
 8008e10:	69ba      	ldr	r2, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e12:	613f      	str	r7, [r7, #16]
 8008e14:	1898      	adds	r0, r3, r2
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e16:	f041 0101 	orr.w	r1, r1, #1
 8008e1a:	f887 1028 	strb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e1e:	bf2c      	ite	cs
 8008e20:	2101      	movcs	r1, #1
 8008e22:	2100      	movcc	r1, #0
	if( xNextExpiryTime <= xTimeNow )
 8008e24:	4548      	cmp	r0, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e26:	6078      	str	r0, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8008e28:	f200 808e 	bhi.w	8008f48 <prvTimerTask+0x1e4>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e2c:	eba9 0303 	sub.w	r3, r9, r3
 8008e30:	429a      	cmp	r2, r3
 8008e32:	f200 8097 	bhi.w	8008f64 <prvTimerTask+0x200>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e36:	6a3b      	ldr	r3, [r7, #32]
 8008e38:	4638      	mov	r0, r7
 8008e3a:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e3c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008e40:	075b      	lsls	r3, r3, #29
 8008e42:	d5bf      	bpl.n	8008dc4 <prvTimerTask+0x60>
	if( xTimerQueue != NULL )
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	b183      	cbz	r3, 8008e6a <prvTimerTask+0x106>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e48:	69ba      	ldr	r2, [r7, #24]
 8008e4a:	9b03      	ldr	r3, [sp, #12]
		xMessage.xMessageID = xCommandID;
 8008e4c:	f8cd 8018 	str.w	r8, [sp, #24]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e50:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e52:	e9cd 3707 	strd	r3, r7, [sp, #28]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008e56:	f7ff fd73 	bl	8008940 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	6820      	ldr	r0, [r4, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	a906      	add	r1, sp, #24
 8008e62:	f7fe fb35 	bl	80074d0 <xQueueGenericSend>
							configASSERT( xResult );
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d1ac      	bne.n	8008dc4 <prvTimerTask+0x60>
 8008e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6e:	f383 8811 	msr	BASEPRI, r3
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	f3bf 8f4f 	dsb	sy
 8008e7a:	e7fe      	b.n	8008e7a <prvTimerTask+0x116>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e7c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e80:	9b03      	ldr	r3, [sp, #12]
 8008e82:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e84:	f042 0201 	orr.w	r2, r2, #1
 8008e88:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 809a 	beq.w	8008fc6 <prvTimerTask+0x262>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e92:	444b      	add	r3, r9
	if( xNextExpiryTime <= xTimeNow )
 8008e94:	454b      	cmp	r3, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e96:	607b      	str	r3, [r7, #4]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e98:	bf96      	itet	ls
 8008e9a:	4b56      	ldrls	r3, [pc, #344]	; (8008ff4 <prvTimerTask+0x290>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e9c:	6830      	ldrhi	r0, [r6, #0]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e9e:	6818      	ldrls	r0, [r3, #0]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ea0:	613f      	str	r7, [r7, #16]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ea2:	1d39      	adds	r1, r7, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ea4:	f7fe fa38 	bl	8007318 <vListInsert>
 8008ea8:	e78c      	b.n	8008dc4 <prvTimerTask+0x60>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008eaa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008eae:	f023 0301 	bic.w	r3, r3, #1
 8008eb2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
					break;
 8008eb6:	e785      	b.n	8008dc4 <prvTimerTask+0x60>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008eb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008ebc:	079a      	lsls	r2, r3, #30
 8008ebe:	d54d      	bpl.n	8008f5c <prvTimerTask+0x1f8>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ec0:	f023 0301 	bic.w	r3, r3, #1
 8008ec4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8008ec8:	e77c      	b.n	8008dc4 <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008eca:	9b03      	ldr	r3, [sp, #12]
 8008ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ed0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008ed2:	9b02      	ldr	r3, [sp, #8]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	f6ff af75 	blt.w	8008dc4 <prvTimerTask+0x60>
 8008eda:	e77d      	b.n	8008dd8 <prvTimerTask+0x74>
	vTaskSuspendAll();
 8008edc:	f7ff faea 	bl	80084b4 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8008ee0:	f7ff fb00 	bl	80084e4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8008ee4:	682a      	ldr	r2, [r5, #0]
 8008ee6:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 8008ee8:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 8008eea:	d808      	bhi.n	8008efe <prvTimerTask+0x19a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008eec:	4b41      	ldr	r3, [pc, #260]	; (8008ff4 <prvTimerTask+0x290>)
	xLastTime = xTimeNow;
 8008eee:	f8c5 9000 	str.w	r9, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	6812      	ldr	r2, [r2, #0]
 8008ef6:	fab2 f282 	clz	r2, r2
 8008efa:	0952      	lsrs	r2, r2, #5
 8008efc:	e752      	b.n	8008da4 <prvTimerTask+0x40>
		prvSwitchTimerLists();
 8008efe:	f7ff fee3 	bl	8008cc8 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8008f02:	f8c5 9000 	str.w	r9, [r5]
			( void ) xTaskResumeAll();
 8008f06:	f7ff fadd 	bl	80084c4 <xTaskResumeAll>
 8008f0a:	e75b      	b.n	8008dc4 <prvTimerTask+0x60>
		prvSwitchTimerLists();
 8008f0c:	f7ff fedc 	bl	8008cc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008f10:	e76f      	b.n	8008df2 <prvTimerTask+0x8e>
				( void ) xTaskResumeAll();
 8008f12:	f7ff fad7 	bl	80084c4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f16:	6832      	ldr	r2, [r6, #0]
 8008f18:	68d2      	ldr	r2, [r2, #12]
 8008f1a:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f1e:	f10b 0104 	add.w	r1, fp, #4
 8008f22:	4608      	mov	r0, r1
 8008f24:	9101      	str	r1, [sp, #4]
 8008f26:	f7fe fa0f 	bl	8007348 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f2a:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
 8008f2e:	9901      	ldr	r1, [sp, #4]
 8008f30:	f010 0f04 	tst.w	r0, #4
 8008f34:	d11c      	bne.n	8008f70 <prvTimerTask+0x20c>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f36:	f020 0001 	bic.w	r0, r0, #1
 8008f3a:	f88b 0028 	strb.w	r0, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f3e:	f8db 3020 	ldr.w	r3, [fp, #32]
 8008f42:	4658      	mov	r0, fp
 8008f44:	4798      	blx	r3
}
 8008f46:	e73d      	b.n	8008dc4 <prvTimerTask+0x60>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f48:	454b      	cmp	r3, r9
 8008f4a:	d902      	bls.n	8008f52 <prvTimerTask+0x1ee>
 8008f4c:	2900      	cmp	r1, #0
 8008f4e:	f43f af72 	beq.w	8008e36 <prvTimerTask+0xd2>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f52:	6830      	ldr	r0, [r6, #0]
 8008f54:	1d39      	adds	r1, r7, #4
 8008f56:	f7fe f9df 	bl	8007318 <vListInsert>
	return xProcessTimerNow;
 8008f5a:	e733      	b.n	8008dc4 <prvTimerTask+0x60>
							vPortFree( pxTimer );
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f000 fb33 	bl	80095c8 <vPortFree>
 8008f62:	e72f      	b.n	8008dc4 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008f64:	4b23      	ldr	r3, [pc, #140]	; (8008ff4 <prvTimerTask+0x290>)
 8008f66:	1d39      	adds	r1, r7, #4
 8008f68:	6818      	ldr	r0, [r3, #0]
 8008f6a:	f7fe f9d5 	bl	8007318 <vListInsert>
	return xProcessTimerNow;
 8008f6e:	e729      	b.n	8008dc4 <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f70:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f74:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f78:	eb0a 0300 	add.w	r3, sl, r0
	if( xNextExpiryTime <= xTimeNow )
 8008f7c:	4599      	cmp	r9, r3
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008f7e:	f8cb 3004 	str.w	r3, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8008f82:	d203      	bcs.n	8008f8c <prvTimerTask+0x228>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f84:	6830      	ldr	r0, [r6, #0]
 8008f86:	f7fe f9c7 	bl	8007318 <vListInsert>
	return xProcessTimerNow;
 8008f8a:	e7d8      	b.n	8008f3e <prvTimerTask+0x1da>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f8c:	eba9 030a 	sub.w	r3, r9, sl
 8008f90:	4298      	cmp	r0, r3
 8008f92:	d821      	bhi.n	8008fd8 <prvTimerTask+0x274>
	if( xTimerQueue != NULL )
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	b16b      	cbz	r3, 8008fb4 <prvTimerTask+0x250>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f98:	e9cd 8a06 	strd	r8, sl, [sp, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008f9c:	f8cd b020 	str.w	fp, [sp, #32]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008fa0:	f7ff fcce 	bl	8008940 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	461a      	mov	r2, r3
 8008faa:	a906      	add	r1, sp, #24
 8008fac:	f7fe fa90 	bl	80074d0 <xQueueGenericSend>
			configASSERT( xResult );
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d1c4      	bne.n	8008f3e <prvTimerTask+0x1da>
 8008fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb8:	f383 8811 	msr	BASEPRI, r3
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	f3bf 8f4f 	dsb	sy
 8008fc4:	e7fe      	b.n	8008fc4 <prvTimerTask+0x260>
 8008fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008fd6:	e7fe      	b.n	8008fd6 <prvTimerTask+0x272>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008fd8:	4b06      	ldr	r3, [pc, #24]	; (8008ff4 <prvTimerTask+0x290>)
 8008fda:	6818      	ldr	r0, [r3, #0]
 8008fdc:	f7fe f99c 	bl	8007318 <vListInsert>
	return xProcessTimerNow;
 8008fe0:	e7ad      	b.n	8008f3e <prvTimerTask+0x1da>
 8008fe2:	bf00      	nop
 8008fe4:	20001748 	.word	0x20001748
 8008fe8:	20001818 	.word	0x20001818
 8008fec:	2000186c 	.word	0x2000186c
 8008ff0:	e000ed04 	.word	0xe000ed04
 8008ff4:	2000174c 	.word	0x2000174c

08008ff8 <xTimerCreateTimerTask>:
{
 8008ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8008ffa:	4c23      	ldr	r4, [pc, #140]	; (8009088 <xTimerCreateTimerTask+0x90>)
{
 8008ffc:	b089      	sub	sp, #36	; 0x24
	taskENTER_CRITICAL();
 8008ffe:	f000 f8c1 	bl	8009184 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8009002:	6827      	ldr	r7, [r4, #0]
 8009004:	b337      	cbz	r7, 8009054 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009006:	f000 f8df 	bl	80091c8 <vPortExitCritical>
	if( xTimerQueue != NULL )
 800900a:	6823      	ldr	r3, [r4, #0]
 800900c:	b1cb      	cbz	r3, 8009042 <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800900e:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009010:	aa07      	add	r2, sp, #28
 8009012:	a906      	add	r1, sp, #24
 8009014:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009016:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800901a:	f7fe f94d 	bl	80072b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800901e:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 8009022:	2202      	movs	r2, #2
 8009024:	e9cd 2100 	strd	r2, r1, [sp]
 8009028:	9302      	str	r3, [sp, #8]
 800902a:	9a07      	ldr	r2, [sp, #28]
 800902c:	4917      	ldr	r1, [pc, #92]	; (800908c <xTimerCreateTimerTask+0x94>)
 800902e:	4818      	ldr	r0, [pc, #96]	; (8009090 <xTimerCreateTimerTask+0x98>)
 8009030:	4623      	mov	r3, r4
 8009032:	f7ff f865 	bl	8008100 <xTaskCreateStatic>
 8009036:	4b17      	ldr	r3, [pc, #92]	; (8009094 <xTimerCreateTimerTask+0x9c>)
 8009038:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800903a:	b110      	cbz	r0, 8009042 <xTimerCreateTimerTask+0x4a>
}
 800903c:	2001      	movs	r0, #1
 800903e:	b009      	add	sp, #36	; 0x24
 8009040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8009052:	e7fe      	b.n	8009052 <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 8009054:	4e10      	ldr	r6, [pc, #64]	; (8009098 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 8009056:	4d11      	ldr	r5, [pc, #68]	; (800909c <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 8009058:	4630      	mov	r0, r6
 800905a:	f7fe f93d 	bl	80072d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800905e:	4628      	mov	r0, r5
 8009060:	f7fe f93a 	bl	80072d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009064:	4a0e      	ldr	r2, [pc, #56]	; (80090a0 <xTimerCreateTimerTask+0xa8>)
			pxOverflowTimerList = &xActiveTimerList2;
 8009066:	490f      	ldr	r1, [pc, #60]	; (80090a4 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009068:	9700      	str	r7, [sp, #0]
 800906a:	4b0f      	ldr	r3, [pc, #60]	; (80090a8 <xTimerCreateTimerTask+0xb0>)
			pxCurrentTimerList = &xActiveTimerList1;
 800906c:	6016      	str	r6, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800906e:	600d      	str	r5, [r1, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009070:	4a0e      	ldr	r2, [pc, #56]	; (80090ac <xTimerCreateTimerTask+0xb4>)
 8009072:	2110      	movs	r1, #16
 8009074:	200a      	movs	r0, #10
 8009076:	f7fe f9b9 	bl	80073ec <xQueueGenericCreateStatic>
 800907a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800907c:	2800      	cmp	r0, #0
 800907e:	d0c2      	beq.n	8009006 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009080:	490b      	ldr	r1, [pc, #44]	; (80090b0 <xTimerCreateTimerTask+0xb8>)
 8009082:	f7fe fd2f 	bl	8007ae4 <vQueueAddToRegistry>
 8009086:	e7be      	b.n	8009006 <xTimerCreateTimerTask+0xe>
 8009088:	2000186c 	.word	0x2000186c
 800908c:	0800ae14 	.word	0x0800ae14
 8009090:	08008d65 	.word	0x08008d65
 8009094:	20001870 	.word	0x20001870
 8009098:	200017f0 	.word	0x200017f0
 800909c:	20001804 	.word	0x20001804
 80090a0:	20001748 	.word	0x20001748
 80090a4:	2000174c 	.word	0x2000174c
 80090a8:	2000181c 	.word	0x2000181c
 80090ac:	20001750 	.word	0x20001750
 80090b0:	0800ae0c 	.word	0x0800ae0c

080090b4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80090b4:	4808      	ldr	r0, [pc, #32]	; (80090d8 <prvPortStartFirstTask+0x24>)
 80090b6:	6800      	ldr	r0, [r0, #0]
 80090b8:	6800      	ldr	r0, [r0, #0]
 80090ba:	f380 8808 	msr	MSP, r0
 80090be:	f04f 0000 	mov.w	r0, #0
 80090c2:	f380 8814 	msr	CONTROL, r0
 80090c6:	b662      	cpsie	i
 80090c8:	b661      	cpsie	f
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	df00      	svc	0
 80090d4:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80090d6:	0000      	.short	0x0000
 80090d8:	e000ed08 	.word	0xe000ed08

080090dc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80090dc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80090ec <vPortEnableVFP+0x10>
 80090e0:	6801      	ldr	r1, [r0, #0]
 80090e2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80090e6:	6001      	str	r1, [r0, #0]
 80090e8:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80090ea:	0000      	.short	0x0000
 80090ec:	e000ed88 	.word	0xe000ed88

080090f0 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 80090f0:	4b0e      	ldr	r3, [pc, #56]	; (800912c <prvTaskExitError+0x3c>)
 80090f2:	681b      	ldr	r3, [r3, #0]
{
 80090f4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80090f6:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 80090f8:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 80090fa:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80090fc:	d008      	beq.n	8009110 <prvTaskExitError+0x20>
 80090fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009102:	f383 8811 	msr	BASEPRI, r3
 8009106:	f3bf 8f6f 	isb	sy
 800910a:	f3bf 8f4f 	dsb	sy
 800910e:	e7fe      	b.n	800910e <prvTaskExitError+0x1e>
 8009110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8009120:	9b01      	ldr	r3, [sp, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d0fc      	beq.n	8009120 <prvTaskExitError+0x30>
}
 8009126:	b002      	add	sp, #8
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	20000008 	.word	0x20000008

08009130 <pxPortInitialiseStack>:
{
 8009130:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009132:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009136:	4c09      	ldr	r4, [pc, #36]	; (800915c <pxPortInitialiseStack+0x2c>)
 8009138:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800913c:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009140:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009144:	f840 5c04 	str.w	r5, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009148:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800914c:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009150:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8009154:	bc30      	pop	{r4, r5}
 8009156:	3844      	subs	r0, #68	; 0x44
 8009158:	4770      	bx	lr
 800915a:	bf00      	nop
 800915c:	080090f1 	.word	0x080090f1

08009160 <SVC_Handler>:
	__asm volatile (
 8009160:	4b07      	ldr	r3, [pc, #28]	; (8009180 <pxCurrentTCBConst2>)
 8009162:	6819      	ldr	r1, [r3, #0]
 8009164:	6808      	ldr	r0, [r1, #0]
 8009166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916a:	f380 8809 	msr	PSP, r0
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f04f 0000 	mov.w	r0, #0
 8009176:	f380 8811 	msr	BASEPRI, r0
 800917a:	4770      	bx	lr
 800917c:	f3af 8000 	nop.w

08009180 <pxCurrentTCBConst2>:
 8009180:	20001248 	.word	0x20001248

08009184 <vPortEnterCritical>:
 8009184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009188:	f383 8811 	msr	BASEPRI, r3
 800918c:	f3bf 8f6f 	isb	sy
 8009190:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009194:	4a0a      	ldr	r2, [pc, #40]	; (80091c0 <vPortEnterCritical+0x3c>)
 8009196:	6813      	ldr	r3, [r2, #0]
 8009198:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800919a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800919c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800919e:	d000      	beq.n	80091a2 <vPortEnterCritical+0x1e>
}
 80091a0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80091a2:	4b08      	ldr	r3, [pc, #32]	; (80091c4 <vPortEnterCritical+0x40>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80091aa:	d0f9      	beq.n	80091a0 <vPortEnterCritical+0x1c>
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	e7fe      	b.n	80091bc <vPortEnterCritical+0x38>
 80091be:	bf00      	nop
 80091c0:	20000008 	.word	0x20000008
 80091c4:	e000ed04 	.word	0xe000ed04

080091c8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80091c8:	4a08      	ldr	r2, [pc, #32]	; (80091ec <vPortExitCritical+0x24>)
 80091ca:	6813      	ldr	r3, [r2, #0]
 80091cc:	b943      	cbnz	r3, 80091e0 <vPortExitCritical+0x18>
 80091ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	e7fe      	b.n	80091de <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80091e0:	3b01      	subs	r3, #1
 80091e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80091e4:	b90b      	cbnz	r3, 80091ea <vPortExitCritical+0x22>
	__asm volatile
 80091e6:	f383 8811 	msr	BASEPRI, r3
}
 80091ea:	4770      	bx	lr
 80091ec:	20000008 	.word	0x20000008

080091f0 <PendSV_Handler>:
	__asm volatile
 80091f0:	f3ef 8009 	mrs	r0, PSP
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	4b15      	ldr	r3, [pc, #84]	; (8009250 <pxCurrentTCBConst>)
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	f01e 0f10 	tst.w	lr, #16
 8009200:	bf08      	it	eq
 8009202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920a:	6010      	str	r0, [r2, #0]
 800920c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009210:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009214:	f380 8811 	msr	BASEPRI, r0
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f7ff f976 	bl	8008510 <vTaskSwitchContext>
 8009224:	f04f 0000 	mov.w	r0, #0
 8009228:	f380 8811 	msr	BASEPRI, r0
 800922c:	bc09      	pop	{r0, r3}
 800922e:	6819      	ldr	r1, [r3, #0]
 8009230:	6808      	ldr	r0, [r1, #0]
 8009232:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009236:	f01e 0f10 	tst.w	lr, #16
 800923a:	bf08      	it	eq
 800923c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009240:	f380 8809 	msr	PSP, r0
 8009244:	f3bf 8f6f 	isb	sy
 8009248:	4770      	bx	lr
 800924a:	bf00      	nop
 800924c:	f3af 8000 	nop.w

08009250 <pxCurrentTCBConst>:
 8009250:	20001248 	.word	0x20001248

08009254 <xPortSysTickHandler>:
{
 8009254:	b508      	push	{r3, lr}
	__asm volatile
 8009256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800925a:	f383 8811 	msr	BASEPRI, r3
 800925e:	f3bf 8f6f 	isb	sy
 8009262:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8009266:	f7ff f943 	bl	80084f0 <xTaskIncrementTick>
 800926a:	b118      	cbz	r0, 8009274 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800926c:	4b03      	ldr	r3, [pc, #12]	; (800927c <xPortSysTickHandler+0x28>)
 800926e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009272:	601a      	str	r2, [r3, #0]
	__asm volatile
 8009274:	2300      	movs	r3, #0
 8009276:	f383 8811 	msr	BASEPRI, r3
}
 800927a:	bd08      	pop	{r3, pc}
 800927c:	e000ed04 	.word	0xe000ed04

08009280 <vPortSetupTimerInterrupt>:
{
 8009280:	b430      	push	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009282:	4a09      	ldr	r2, [pc, #36]	; (80092a8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009284:	4d09      	ldr	r5, [pc, #36]	; (80092ac <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009286:	4b0a      	ldr	r3, [pc, #40]	; (80092b0 <vPortSetupTimerInterrupt+0x30>)
 8009288:	4c0a      	ldr	r4, [pc, #40]	; (80092b4 <vPortSetupTimerInterrupt+0x34>)
 800928a:	480b      	ldr	r0, [pc, #44]	; (80092b8 <vPortSetupTimerInterrupt+0x38>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800928c:	2100      	movs	r1, #0
 800928e:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009290:	6029      	str	r1, [r5, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	fba4 1303 	umull	r1, r3, r4, r3
 8009298:	099b      	lsrs	r3, r3, #6
 800929a:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800929c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800929e:	6003      	str	r3, [r0, #0]
}
 80092a0:	bc30      	pop	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80092a2:	6011      	str	r1, [r2, #0]
}
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop
 80092a8:	e000e010 	.word	0xe000e010
 80092ac:	e000e018 	.word	0xe000e018
 80092b0:	20000000 	.word	0x20000000
 80092b4:	10624dd3 	.word	0x10624dd3
 80092b8:	e000e014 	.word	0xe000e014

080092bc <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80092bc:	4b44      	ldr	r3, [pc, #272]	; (80093d0 <xPortStartScheduler+0x114>)
 80092be:	4a45      	ldr	r2, [pc, #276]	; (80093d4 <xPortStartScheduler+0x118>)
 80092c0:	6819      	ldr	r1, [r3, #0]
 80092c2:	4291      	cmp	r1, r2
 80092c4:	d040      	beq.n	8009348 <xPortStartScheduler+0x8c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	4b43      	ldr	r3, [pc, #268]	; (80093d8 <xPortStartScheduler+0x11c>)
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d033      	beq.n	8009336 <xPortStartScheduler+0x7a>
{
 80092ce:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092d0:	4b42      	ldr	r3, [pc, #264]	; (80093dc <xPortStartScheduler+0x120>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092d2:	4c43      	ldr	r4, [pc, #268]	; (80093e0 <xPortStartScheduler+0x124>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092d4:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092d6:	4943      	ldr	r1, [pc, #268]	; (80093e4 <xPortStartScheduler+0x128>)
{
 80092d8:	b085      	sub	sp, #20
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092da:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092dc:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092de:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092e0:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092ee:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092f2:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092f6:	2007      	movs	r0, #7
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092f8:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092fa:	0614      	lsls	r4, r2, #24
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092fc:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092fe:	bf48      	it	mi
 8009300:	2206      	movmi	r2, #6
 8009302:	d50f      	bpl.n	8009324 <xPortStartScheduler+0x68>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009304:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009310:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8009314:	0600      	lsls	r0, r0, #24
 8009316:	4613      	mov	r3, r2
 8009318:	f102 32ff 	add.w	r2, r2, #4294967295
 800931c:	d4f2      	bmi.n	8009304 <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800931e:	2b03      	cmp	r3, #3
 8009320:	d01b      	beq.n	800935a <xPortStartScheduler+0x9e>
 8009322:	600b      	str	r3, [r1, #0]
	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	e7fe      	b.n	8009334 <xPortStartScheduler+0x78>
 8009336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800933a:	f383 8811 	msr	BASEPRI, r3
 800933e:	f3bf 8f6f 	isb	sy
 8009342:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009346:	e7fe      	b.n	8009346 <xPortStartScheduler+0x8a>
 8009348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009358:	e7fe      	b.n	8009358 <xPortStartScheduler+0x9c>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800935a:	9a02      	ldr	r2, [sp, #8]
 800935c:	481f      	ldr	r0, [pc, #124]	; (80093dc <xPortStartScheduler+0x120>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800935e:	4b22      	ldr	r3, [pc, #136]	; (80093e8 <xPortStartScheduler+0x12c>)
	uxCriticalNesting = 0;
 8009360:	4c22      	ldr	r4, [pc, #136]	; (80093ec <xPortStartScheduler+0x130>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009362:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009364:	f44f 7540 	mov.w	r5, #768	; 0x300
 8009368:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800936a:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8009372:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800937a:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
 800937c:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 800937e:	f7ff ff7f 	bl	8009280 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8009382:	6025      	str	r5, [r4, #0]
	vPortEnableVFP();
 8009384:	f7ff feaa 	bl	80090dc <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009388:	4a19      	ldr	r2, [pc, #100]	; (80093f0 <xPortStartScheduler+0x134>)
 800938a:	6813      	ldr	r3, [r2, #0]
 800938c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009390:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8009392:	f7ff fe8f 	bl	80090b4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009396:	f7ff f8bb 	bl	8008510 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 800939a:	6823      	ldr	r3, [r4, #0]
volatile uint32_t ulDummy = 0;
 800939c:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 800939e:	3301      	adds	r3, #1
 80093a0:	d008      	beq.n	80093b4 <xPortStartScheduler+0xf8>
 80093a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a6:	f383 8811 	msr	BASEPRI, r3
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	e7fe      	b.n	80093b2 <xPortStartScheduler+0xf6>
 80093b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80093c4:	9b03      	ldr	r3, [sp, #12]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d0fc      	beq.n	80093c4 <xPortStartScheduler+0x108>
}
 80093ca:	2000      	movs	r0, #0
 80093cc:	b005      	add	sp, #20
 80093ce:	bd30      	pop	{r4, r5, pc}
 80093d0:	e000ed00 	.word	0xe000ed00
 80093d4:	410fc271 	.word	0x410fc271
 80093d8:	410fc270 	.word	0x410fc270
 80093dc:	e000e400 	.word	0xe000e400
 80093e0:	20001874 	.word	0x20001874
 80093e4:	20001878 	.word	0x20001878
 80093e8:	e000ed20 	.word	0xe000ed20
 80093ec:	20000008 	.word	0x20000008
 80093f0:	e000ef34 	.word	0xe000ef34

080093f4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80093f4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80093f8:	2b0f      	cmp	r3, #15
 80093fa:	d90e      	bls.n	800941a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80093fc:	4910      	ldr	r1, [pc, #64]	; (8009440 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80093fe:	4a11      	ldr	r2, [pc, #68]	; (8009444 <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009400:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009402:	7812      	ldrb	r2, [r2, #0]
 8009404:	429a      	cmp	r2, r3
 8009406:	d908      	bls.n	800941a <vPortValidateInterruptPriority+0x26>
 8009408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	e7fe      	b.n	8009418 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800941a:	4b0b      	ldr	r3, [pc, #44]	; (8009448 <vPortValidateInterruptPriority+0x54>)
 800941c:	4a0b      	ldr	r2, [pc, #44]	; (800944c <vPortValidateInterruptPriority+0x58>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	6812      	ldr	r2, [r2, #0]
 8009422:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009426:	4293      	cmp	r3, r2
 8009428:	d908      	bls.n	800943c <vPortValidateInterruptPriority+0x48>
 800942a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800942e:	f383 8811 	msr	BASEPRI, r3
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	e7fe      	b.n	800943a <vPortValidateInterruptPriority+0x46>
	}
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop
 8009440:	e000e3f0 	.word	0xe000e3f0
 8009444:	20001874 	.word	0x20001874
 8009448:	e000ed0c 	.word	0xe000ed0c
 800944c:	20001878 	.word	0x20001878

08009450 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009454:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8009456:	f7ff f82d 	bl	80084b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800945a:	4854      	ldr	r0, [pc, #336]	; (80095ac <pvPortMalloc+0x15c>)
 800945c:	6803      	ldr	r3, [r0, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d03c      	beq.n	80094dc <pvPortMalloc+0x8c>
 8009462:	4a53      	ldr	r2, [pc, #332]	; (80095b0 <pvPortMalloc+0x160>)
 8009464:	6815      	ldr	r5, [r2, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009466:	422e      	tst	r6, r5
 8009468:	d130      	bne.n	80094cc <pvPortMalloc+0x7c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800946a:	b37e      	cbz	r6, 80094cc <pvPortMalloc+0x7c>
			{
				xWantedSize += xHeapStructSize;
 800946c:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009470:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009472:	bf1c      	itt	ne
 8009474:	f024 0407 	bicne.w	r4, r4, #7
 8009478:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800947a:	b33c      	cbz	r4, 80094cc <pvPortMalloc+0x7c>
 800947c:	f8df c13c 	ldr.w	ip, [pc, #316]	; 80095bc <pvPortMalloc+0x16c>
 8009480:	f8dc 7000 	ldr.w	r7, [ip]
 8009484:	42a7      	cmp	r7, r4
 8009486:	d321      	bcc.n	80094cc <pvPortMalloc+0x7c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8009488:	4a4a      	ldr	r2, [pc, #296]	; (80095b4 <pvPortMalloc+0x164>)
 800948a:	6811      	ldr	r1, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800948c:	e003      	b.n	8009496 <pvPortMalloc+0x46>
 800948e:	680e      	ldr	r6, [r1, #0]
 8009490:	b126      	cbz	r6, 800949c <pvPortMalloc+0x4c>
 8009492:	460a      	mov	r2, r1
 8009494:	4631      	mov	r1, r6
 8009496:	6848      	ldr	r0, [r1, #4]
 8009498:	42a0      	cmp	r0, r4
 800949a:	d3f8      	bcc.n	800948e <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800949c:	4299      	cmp	r1, r3
 800949e:	d015      	beq.n	80094cc <pvPortMalloc+0x7c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80094a0:	460e      	mov	r6, r1
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80094a2:	eba0 0e04 	sub.w	lr, r0, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80094a6:	f856 8b08 	ldr.w	r8, [r6], #8
 80094aa:	f8c2 8000 	str.w	r8, [r2]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80094ae:	f1be 0f10 	cmp.w	lr, #16
 80094b2:	d950      	bls.n	8009556 <pvPortMalloc+0x106>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80094b4:	190a      	adds	r2, r1, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094b6:	0750      	lsls	r0, r2, #29
 80094b8:	d034      	beq.n	8009524 <pvPortMalloc+0xd4>
 80094ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094be:	f383 8811 	msr	BASEPRI, r3
 80094c2:	f3bf 8f6f 	isb	sy
 80094c6:	f3bf 8f4f 	dsb	sy
 80094ca:	e7fe      	b.n	80094ca <pvPortMalloc+0x7a>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80094cc:	f7fe fffa 	bl	80084c4 <xTaskResumeAll>
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80094d0:	2600      	movs	r6, #0
 80094d2:	f7f8 f9e5 	bl	80018a0 <vApplicationMallocFailedHook>
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 80094d6:	4630      	mov	r0, r6
 80094d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80094dc:	4b36      	ldr	r3, [pc, #216]	; (80095b8 <pvPortMalloc+0x168>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80094de:	4c35      	ldr	r4, [pc, #212]	; (80095b4 <pvPortMalloc+0x164>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094e0:	4d36      	ldr	r5, [pc, #216]	; (80095bc <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094e2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80095c0 <pvPortMalloc+0x170>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094e6:	075f      	lsls	r7, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80094e8:	bf14      	ite	ne
 80094ea:	1dda      	addne	r2, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094ec:	461a      	moveq	r2, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094ee:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
	uxAddress -= xHeapStructSize;
 80094f2:	f1a3 0308 	sub.w	r3, r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094f6:	f023 0307 	bic.w	r3, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094fa:	bf18      	it	ne
 80094fc:	f022 0207 	bicne.w	r2, r2, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009500:	6022      	str	r2, [r4, #0]
 8009502:	4611      	mov	r1, r2

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009504:	4f2a      	ldr	r7, [pc, #168]	; (80095b0 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 8009506:	6003      	str	r3, [r0, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009508:	1a9a      	subs	r2, r3, r2
	xStart.xBlockSize = ( size_t ) 0;
 800950a:	2000      	movs	r0, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800950c:	602a      	str	r2, [r5, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800950e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 8009512:	6060      	str	r0, [r4, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009514:	f8cc 2000 	str.w	r2, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 8009518:	e9c3 0000 	strd	r0, r0, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800951c:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800951e:	e9c1 3200 	strd	r3, r2, [r1]
}
 8009522:	e7a0      	b.n	8009466 <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009524:	4823      	ldr	r0, [pc, #140]	; (80095b4 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009526:	f8c2 e004 	str.w	lr, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 800952a:	604c      	str	r4, [r1, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800952c:	4686      	mov	lr, r0
 800952e:	6800      	ldr	r0, [r0, #0]
 8009530:	4282      	cmp	r2, r0
 8009532:	d8fb      	bhi.n	800952c <pvPortMalloc+0xdc>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009534:	f8de 4004 	ldr.w	r4, [lr, #4]
 8009538:	eb0e 0804 	add.w	r8, lr, r4
 800953c:	4542      	cmp	r2, r8
 800953e:	d027      	beq.n	8009590 <pvPortMalloc+0x140>
 8009540:	6854      	ldr	r4, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009542:	eb02 0804 	add.w	r8, r2, r4
 8009546:	4540      	cmp	r0, r8
 8009548:	d028      	beq.n	800959c <pvPortMalloc+0x14c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800954a:	6010      	str	r0, [r2, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800954c:	4596      	cmp	lr, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800954e:	6848      	ldr	r0, [r1, #4]
 8009550:	bf18      	it	ne
 8009552:	f8ce 2000 	strne.w	r2, [lr]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009556:	4c1a      	ldr	r4, [pc, #104]	; (80095c0 <pvPortMalloc+0x170>)
 8009558:	6822      	ldr	r2, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800955a:	1a3f      	subs	r7, r7, r0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800955c:	4297      	cmp	r7, r2
					xNumberOfSuccessfulAllocations++;
 800955e:	4a19      	ldr	r2, [pc, #100]	; (80095c4 <pvPortMalloc+0x174>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009560:	bf38      	it	cc
 8009562:	6027      	strcc	r7, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8009564:	6813      	ldr	r3, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009566:	f8cc 7000 	str.w	r7, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800956a:	4328      	orrs	r0, r5
					pxBlock->pxNextFreeBlock = NULL;
 800956c:	2400      	movs	r4, #0
					xNumberOfSuccessfulAllocations++;
 800956e:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009570:	6048      	str	r0, [r1, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009572:	600c      	str	r4, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 8009574:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8009576:	f7fe ffa5 	bl	80084c4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800957a:	0773      	lsls	r3, r6, #29
 800957c:	d0ab      	beq.n	80094d6 <pvPortMalloc+0x86>
 800957e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	e7fe      	b.n	800958e <pvPortMalloc+0x13e>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009590:	6852      	ldr	r2, [r2, #4]
 8009592:	4414      	add	r4, r2
 8009594:	f8ce 4004 	str.w	r4, [lr, #4]
		pxBlockToInsert = pxIterator;
 8009598:	4672      	mov	r2, lr
 800959a:	e7d2      	b.n	8009542 <pvPortMalloc+0xf2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800959c:	4298      	cmp	r0, r3
 800959e:	d0d4      	beq.n	800954a <pvPortMalloc+0xfa>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095a0:	e9d0 0300 	ldrd	r0, r3, [r0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095a4:	441c      	add	r4, r3
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095a6:	6010      	str	r0, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095a8:	6054      	str	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095aa:	e7cf      	b.n	800954c <pvPortMalloc+0xfc>
 80095ac:	2000187c 	.word	0x2000187c
 80095b0:	20009880 	.word	0x20009880
 80095b4:	20009894 	.word	0x20009894
 80095b8:	20001880 	.word	0x20001880
 80095bc:	20009884 	.word	0x20009884
 80095c0:	20009888 	.word	0x20009888
 80095c4:	2000988c 	.word	0x2000988c

080095c8 <vPortFree>:
	if( pv != NULL )
 80095c8:	b1e0      	cbz	r0, 8009604 <vPortFree+0x3c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80095ca:	4a29      	ldr	r2, [pc, #164]	; (8009670 <vPortFree+0xa8>)
{
 80095cc:	b538      	push	{r3, r4, r5, lr}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80095ce:	6812      	ldr	r2, [r2, #0]
 80095d0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80095d4:	4213      	tst	r3, r2
 80095d6:	4604      	mov	r4, r0
 80095d8:	d00b      	beq.n	80095f2 <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80095da:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80095de:	b191      	cbz	r1, 8009606 <vPortFree+0x3e>
 80095e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	e7fe      	b.n	80095f0 <vPortFree+0x28>
 80095f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009602:	e7fe      	b.n	8009602 <vPortFree+0x3a>
 8009604:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009606:	ea23 0302 	bic.w	r3, r3, r2
 800960a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800960e:	f7fe ff51 	bl	80084b4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009612:	4918      	ldr	r1, [pc, #96]	; (8009674 <vPortFree+0xac>)
 8009614:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8009618:	680b      	ldr	r3, [r1, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800961a:	4a17      	ldr	r2, [pc, #92]	; (8009678 <vPortFree+0xb0>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 800961c:	4403      	add	r3, r0
 800961e:	600b      	str	r3, [r1, #0]
		puc -= xHeapStructSize;
 8009620:	f1a4 0308 	sub.w	r3, r4, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009624:	4611      	mov	r1, r2
 8009626:	6812      	ldr	r2, [r2, #0]
 8009628:	4293      	cmp	r3, r2
 800962a:	d8fb      	bhi.n	8009624 <vPortFree+0x5c>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800962c:	684c      	ldr	r4, [r1, #4]
 800962e:	190d      	adds	r5, r1, r4
 8009630:	42ab      	cmp	r3, r5
 8009632:	d00e      	beq.n	8009652 <vPortFree+0x8a>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009634:	181c      	adds	r4, r3, r0
 8009636:	42a2      	cmp	r2, r4
 8009638:	d00f      	beq.n	800965a <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800963a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulFrees++;
 800963c:	4a0f      	ldr	r2, [pc, #60]	; (800967c <vPortFree+0xb4>)
	if( pxIterator != pxBlockToInsert )
 800963e:	4299      	cmp	r1, r3
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009640:	bf18      	it	ne
 8009642:	600b      	strne	r3, [r1, #0]
					xNumberOfSuccessfulFrees++;
 8009644:	6813      	ldr	r3, [r2, #0]
 8009646:	3301      	adds	r3, #1
 8009648:	6013      	str	r3, [r2, #0]
}
 800964a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 800964e:	f7fe bf39 	b.w	80084c4 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009652:	4420      	add	r0, r4
 8009654:	6048      	str	r0, [r1, #4]
		pxBlockToInsert = pxIterator;
 8009656:	460b      	mov	r3, r1
 8009658:	e7ec      	b.n	8009634 <vPortFree+0x6c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800965a:	4c09      	ldr	r4, [pc, #36]	; (8009680 <vPortFree+0xb8>)
 800965c:	6824      	ldr	r4, [r4, #0]
 800965e:	42a2      	cmp	r2, r4
 8009660:	d0eb      	beq.n	800963a <vPortFree+0x72>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009662:	e9d2 2400 	ldrd	r2, r4, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009666:	4420      	add	r0, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009668:	601a      	str	r2, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800966a:	6058      	str	r0, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800966c:	e7e6      	b.n	800963c <vPortFree+0x74>
 800966e:	bf00      	nop
 8009670:	20009880 	.word	0x20009880
 8009674:	20009884 	.word	0x20009884
 8009678:	20009894 	.word	0x20009894
 800967c:	20009890 	.word	0x20009890
 8009680:	2000187c 	.word	0x2000187c

08009684 <__errno>:
 8009684:	4b01      	ldr	r3, [pc, #4]	; (800968c <__errno+0x8>)
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	4770      	bx	lr
 800968a:	bf00      	nop
 800968c:	2000000c 	.word	0x2000000c

08009690 <__libc_init_array>:
 8009690:	b570      	push	{r4, r5, r6, lr}
 8009692:	4d0d      	ldr	r5, [pc, #52]	; (80096c8 <__libc_init_array+0x38>)
 8009694:	4c0d      	ldr	r4, [pc, #52]	; (80096cc <__libc_init_array+0x3c>)
 8009696:	1b64      	subs	r4, r4, r5
 8009698:	10a4      	asrs	r4, r4, #2
 800969a:	2600      	movs	r6, #0
 800969c:	42a6      	cmp	r6, r4
 800969e:	d109      	bne.n	80096b4 <__libc_init_array+0x24>
 80096a0:	4d0b      	ldr	r5, [pc, #44]	; (80096d0 <__libc_init_array+0x40>)
 80096a2:	4c0c      	ldr	r4, [pc, #48]	; (80096d4 <__libc_init_array+0x44>)
 80096a4:	f000 fffa 	bl	800a69c <_init>
 80096a8:	1b64      	subs	r4, r4, r5
 80096aa:	10a4      	asrs	r4, r4, #2
 80096ac:	2600      	movs	r6, #0
 80096ae:	42a6      	cmp	r6, r4
 80096b0:	d105      	bne.n	80096be <__libc_init_array+0x2e>
 80096b2:	bd70      	pop	{r4, r5, r6, pc}
 80096b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80096b8:	4798      	blx	r3
 80096ba:	3601      	adds	r6, #1
 80096bc:	e7ee      	b.n	800969c <__libc_init_array+0xc>
 80096be:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c2:	4798      	blx	r3
 80096c4:	3601      	adds	r6, #1
 80096c6:	e7f2      	b.n	80096ae <__libc_init_array+0x1e>
 80096c8:	0800aebc 	.word	0x0800aebc
 80096cc:	0800aebc 	.word	0x0800aebc
 80096d0:	0800aebc 	.word	0x0800aebc
 80096d4:	0800aec0 	.word	0x0800aec0

080096d8 <memcpy>:
 80096d8:	440a      	add	r2, r1
 80096da:	4291      	cmp	r1, r2
 80096dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80096e0:	d100      	bne.n	80096e4 <memcpy+0xc>
 80096e2:	4770      	bx	lr
 80096e4:	b510      	push	{r4, lr}
 80096e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096ee:	4291      	cmp	r1, r2
 80096f0:	d1f9      	bne.n	80096e6 <memcpy+0xe>
 80096f2:	bd10      	pop	{r4, pc}

080096f4 <memset>:
 80096f4:	4402      	add	r2, r0
 80096f6:	4603      	mov	r3, r0
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d100      	bne.n	80096fe <memset+0xa>
 80096fc:	4770      	bx	lr
 80096fe:	f803 1b01 	strb.w	r1, [r3], #1
 8009702:	e7f9      	b.n	80096f8 <memset+0x4>

08009704 <iprintf>:
 8009704:	b40f      	push	{r0, r1, r2, r3}
 8009706:	4b0a      	ldr	r3, [pc, #40]	; (8009730 <iprintf+0x2c>)
 8009708:	b513      	push	{r0, r1, r4, lr}
 800970a:	681c      	ldr	r4, [r3, #0]
 800970c:	b124      	cbz	r4, 8009718 <iprintf+0x14>
 800970e:	69a3      	ldr	r3, [r4, #24]
 8009710:	b913      	cbnz	r3, 8009718 <iprintf+0x14>
 8009712:	4620      	mov	r0, r4
 8009714:	f000 fa5e 	bl	8009bd4 <__sinit>
 8009718:	ab05      	add	r3, sp, #20
 800971a:	9a04      	ldr	r2, [sp, #16]
 800971c:	68a1      	ldr	r1, [r4, #8]
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	4620      	mov	r0, r4
 8009722:	f000 fc2f 	bl	8009f84 <_vfiprintf_r>
 8009726:	b002      	add	sp, #8
 8009728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800972c:	b004      	add	sp, #16
 800972e:	4770      	bx	lr
 8009730:	2000000c 	.word	0x2000000c

08009734 <_puts_r>:
 8009734:	b570      	push	{r4, r5, r6, lr}
 8009736:	460e      	mov	r6, r1
 8009738:	4605      	mov	r5, r0
 800973a:	b118      	cbz	r0, 8009744 <_puts_r+0x10>
 800973c:	6983      	ldr	r3, [r0, #24]
 800973e:	b90b      	cbnz	r3, 8009744 <_puts_r+0x10>
 8009740:	f000 fa48 	bl	8009bd4 <__sinit>
 8009744:	69ab      	ldr	r3, [r5, #24]
 8009746:	68ac      	ldr	r4, [r5, #8]
 8009748:	b913      	cbnz	r3, 8009750 <_puts_r+0x1c>
 800974a:	4628      	mov	r0, r5
 800974c:	f000 fa42 	bl	8009bd4 <__sinit>
 8009750:	4b2c      	ldr	r3, [pc, #176]	; (8009804 <_puts_r+0xd0>)
 8009752:	429c      	cmp	r4, r3
 8009754:	d120      	bne.n	8009798 <_puts_r+0x64>
 8009756:	686c      	ldr	r4, [r5, #4]
 8009758:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800975a:	07db      	lsls	r3, r3, #31
 800975c:	d405      	bmi.n	800976a <_puts_r+0x36>
 800975e:	89a3      	ldrh	r3, [r4, #12]
 8009760:	0598      	lsls	r0, r3, #22
 8009762:	d402      	bmi.n	800976a <_puts_r+0x36>
 8009764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009766:	f000 fad3 	bl	8009d10 <__retarget_lock_acquire_recursive>
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	0719      	lsls	r1, r3, #28
 800976e:	d51d      	bpl.n	80097ac <_puts_r+0x78>
 8009770:	6923      	ldr	r3, [r4, #16]
 8009772:	b1db      	cbz	r3, 80097ac <_puts_r+0x78>
 8009774:	3e01      	subs	r6, #1
 8009776:	68a3      	ldr	r3, [r4, #8]
 8009778:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800977c:	3b01      	subs	r3, #1
 800977e:	60a3      	str	r3, [r4, #8]
 8009780:	bb39      	cbnz	r1, 80097d2 <_puts_r+0x9e>
 8009782:	2b00      	cmp	r3, #0
 8009784:	da38      	bge.n	80097f8 <_puts_r+0xc4>
 8009786:	4622      	mov	r2, r4
 8009788:	210a      	movs	r1, #10
 800978a:	4628      	mov	r0, r5
 800978c:	f000 f848 	bl	8009820 <__swbuf_r>
 8009790:	3001      	adds	r0, #1
 8009792:	d011      	beq.n	80097b8 <_puts_r+0x84>
 8009794:	250a      	movs	r5, #10
 8009796:	e011      	b.n	80097bc <_puts_r+0x88>
 8009798:	4b1b      	ldr	r3, [pc, #108]	; (8009808 <_puts_r+0xd4>)
 800979a:	429c      	cmp	r4, r3
 800979c:	d101      	bne.n	80097a2 <_puts_r+0x6e>
 800979e:	68ac      	ldr	r4, [r5, #8]
 80097a0:	e7da      	b.n	8009758 <_puts_r+0x24>
 80097a2:	4b1a      	ldr	r3, [pc, #104]	; (800980c <_puts_r+0xd8>)
 80097a4:	429c      	cmp	r4, r3
 80097a6:	bf08      	it	eq
 80097a8:	68ec      	ldreq	r4, [r5, #12]
 80097aa:	e7d5      	b.n	8009758 <_puts_r+0x24>
 80097ac:	4621      	mov	r1, r4
 80097ae:	4628      	mov	r0, r5
 80097b0:	f000 f888 	bl	80098c4 <__swsetup_r>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	d0dd      	beq.n	8009774 <_puts_r+0x40>
 80097b8:	f04f 35ff 	mov.w	r5, #4294967295
 80097bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097be:	07da      	lsls	r2, r3, #31
 80097c0:	d405      	bmi.n	80097ce <_puts_r+0x9a>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	059b      	lsls	r3, r3, #22
 80097c6:	d402      	bmi.n	80097ce <_puts_r+0x9a>
 80097c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ca:	f000 faa2 	bl	8009d12 <__retarget_lock_release_recursive>
 80097ce:	4628      	mov	r0, r5
 80097d0:	bd70      	pop	{r4, r5, r6, pc}
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	da04      	bge.n	80097e0 <_puts_r+0xac>
 80097d6:	69a2      	ldr	r2, [r4, #24]
 80097d8:	429a      	cmp	r2, r3
 80097da:	dc06      	bgt.n	80097ea <_puts_r+0xb6>
 80097dc:	290a      	cmp	r1, #10
 80097de:	d004      	beq.n	80097ea <_puts_r+0xb6>
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	1c5a      	adds	r2, r3, #1
 80097e4:	6022      	str	r2, [r4, #0]
 80097e6:	7019      	strb	r1, [r3, #0]
 80097e8:	e7c5      	b.n	8009776 <_puts_r+0x42>
 80097ea:	4622      	mov	r2, r4
 80097ec:	4628      	mov	r0, r5
 80097ee:	f000 f817 	bl	8009820 <__swbuf_r>
 80097f2:	3001      	adds	r0, #1
 80097f4:	d1bf      	bne.n	8009776 <_puts_r+0x42>
 80097f6:	e7df      	b.n	80097b8 <_puts_r+0x84>
 80097f8:	6823      	ldr	r3, [r4, #0]
 80097fa:	250a      	movs	r5, #10
 80097fc:	1c5a      	adds	r2, r3, #1
 80097fe:	6022      	str	r2, [r4, #0]
 8009800:	701d      	strb	r5, [r3, #0]
 8009802:	e7db      	b.n	80097bc <_puts_r+0x88>
 8009804:	0800ae40 	.word	0x0800ae40
 8009808:	0800ae60 	.word	0x0800ae60
 800980c:	0800ae20 	.word	0x0800ae20

08009810 <puts>:
 8009810:	4b02      	ldr	r3, [pc, #8]	; (800981c <puts+0xc>)
 8009812:	4601      	mov	r1, r0
 8009814:	6818      	ldr	r0, [r3, #0]
 8009816:	f7ff bf8d 	b.w	8009734 <_puts_r>
 800981a:	bf00      	nop
 800981c:	2000000c 	.word	0x2000000c

08009820 <__swbuf_r>:
 8009820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009822:	460e      	mov	r6, r1
 8009824:	4614      	mov	r4, r2
 8009826:	4605      	mov	r5, r0
 8009828:	b118      	cbz	r0, 8009832 <__swbuf_r+0x12>
 800982a:	6983      	ldr	r3, [r0, #24]
 800982c:	b90b      	cbnz	r3, 8009832 <__swbuf_r+0x12>
 800982e:	f000 f9d1 	bl	8009bd4 <__sinit>
 8009832:	4b21      	ldr	r3, [pc, #132]	; (80098b8 <__swbuf_r+0x98>)
 8009834:	429c      	cmp	r4, r3
 8009836:	d12b      	bne.n	8009890 <__swbuf_r+0x70>
 8009838:	686c      	ldr	r4, [r5, #4]
 800983a:	69a3      	ldr	r3, [r4, #24]
 800983c:	60a3      	str	r3, [r4, #8]
 800983e:	89a3      	ldrh	r3, [r4, #12]
 8009840:	071a      	lsls	r2, r3, #28
 8009842:	d52f      	bpl.n	80098a4 <__swbuf_r+0x84>
 8009844:	6923      	ldr	r3, [r4, #16]
 8009846:	b36b      	cbz	r3, 80098a4 <__swbuf_r+0x84>
 8009848:	6923      	ldr	r3, [r4, #16]
 800984a:	6820      	ldr	r0, [r4, #0]
 800984c:	1ac0      	subs	r0, r0, r3
 800984e:	6963      	ldr	r3, [r4, #20]
 8009850:	b2f6      	uxtb	r6, r6
 8009852:	4283      	cmp	r3, r0
 8009854:	4637      	mov	r7, r6
 8009856:	dc04      	bgt.n	8009862 <__swbuf_r+0x42>
 8009858:	4621      	mov	r1, r4
 800985a:	4628      	mov	r0, r5
 800985c:	f000 f926 	bl	8009aac <_fflush_r>
 8009860:	bb30      	cbnz	r0, 80098b0 <__swbuf_r+0x90>
 8009862:	68a3      	ldr	r3, [r4, #8]
 8009864:	3b01      	subs	r3, #1
 8009866:	60a3      	str	r3, [r4, #8]
 8009868:	6823      	ldr	r3, [r4, #0]
 800986a:	1c5a      	adds	r2, r3, #1
 800986c:	6022      	str	r2, [r4, #0]
 800986e:	701e      	strb	r6, [r3, #0]
 8009870:	6963      	ldr	r3, [r4, #20]
 8009872:	3001      	adds	r0, #1
 8009874:	4283      	cmp	r3, r0
 8009876:	d004      	beq.n	8009882 <__swbuf_r+0x62>
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	07db      	lsls	r3, r3, #31
 800987c:	d506      	bpl.n	800988c <__swbuf_r+0x6c>
 800987e:	2e0a      	cmp	r6, #10
 8009880:	d104      	bne.n	800988c <__swbuf_r+0x6c>
 8009882:	4621      	mov	r1, r4
 8009884:	4628      	mov	r0, r5
 8009886:	f000 f911 	bl	8009aac <_fflush_r>
 800988a:	b988      	cbnz	r0, 80098b0 <__swbuf_r+0x90>
 800988c:	4638      	mov	r0, r7
 800988e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009890:	4b0a      	ldr	r3, [pc, #40]	; (80098bc <__swbuf_r+0x9c>)
 8009892:	429c      	cmp	r4, r3
 8009894:	d101      	bne.n	800989a <__swbuf_r+0x7a>
 8009896:	68ac      	ldr	r4, [r5, #8]
 8009898:	e7cf      	b.n	800983a <__swbuf_r+0x1a>
 800989a:	4b09      	ldr	r3, [pc, #36]	; (80098c0 <__swbuf_r+0xa0>)
 800989c:	429c      	cmp	r4, r3
 800989e:	bf08      	it	eq
 80098a0:	68ec      	ldreq	r4, [r5, #12]
 80098a2:	e7ca      	b.n	800983a <__swbuf_r+0x1a>
 80098a4:	4621      	mov	r1, r4
 80098a6:	4628      	mov	r0, r5
 80098a8:	f000 f80c 	bl	80098c4 <__swsetup_r>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	d0cb      	beq.n	8009848 <__swbuf_r+0x28>
 80098b0:	f04f 37ff 	mov.w	r7, #4294967295
 80098b4:	e7ea      	b.n	800988c <__swbuf_r+0x6c>
 80098b6:	bf00      	nop
 80098b8:	0800ae40 	.word	0x0800ae40
 80098bc:	0800ae60 	.word	0x0800ae60
 80098c0:	0800ae20 	.word	0x0800ae20

080098c4 <__swsetup_r>:
 80098c4:	4b32      	ldr	r3, [pc, #200]	; (8009990 <__swsetup_r+0xcc>)
 80098c6:	b570      	push	{r4, r5, r6, lr}
 80098c8:	681d      	ldr	r5, [r3, #0]
 80098ca:	4606      	mov	r6, r0
 80098cc:	460c      	mov	r4, r1
 80098ce:	b125      	cbz	r5, 80098da <__swsetup_r+0x16>
 80098d0:	69ab      	ldr	r3, [r5, #24]
 80098d2:	b913      	cbnz	r3, 80098da <__swsetup_r+0x16>
 80098d4:	4628      	mov	r0, r5
 80098d6:	f000 f97d 	bl	8009bd4 <__sinit>
 80098da:	4b2e      	ldr	r3, [pc, #184]	; (8009994 <__swsetup_r+0xd0>)
 80098dc:	429c      	cmp	r4, r3
 80098de:	d10f      	bne.n	8009900 <__swsetup_r+0x3c>
 80098e0:	686c      	ldr	r4, [r5, #4]
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098e8:	0719      	lsls	r1, r3, #28
 80098ea:	d42c      	bmi.n	8009946 <__swsetup_r+0x82>
 80098ec:	06dd      	lsls	r5, r3, #27
 80098ee:	d411      	bmi.n	8009914 <__swsetup_r+0x50>
 80098f0:	2309      	movs	r3, #9
 80098f2:	6033      	str	r3, [r6, #0]
 80098f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80098f8:	81a3      	strh	r3, [r4, #12]
 80098fa:	f04f 30ff 	mov.w	r0, #4294967295
 80098fe:	e03e      	b.n	800997e <__swsetup_r+0xba>
 8009900:	4b25      	ldr	r3, [pc, #148]	; (8009998 <__swsetup_r+0xd4>)
 8009902:	429c      	cmp	r4, r3
 8009904:	d101      	bne.n	800990a <__swsetup_r+0x46>
 8009906:	68ac      	ldr	r4, [r5, #8]
 8009908:	e7eb      	b.n	80098e2 <__swsetup_r+0x1e>
 800990a:	4b24      	ldr	r3, [pc, #144]	; (800999c <__swsetup_r+0xd8>)
 800990c:	429c      	cmp	r4, r3
 800990e:	bf08      	it	eq
 8009910:	68ec      	ldreq	r4, [r5, #12]
 8009912:	e7e6      	b.n	80098e2 <__swsetup_r+0x1e>
 8009914:	0758      	lsls	r0, r3, #29
 8009916:	d512      	bpl.n	800993e <__swsetup_r+0x7a>
 8009918:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800991a:	b141      	cbz	r1, 800992e <__swsetup_r+0x6a>
 800991c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009920:	4299      	cmp	r1, r3
 8009922:	d002      	beq.n	800992a <__swsetup_r+0x66>
 8009924:	4630      	mov	r0, r6
 8009926:	f000 fa59 	bl	8009ddc <_free_r>
 800992a:	2300      	movs	r3, #0
 800992c:	6363      	str	r3, [r4, #52]	; 0x34
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	2300      	movs	r3, #0
 8009938:	6063      	str	r3, [r4, #4]
 800993a:	6923      	ldr	r3, [r4, #16]
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	89a3      	ldrh	r3, [r4, #12]
 8009940:	f043 0308 	orr.w	r3, r3, #8
 8009944:	81a3      	strh	r3, [r4, #12]
 8009946:	6923      	ldr	r3, [r4, #16]
 8009948:	b94b      	cbnz	r3, 800995e <__swsetup_r+0x9a>
 800994a:	89a3      	ldrh	r3, [r4, #12]
 800994c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009954:	d003      	beq.n	800995e <__swsetup_r+0x9a>
 8009956:	4621      	mov	r1, r4
 8009958:	4630      	mov	r0, r6
 800995a:	f000 f9ff 	bl	8009d5c <__smakebuf_r>
 800995e:	89a0      	ldrh	r0, [r4, #12]
 8009960:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009964:	f010 0301 	ands.w	r3, r0, #1
 8009968:	d00a      	beq.n	8009980 <__swsetup_r+0xbc>
 800996a:	2300      	movs	r3, #0
 800996c:	60a3      	str	r3, [r4, #8]
 800996e:	6963      	ldr	r3, [r4, #20]
 8009970:	425b      	negs	r3, r3
 8009972:	61a3      	str	r3, [r4, #24]
 8009974:	6923      	ldr	r3, [r4, #16]
 8009976:	b943      	cbnz	r3, 800998a <__swsetup_r+0xc6>
 8009978:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800997c:	d1ba      	bne.n	80098f4 <__swsetup_r+0x30>
 800997e:	bd70      	pop	{r4, r5, r6, pc}
 8009980:	0781      	lsls	r1, r0, #30
 8009982:	bf58      	it	pl
 8009984:	6963      	ldrpl	r3, [r4, #20]
 8009986:	60a3      	str	r3, [r4, #8]
 8009988:	e7f4      	b.n	8009974 <__swsetup_r+0xb0>
 800998a:	2000      	movs	r0, #0
 800998c:	e7f7      	b.n	800997e <__swsetup_r+0xba>
 800998e:	bf00      	nop
 8009990:	2000000c 	.word	0x2000000c
 8009994:	0800ae40 	.word	0x0800ae40
 8009998:	0800ae60 	.word	0x0800ae60
 800999c:	0800ae20 	.word	0x0800ae20

080099a0 <__sflush_r>:
 80099a0:	898a      	ldrh	r2, [r1, #12]
 80099a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a6:	4605      	mov	r5, r0
 80099a8:	0710      	lsls	r0, r2, #28
 80099aa:	460c      	mov	r4, r1
 80099ac:	d458      	bmi.n	8009a60 <__sflush_r+0xc0>
 80099ae:	684b      	ldr	r3, [r1, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	dc05      	bgt.n	80099c0 <__sflush_r+0x20>
 80099b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	dc02      	bgt.n	80099c0 <__sflush_r+0x20>
 80099ba:	2000      	movs	r0, #0
 80099bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099c2:	2e00      	cmp	r6, #0
 80099c4:	d0f9      	beq.n	80099ba <__sflush_r+0x1a>
 80099c6:	2300      	movs	r3, #0
 80099c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80099cc:	682f      	ldr	r7, [r5, #0]
 80099ce:	602b      	str	r3, [r5, #0]
 80099d0:	d032      	beq.n	8009a38 <__sflush_r+0x98>
 80099d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	075a      	lsls	r2, r3, #29
 80099d8:	d505      	bpl.n	80099e6 <__sflush_r+0x46>
 80099da:	6863      	ldr	r3, [r4, #4]
 80099dc:	1ac0      	subs	r0, r0, r3
 80099de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099e0:	b10b      	cbz	r3, 80099e6 <__sflush_r+0x46>
 80099e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099e4:	1ac0      	subs	r0, r0, r3
 80099e6:	2300      	movs	r3, #0
 80099e8:	4602      	mov	r2, r0
 80099ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099ec:	6a21      	ldr	r1, [r4, #32]
 80099ee:	4628      	mov	r0, r5
 80099f0:	47b0      	blx	r6
 80099f2:	1c43      	adds	r3, r0, #1
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	d106      	bne.n	8009a06 <__sflush_r+0x66>
 80099f8:	6829      	ldr	r1, [r5, #0]
 80099fa:	291d      	cmp	r1, #29
 80099fc:	d82c      	bhi.n	8009a58 <__sflush_r+0xb8>
 80099fe:	4a2a      	ldr	r2, [pc, #168]	; (8009aa8 <__sflush_r+0x108>)
 8009a00:	40ca      	lsrs	r2, r1
 8009a02:	07d6      	lsls	r6, r2, #31
 8009a04:	d528      	bpl.n	8009a58 <__sflush_r+0xb8>
 8009a06:	2200      	movs	r2, #0
 8009a08:	6062      	str	r2, [r4, #4]
 8009a0a:	04d9      	lsls	r1, r3, #19
 8009a0c:	6922      	ldr	r2, [r4, #16]
 8009a0e:	6022      	str	r2, [r4, #0]
 8009a10:	d504      	bpl.n	8009a1c <__sflush_r+0x7c>
 8009a12:	1c42      	adds	r2, r0, #1
 8009a14:	d101      	bne.n	8009a1a <__sflush_r+0x7a>
 8009a16:	682b      	ldr	r3, [r5, #0]
 8009a18:	b903      	cbnz	r3, 8009a1c <__sflush_r+0x7c>
 8009a1a:	6560      	str	r0, [r4, #84]	; 0x54
 8009a1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a1e:	602f      	str	r7, [r5, #0]
 8009a20:	2900      	cmp	r1, #0
 8009a22:	d0ca      	beq.n	80099ba <__sflush_r+0x1a>
 8009a24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a28:	4299      	cmp	r1, r3
 8009a2a:	d002      	beq.n	8009a32 <__sflush_r+0x92>
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f000 f9d5 	bl	8009ddc <_free_r>
 8009a32:	2000      	movs	r0, #0
 8009a34:	6360      	str	r0, [r4, #52]	; 0x34
 8009a36:	e7c1      	b.n	80099bc <__sflush_r+0x1c>
 8009a38:	6a21      	ldr	r1, [r4, #32]
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	47b0      	blx	r6
 8009a40:	1c41      	adds	r1, r0, #1
 8009a42:	d1c7      	bne.n	80099d4 <__sflush_r+0x34>
 8009a44:	682b      	ldr	r3, [r5, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d0c4      	beq.n	80099d4 <__sflush_r+0x34>
 8009a4a:	2b1d      	cmp	r3, #29
 8009a4c:	d001      	beq.n	8009a52 <__sflush_r+0xb2>
 8009a4e:	2b16      	cmp	r3, #22
 8009a50:	d101      	bne.n	8009a56 <__sflush_r+0xb6>
 8009a52:	602f      	str	r7, [r5, #0]
 8009a54:	e7b1      	b.n	80099ba <__sflush_r+0x1a>
 8009a56:	89a3      	ldrh	r3, [r4, #12]
 8009a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a5c:	81a3      	strh	r3, [r4, #12]
 8009a5e:	e7ad      	b.n	80099bc <__sflush_r+0x1c>
 8009a60:	690f      	ldr	r7, [r1, #16]
 8009a62:	2f00      	cmp	r7, #0
 8009a64:	d0a9      	beq.n	80099ba <__sflush_r+0x1a>
 8009a66:	0793      	lsls	r3, r2, #30
 8009a68:	680e      	ldr	r6, [r1, #0]
 8009a6a:	bf08      	it	eq
 8009a6c:	694b      	ldreq	r3, [r1, #20]
 8009a6e:	600f      	str	r7, [r1, #0]
 8009a70:	bf18      	it	ne
 8009a72:	2300      	movne	r3, #0
 8009a74:	eba6 0807 	sub.w	r8, r6, r7
 8009a78:	608b      	str	r3, [r1, #8]
 8009a7a:	f1b8 0f00 	cmp.w	r8, #0
 8009a7e:	dd9c      	ble.n	80099ba <__sflush_r+0x1a>
 8009a80:	6a21      	ldr	r1, [r4, #32]
 8009a82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a84:	4643      	mov	r3, r8
 8009a86:	463a      	mov	r2, r7
 8009a88:	4628      	mov	r0, r5
 8009a8a:	47b0      	blx	r6
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	dc06      	bgt.n	8009a9e <__sflush_r+0xfe>
 8009a90:	89a3      	ldrh	r3, [r4, #12]
 8009a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a96:	81a3      	strh	r3, [r4, #12]
 8009a98:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9c:	e78e      	b.n	80099bc <__sflush_r+0x1c>
 8009a9e:	4407      	add	r7, r0
 8009aa0:	eba8 0800 	sub.w	r8, r8, r0
 8009aa4:	e7e9      	b.n	8009a7a <__sflush_r+0xda>
 8009aa6:	bf00      	nop
 8009aa8:	20400001 	.word	0x20400001

08009aac <_fflush_r>:
 8009aac:	b538      	push	{r3, r4, r5, lr}
 8009aae:	690b      	ldr	r3, [r1, #16]
 8009ab0:	4605      	mov	r5, r0
 8009ab2:	460c      	mov	r4, r1
 8009ab4:	b913      	cbnz	r3, 8009abc <_fflush_r+0x10>
 8009ab6:	2500      	movs	r5, #0
 8009ab8:	4628      	mov	r0, r5
 8009aba:	bd38      	pop	{r3, r4, r5, pc}
 8009abc:	b118      	cbz	r0, 8009ac6 <_fflush_r+0x1a>
 8009abe:	6983      	ldr	r3, [r0, #24]
 8009ac0:	b90b      	cbnz	r3, 8009ac6 <_fflush_r+0x1a>
 8009ac2:	f000 f887 	bl	8009bd4 <__sinit>
 8009ac6:	4b14      	ldr	r3, [pc, #80]	; (8009b18 <_fflush_r+0x6c>)
 8009ac8:	429c      	cmp	r4, r3
 8009aca:	d11b      	bne.n	8009b04 <_fflush_r+0x58>
 8009acc:	686c      	ldr	r4, [r5, #4]
 8009ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d0ef      	beq.n	8009ab6 <_fflush_r+0xa>
 8009ad6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009ad8:	07d0      	lsls	r0, r2, #31
 8009ada:	d404      	bmi.n	8009ae6 <_fflush_r+0x3a>
 8009adc:	0599      	lsls	r1, r3, #22
 8009ade:	d402      	bmi.n	8009ae6 <_fflush_r+0x3a>
 8009ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ae2:	f000 f915 	bl	8009d10 <__retarget_lock_acquire_recursive>
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	4621      	mov	r1, r4
 8009aea:	f7ff ff59 	bl	80099a0 <__sflush_r>
 8009aee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009af0:	07da      	lsls	r2, r3, #31
 8009af2:	4605      	mov	r5, r0
 8009af4:	d4e0      	bmi.n	8009ab8 <_fflush_r+0xc>
 8009af6:	89a3      	ldrh	r3, [r4, #12]
 8009af8:	059b      	lsls	r3, r3, #22
 8009afa:	d4dd      	bmi.n	8009ab8 <_fflush_r+0xc>
 8009afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009afe:	f000 f908 	bl	8009d12 <__retarget_lock_release_recursive>
 8009b02:	e7d9      	b.n	8009ab8 <_fflush_r+0xc>
 8009b04:	4b05      	ldr	r3, [pc, #20]	; (8009b1c <_fflush_r+0x70>)
 8009b06:	429c      	cmp	r4, r3
 8009b08:	d101      	bne.n	8009b0e <_fflush_r+0x62>
 8009b0a:	68ac      	ldr	r4, [r5, #8]
 8009b0c:	e7df      	b.n	8009ace <_fflush_r+0x22>
 8009b0e:	4b04      	ldr	r3, [pc, #16]	; (8009b20 <_fflush_r+0x74>)
 8009b10:	429c      	cmp	r4, r3
 8009b12:	bf08      	it	eq
 8009b14:	68ec      	ldreq	r4, [r5, #12]
 8009b16:	e7da      	b.n	8009ace <_fflush_r+0x22>
 8009b18:	0800ae40 	.word	0x0800ae40
 8009b1c:	0800ae60 	.word	0x0800ae60
 8009b20:	0800ae20 	.word	0x0800ae20

08009b24 <std>:
 8009b24:	2300      	movs	r3, #0
 8009b26:	b510      	push	{r4, lr}
 8009b28:	4604      	mov	r4, r0
 8009b2a:	e9c0 3300 	strd	r3, r3, [r0]
 8009b2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b32:	6083      	str	r3, [r0, #8]
 8009b34:	8181      	strh	r1, [r0, #12]
 8009b36:	6643      	str	r3, [r0, #100]	; 0x64
 8009b38:	81c2      	strh	r2, [r0, #14]
 8009b3a:	6183      	str	r3, [r0, #24]
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	2208      	movs	r2, #8
 8009b40:	305c      	adds	r0, #92	; 0x5c
 8009b42:	f7ff fdd7 	bl	80096f4 <memset>
 8009b46:	4b05      	ldr	r3, [pc, #20]	; (8009b5c <std+0x38>)
 8009b48:	6263      	str	r3, [r4, #36]	; 0x24
 8009b4a:	4b05      	ldr	r3, [pc, #20]	; (8009b60 <std+0x3c>)
 8009b4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b4e:	4b05      	ldr	r3, [pc, #20]	; (8009b64 <std+0x40>)
 8009b50:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b52:	4b05      	ldr	r3, [pc, #20]	; (8009b68 <std+0x44>)
 8009b54:	6224      	str	r4, [r4, #32]
 8009b56:	6323      	str	r3, [r4, #48]	; 0x30
 8009b58:	bd10      	pop	{r4, pc}
 8009b5a:	bf00      	nop
 8009b5c:	0800a52d 	.word	0x0800a52d
 8009b60:	0800a54f 	.word	0x0800a54f
 8009b64:	0800a587 	.word	0x0800a587
 8009b68:	0800a5ab 	.word	0x0800a5ab

08009b6c <_cleanup_r>:
 8009b6c:	4901      	ldr	r1, [pc, #4]	; (8009b74 <_cleanup_r+0x8>)
 8009b6e:	f000 b8af 	b.w	8009cd0 <_fwalk_reent>
 8009b72:	bf00      	nop
 8009b74:	08009aad 	.word	0x08009aad

08009b78 <__sfmoreglue>:
 8009b78:	b570      	push	{r4, r5, r6, lr}
 8009b7a:	1e4a      	subs	r2, r1, #1
 8009b7c:	2568      	movs	r5, #104	; 0x68
 8009b7e:	4355      	muls	r5, r2
 8009b80:	460e      	mov	r6, r1
 8009b82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009b86:	f000 f979 	bl	8009e7c <_malloc_r>
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	b140      	cbz	r0, 8009ba0 <__sfmoreglue+0x28>
 8009b8e:	2100      	movs	r1, #0
 8009b90:	e9c0 1600 	strd	r1, r6, [r0]
 8009b94:	300c      	adds	r0, #12
 8009b96:	60a0      	str	r0, [r4, #8]
 8009b98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b9c:	f7ff fdaa 	bl	80096f4 <memset>
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}

08009ba4 <__sfp_lock_acquire>:
 8009ba4:	4801      	ldr	r0, [pc, #4]	; (8009bac <__sfp_lock_acquire+0x8>)
 8009ba6:	f000 b8b3 	b.w	8009d10 <__retarget_lock_acquire_recursive>
 8009baa:	bf00      	nop
 8009bac:	20009ca4 	.word	0x20009ca4

08009bb0 <__sfp_lock_release>:
 8009bb0:	4801      	ldr	r0, [pc, #4]	; (8009bb8 <__sfp_lock_release+0x8>)
 8009bb2:	f000 b8ae 	b.w	8009d12 <__retarget_lock_release_recursive>
 8009bb6:	bf00      	nop
 8009bb8:	20009ca4 	.word	0x20009ca4

08009bbc <__sinit_lock_acquire>:
 8009bbc:	4801      	ldr	r0, [pc, #4]	; (8009bc4 <__sinit_lock_acquire+0x8>)
 8009bbe:	f000 b8a7 	b.w	8009d10 <__retarget_lock_acquire_recursive>
 8009bc2:	bf00      	nop
 8009bc4:	20009c9f 	.word	0x20009c9f

08009bc8 <__sinit_lock_release>:
 8009bc8:	4801      	ldr	r0, [pc, #4]	; (8009bd0 <__sinit_lock_release+0x8>)
 8009bca:	f000 b8a2 	b.w	8009d12 <__retarget_lock_release_recursive>
 8009bce:	bf00      	nop
 8009bd0:	20009c9f 	.word	0x20009c9f

08009bd4 <__sinit>:
 8009bd4:	b510      	push	{r4, lr}
 8009bd6:	4604      	mov	r4, r0
 8009bd8:	f7ff fff0 	bl	8009bbc <__sinit_lock_acquire>
 8009bdc:	69a3      	ldr	r3, [r4, #24]
 8009bde:	b11b      	cbz	r3, 8009be8 <__sinit+0x14>
 8009be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009be4:	f7ff bff0 	b.w	8009bc8 <__sinit_lock_release>
 8009be8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009bec:	6523      	str	r3, [r4, #80]	; 0x50
 8009bee:	4b13      	ldr	r3, [pc, #76]	; (8009c3c <__sinit+0x68>)
 8009bf0:	4a13      	ldr	r2, [pc, #76]	; (8009c40 <__sinit+0x6c>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	62a2      	str	r2, [r4, #40]	; 0x28
 8009bf6:	42a3      	cmp	r3, r4
 8009bf8:	bf04      	itt	eq
 8009bfa:	2301      	moveq	r3, #1
 8009bfc:	61a3      	streq	r3, [r4, #24]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f000 f820 	bl	8009c44 <__sfp>
 8009c04:	6060      	str	r0, [r4, #4]
 8009c06:	4620      	mov	r0, r4
 8009c08:	f000 f81c 	bl	8009c44 <__sfp>
 8009c0c:	60a0      	str	r0, [r4, #8]
 8009c0e:	4620      	mov	r0, r4
 8009c10:	f000 f818 	bl	8009c44 <__sfp>
 8009c14:	2200      	movs	r2, #0
 8009c16:	60e0      	str	r0, [r4, #12]
 8009c18:	2104      	movs	r1, #4
 8009c1a:	6860      	ldr	r0, [r4, #4]
 8009c1c:	f7ff ff82 	bl	8009b24 <std>
 8009c20:	68a0      	ldr	r0, [r4, #8]
 8009c22:	2201      	movs	r2, #1
 8009c24:	2109      	movs	r1, #9
 8009c26:	f7ff ff7d 	bl	8009b24 <std>
 8009c2a:	68e0      	ldr	r0, [r4, #12]
 8009c2c:	2202      	movs	r2, #2
 8009c2e:	2112      	movs	r1, #18
 8009c30:	f7ff ff78 	bl	8009b24 <std>
 8009c34:	2301      	movs	r3, #1
 8009c36:	61a3      	str	r3, [r4, #24]
 8009c38:	e7d2      	b.n	8009be0 <__sinit+0xc>
 8009c3a:	bf00      	nop
 8009c3c:	0800ae1c 	.word	0x0800ae1c
 8009c40:	08009b6d 	.word	0x08009b6d

08009c44 <__sfp>:
 8009c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c46:	4607      	mov	r7, r0
 8009c48:	f7ff ffac 	bl	8009ba4 <__sfp_lock_acquire>
 8009c4c:	4b1e      	ldr	r3, [pc, #120]	; (8009cc8 <__sfp+0x84>)
 8009c4e:	681e      	ldr	r6, [r3, #0]
 8009c50:	69b3      	ldr	r3, [r6, #24]
 8009c52:	b913      	cbnz	r3, 8009c5a <__sfp+0x16>
 8009c54:	4630      	mov	r0, r6
 8009c56:	f7ff ffbd 	bl	8009bd4 <__sinit>
 8009c5a:	3648      	adds	r6, #72	; 0x48
 8009c5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c60:	3b01      	subs	r3, #1
 8009c62:	d503      	bpl.n	8009c6c <__sfp+0x28>
 8009c64:	6833      	ldr	r3, [r6, #0]
 8009c66:	b30b      	cbz	r3, 8009cac <__sfp+0x68>
 8009c68:	6836      	ldr	r6, [r6, #0]
 8009c6a:	e7f7      	b.n	8009c5c <__sfp+0x18>
 8009c6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c70:	b9d5      	cbnz	r5, 8009ca8 <__sfp+0x64>
 8009c72:	4b16      	ldr	r3, [pc, #88]	; (8009ccc <__sfp+0x88>)
 8009c74:	60e3      	str	r3, [r4, #12]
 8009c76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c7a:	6665      	str	r5, [r4, #100]	; 0x64
 8009c7c:	f000 f847 	bl	8009d0e <__retarget_lock_init_recursive>
 8009c80:	f7ff ff96 	bl	8009bb0 <__sfp_lock_release>
 8009c84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009c88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009c8c:	6025      	str	r5, [r4, #0]
 8009c8e:	61a5      	str	r5, [r4, #24]
 8009c90:	2208      	movs	r2, #8
 8009c92:	4629      	mov	r1, r5
 8009c94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c98:	f7ff fd2c 	bl	80096f4 <memset>
 8009c9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ca0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ca8:	3468      	adds	r4, #104	; 0x68
 8009caa:	e7d9      	b.n	8009c60 <__sfp+0x1c>
 8009cac:	2104      	movs	r1, #4
 8009cae:	4638      	mov	r0, r7
 8009cb0:	f7ff ff62 	bl	8009b78 <__sfmoreglue>
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	6030      	str	r0, [r6, #0]
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d1d5      	bne.n	8009c68 <__sfp+0x24>
 8009cbc:	f7ff ff78 	bl	8009bb0 <__sfp_lock_release>
 8009cc0:	230c      	movs	r3, #12
 8009cc2:	603b      	str	r3, [r7, #0]
 8009cc4:	e7ee      	b.n	8009ca4 <__sfp+0x60>
 8009cc6:	bf00      	nop
 8009cc8:	0800ae1c 	.word	0x0800ae1c
 8009ccc:	ffff0001 	.word	0xffff0001

08009cd0 <_fwalk_reent>:
 8009cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cd4:	4606      	mov	r6, r0
 8009cd6:	4688      	mov	r8, r1
 8009cd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009cdc:	2700      	movs	r7, #0
 8009cde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ce2:	f1b9 0901 	subs.w	r9, r9, #1
 8009ce6:	d505      	bpl.n	8009cf4 <_fwalk_reent+0x24>
 8009ce8:	6824      	ldr	r4, [r4, #0]
 8009cea:	2c00      	cmp	r4, #0
 8009cec:	d1f7      	bne.n	8009cde <_fwalk_reent+0xe>
 8009cee:	4638      	mov	r0, r7
 8009cf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cf4:	89ab      	ldrh	r3, [r5, #12]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d907      	bls.n	8009d0a <_fwalk_reent+0x3a>
 8009cfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009cfe:	3301      	adds	r3, #1
 8009d00:	d003      	beq.n	8009d0a <_fwalk_reent+0x3a>
 8009d02:	4629      	mov	r1, r5
 8009d04:	4630      	mov	r0, r6
 8009d06:	47c0      	blx	r8
 8009d08:	4307      	orrs	r7, r0
 8009d0a:	3568      	adds	r5, #104	; 0x68
 8009d0c:	e7e9      	b.n	8009ce2 <_fwalk_reent+0x12>

08009d0e <__retarget_lock_init_recursive>:
 8009d0e:	4770      	bx	lr

08009d10 <__retarget_lock_acquire_recursive>:
 8009d10:	4770      	bx	lr

08009d12 <__retarget_lock_release_recursive>:
 8009d12:	4770      	bx	lr

08009d14 <__swhatbuf_r>:
 8009d14:	b570      	push	{r4, r5, r6, lr}
 8009d16:	460e      	mov	r6, r1
 8009d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d1c:	2900      	cmp	r1, #0
 8009d1e:	b096      	sub	sp, #88	; 0x58
 8009d20:	4614      	mov	r4, r2
 8009d22:	461d      	mov	r5, r3
 8009d24:	da07      	bge.n	8009d36 <__swhatbuf_r+0x22>
 8009d26:	2300      	movs	r3, #0
 8009d28:	602b      	str	r3, [r5, #0]
 8009d2a:	89b3      	ldrh	r3, [r6, #12]
 8009d2c:	061a      	lsls	r2, r3, #24
 8009d2e:	d410      	bmi.n	8009d52 <__swhatbuf_r+0x3e>
 8009d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d34:	e00e      	b.n	8009d54 <__swhatbuf_r+0x40>
 8009d36:	466a      	mov	r2, sp
 8009d38:	f000 fc5e 	bl	800a5f8 <_fstat_r>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	dbf2      	blt.n	8009d26 <__swhatbuf_r+0x12>
 8009d40:	9a01      	ldr	r2, [sp, #4]
 8009d42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d4a:	425a      	negs	r2, r3
 8009d4c:	415a      	adcs	r2, r3
 8009d4e:	602a      	str	r2, [r5, #0]
 8009d50:	e7ee      	b.n	8009d30 <__swhatbuf_r+0x1c>
 8009d52:	2340      	movs	r3, #64	; 0x40
 8009d54:	2000      	movs	r0, #0
 8009d56:	6023      	str	r3, [r4, #0]
 8009d58:	b016      	add	sp, #88	; 0x58
 8009d5a:	bd70      	pop	{r4, r5, r6, pc}

08009d5c <__smakebuf_r>:
 8009d5c:	898b      	ldrh	r3, [r1, #12]
 8009d5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d60:	079d      	lsls	r5, r3, #30
 8009d62:	4606      	mov	r6, r0
 8009d64:	460c      	mov	r4, r1
 8009d66:	d507      	bpl.n	8009d78 <__smakebuf_r+0x1c>
 8009d68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d6c:	6023      	str	r3, [r4, #0]
 8009d6e:	6123      	str	r3, [r4, #16]
 8009d70:	2301      	movs	r3, #1
 8009d72:	6163      	str	r3, [r4, #20]
 8009d74:	b002      	add	sp, #8
 8009d76:	bd70      	pop	{r4, r5, r6, pc}
 8009d78:	ab01      	add	r3, sp, #4
 8009d7a:	466a      	mov	r2, sp
 8009d7c:	f7ff ffca 	bl	8009d14 <__swhatbuf_r>
 8009d80:	9900      	ldr	r1, [sp, #0]
 8009d82:	4605      	mov	r5, r0
 8009d84:	4630      	mov	r0, r6
 8009d86:	f000 f879 	bl	8009e7c <_malloc_r>
 8009d8a:	b948      	cbnz	r0, 8009da0 <__smakebuf_r+0x44>
 8009d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d90:	059a      	lsls	r2, r3, #22
 8009d92:	d4ef      	bmi.n	8009d74 <__smakebuf_r+0x18>
 8009d94:	f023 0303 	bic.w	r3, r3, #3
 8009d98:	f043 0302 	orr.w	r3, r3, #2
 8009d9c:	81a3      	strh	r3, [r4, #12]
 8009d9e:	e7e3      	b.n	8009d68 <__smakebuf_r+0xc>
 8009da0:	4b0d      	ldr	r3, [pc, #52]	; (8009dd8 <__smakebuf_r+0x7c>)
 8009da2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009da4:	89a3      	ldrh	r3, [r4, #12]
 8009da6:	6020      	str	r0, [r4, #0]
 8009da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dac:	81a3      	strh	r3, [r4, #12]
 8009dae:	9b00      	ldr	r3, [sp, #0]
 8009db0:	6163      	str	r3, [r4, #20]
 8009db2:	9b01      	ldr	r3, [sp, #4]
 8009db4:	6120      	str	r0, [r4, #16]
 8009db6:	b15b      	cbz	r3, 8009dd0 <__smakebuf_r+0x74>
 8009db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f000 fc2d 	bl	800a61c <_isatty_r>
 8009dc2:	b128      	cbz	r0, 8009dd0 <__smakebuf_r+0x74>
 8009dc4:	89a3      	ldrh	r3, [r4, #12]
 8009dc6:	f023 0303 	bic.w	r3, r3, #3
 8009dca:	f043 0301 	orr.w	r3, r3, #1
 8009dce:	81a3      	strh	r3, [r4, #12]
 8009dd0:	89a0      	ldrh	r0, [r4, #12]
 8009dd2:	4305      	orrs	r5, r0
 8009dd4:	81a5      	strh	r5, [r4, #12]
 8009dd6:	e7cd      	b.n	8009d74 <__smakebuf_r+0x18>
 8009dd8:	08009b6d 	.word	0x08009b6d

08009ddc <_free_r>:
 8009ddc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dde:	2900      	cmp	r1, #0
 8009de0:	d048      	beq.n	8009e74 <_free_r+0x98>
 8009de2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009de6:	9001      	str	r0, [sp, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f1a1 0404 	sub.w	r4, r1, #4
 8009dee:	bfb8      	it	lt
 8009df0:	18e4      	addlt	r4, r4, r3
 8009df2:	f000 fc35 	bl	800a660 <__malloc_lock>
 8009df6:	4a20      	ldr	r2, [pc, #128]	; (8009e78 <_free_r+0x9c>)
 8009df8:	9801      	ldr	r0, [sp, #4]
 8009dfa:	6813      	ldr	r3, [r2, #0]
 8009dfc:	4615      	mov	r5, r2
 8009dfe:	b933      	cbnz	r3, 8009e0e <_free_r+0x32>
 8009e00:	6063      	str	r3, [r4, #4]
 8009e02:	6014      	str	r4, [r2, #0]
 8009e04:	b003      	add	sp, #12
 8009e06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e0a:	f000 bc2f 	b.w	800a66c <__malloc_unlock>
 8009e0e:	42a3      	cmp	r3, r4
 8009e10:	d90b      	bls.n	8009e2a <_free_r+0x4e>
 8009e12:	6821      	ldr	r1, [r4, #0]
 8009e14:	1862      	adds	r2, r4, r1
 8009e16:	4293      	cmp	r3, r2
 8009e18:	bf04      	itt	eq
 8009e1a:	681a      	ldreq	r2, [r3, #0]
 8009e1c:	685b      	ldreq	r3, [r3, #4]
 8009e1e:	6063      	str	r3, [r4, #4]
 8009e20:	bf04      	itt	eq
 8009e22:	1852      	addeq	r2, r2, r1
 8009e24:	6022      	streq	r2, [r4, #0]
 8009e26:	602c      	str	r4, [r5, #0]
 8009e28:	e7ec      	b.n	8009e04 <_free_r+0x28>
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	b10b      	cbz	r3, 8009e34 <_free_r+0x58>
 8009e30:	42a3      	cmp	r3, r4
 8009e32:	d9fa      	bls.n	8009e2a <_free_r+0x4e>
 8009e34:	6811      	ldr	r1, [r2, #0]
 8009e36:	1855      	adds	r5, r2, r1
 8009e38:	42a5      	cmp	r5, r4
 8009e3a:	d10b      	bne.n	8009e54 <_free_r+0x78>
 8009e3c:	6824      	ldr	r4, [r4, #0]
 8009e3e:	4421      	add	r1, r4
 8009e40:	1854      	adds	r4, r2, r1
 8009e42:	42a3      	cmp	r3, r4
 8009e44:	6011      	str	r1, [r2, #0]
 8009e46:	d1dd      	bne.n	8009e04 <_free_r+0x28>
 8009e48:	681c      	ldr	r4, [r3, #0]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	6053      	str	r3, [r2, #4]
 8009e4e:	4421      	add	r1, r4
 8009e50:	6011      	str	r1, [r2, #0]
 8009e52:	e7d7      	b.n	8009e04 <_free_r+0x28>
 8009e54:	d902      	bls.n	8009e5c <_free_r+0x80>
 8009e56:	230c      	movs	r3, #12
 8009e58:	6003      	str	r3, [r0, #0]
 8009e5a:	e7d3      	b.n	8009e04 <_free_r+0x28>
 8009e5c:	6825      	ldr	r5, [r4, #0]
 8009e5e:	1961      	adds	r1, r4, r5
 8009e60:	428b      	cmp	r3, r1
 8009e62:	bf04      	itt	eq
 8009e64:	6819      	ldreq	r1, [r3, #0]
 8009e66:	685b      	ldreq	r3, [r3, #4]
 8009e68:	6063      	str	r3, [r4, #4]
 8009e6a:	bf04      	itt	eq
 8009e6c:	1949      	addeq	r1, r1, r5
 8009e6e:	6021      	streq	r1, [r4, #0]
 8009e70:	6054      	str	r4, [r2, #4]
 8009e72:	e7c7      	b.n	8009e04 <_free_r+0x28>
 8009e74:	b003      	add	sp, #12
 8009e76:	bd30      	pop	{r4, r5, pc}
 8009e78:	2000989c 	.word	0x2000989c

08009e7c <_malloc_r>:
 8009e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7e:	1ccd      	adds	r5, r1, #3
 8009e80:	f025 0503 	bic.w	r5, r5, #3
 8009e84:	3508      	adds	r5, #8
 8009e86:	2d0c      	cmp	r5, #12
 8009e88:	bf38      	it	cc
 8009e8a:	250c      	movcc	r5, #12
 8009e8c:	2d00      	cmp	r5, #0
 8009e8e:	4606      	mov	r6, r0
 8009e90:	db01      	blt.n	8009e96 <_malloc_r+0x1a>
 8009e92:	42a9      	cmp	r1, r5
 8009e94:	d903      	bls.n	8009e9e <_malloc_r+0x22>
 8009e96:	230c      	movs	r3, #12
 8009e98:	6033      	str	r3, [r6, #0]
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e9e:	f000 fbdf 	bl	800a660 <__malloc_lock>
 8009ea2:	4921      	ldr	r1, [pc, #132]	; (8009f28 <_malloc_r+0xac>)
 8009ea4:	680a      	ldr	r2, [r1, #0]
 8009ea6:	4614      	mov	r4, r2
 8009ea8:	b99c      	cbnz	r4, 8009ed2 <_malloc_r+0x56>
 8009eaa:	4f20      	ldr	r7, [pc, #128]	; (8009f2c <_malloc_r+0xb0>)
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	b923      	cbnz	r3, 8009eba <_malloc_r+0x3e>
 8009eb0:	4621      	mov	r1, r4
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f000 fb2a 	bl	800a50c <_sbrk_r>
 8009eb8:	6038      	str	r0, [r7, #0]
 8009eba:	4629      	mov	r1, r5
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	f000 fb25 	bl	800a50c <_sbrk_r>
 8009ec2:	1c43      	adds	r3, r0, #1
 8009ec4:	d123      	bne.n	8009f0e <_malloc_r+0x92>
 8009ec6:	230c      	movs	r3, #12
 8009ec8:	6033      	str	r3, [r6, #0]
 8009eca:	4630      	mov	r0, r6
 8009ecc:	f000 fbce 	bl	800a66c <__malloc_unlock>
 8009ed0:	e7e3      	b.n	8009e9a <_malloc_r+0x1e>
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	1b5b      	subs	r3, r3, r5
 8009ed6:	d417      	bmi.n	8009f08 <_malloc_r+0x8c>
 8009ed8:	2b0b      	cmp	r3, #11
 8009eda:	d903      	bls.n	8009ee4 <_malloc_r+0x68>
 8009edc:	6023      	str	r3, [r4, #0]
 8009ede:	441c      	add	r4, r3
 8009ee0:	6025      	str	r5, [r4, #0]
 8009ee2:	e004      	b.n	8009eee <_malloc_r+0x72>
 8009ee4:	6863      	ldr	r3, [r4, #4]
 8009ee6:	42a2      	cmp	r2, r4
 8009ee8:	bf0c      	ite	eq
 8009eea:	600b      	streq	r3, [r1, #0]
 8009eec:	6053      	strne	r3, [r2, #4]
 8009eee:	4630      	mov	r0, r6
 8009ef0:	f000 fbbc 	bl	800a66c <__malloc_unlock>
 8009ef4:	f104 000b 	add.w	r0, r4, #11
 8009ef8:	1d23      	adds	r3, r4, #4
 8009efa:	f020 0007 	bic.w	r0, r0, #7
 8009efe:	1ac2      	subs	r2, r0, r3
 8009f00:	d0cc      	beq.n	8009e9c <_malloc_r+0x20>
 8009f02:	1a1b      	subs	r3, r3, r0
 8009f04:	50a3      	str	r3, [r4, r2]
 8009f06:	e7c9      	b.n	8009e9c <_malloc_r+0x20>
 8009f08:	4622      	mov	r2, r4
 8009f0a:	6864      	ldr	r4, [r4, #4]
 8009f0c:	e7cc      	b.n	8009ea8 <_malloc_r+0x2c>
 8009f0e:	1cc4      	adds	r4, r0, #3
 8009f10:	f024 0403 	bic.w	r4, r4, #3
 8009f14:	42a0      	cmp	r0, r4
 8009f16:	d0e3      	beq.n	8009ee0 <_malloc_r+0x64>
 8009f18:	1a21      	subs	r1, r4, r0
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	f000 faf6 	bl	800a50c <_sbrk_r>
 8009f20:	3001      	adds	r0, #1
 8009f22:	d1dd      	bne.n	8009ee0 <_malloc_r+0x64>
 8009f24:	e7cf      	b.n	8009ec6 <_malloc_r+0x4a>
 8009f26:	bf00      	nop
 8009f28:	2000989c 	.word	0x2000989c
 8009f2c:	200098a0 	.word	0x200098a0

08009f30 <__sfputc_r>:
 8009f30:	6893      	ldr	r3, [r2, #8]
 8009f32:	3b01      	subs	r3, #1
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	b410      	push	{r4}
 8009f38:	6093      	str	r3, [r2, #8]
 8009f3a:	da08      	bge.n	8009f4e <__sfputc_r+0x1e>
 8009f3c:	6994      	ldr	r4, [r2, #24]
 8009f3e:	42a3      	cmp	r3, r4
 8009f40:	db01      	blt.n	8009f46 <__sfputc_r+0x16>
 8009f42:	290a      	cmp	r1, #10
 8009f44:	d103      	bne.n	8009f4e <__sfputc_r+0x1e>
 8009f46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f4a:	f7ff bc69 	b.w	8009820 <__swbuf_r>
 8009f4e:	6813      	ldr	r3, [r2, #0]
 8009f50:	1c58      	adds	r0, r3, #1
 8009f52:	6010      	str	r0, [r2, #0]
 8009f54:	7019      	strb	r1, [r3, #0]
 8009f56:	4608      	mov	r0, r1
 8009f58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f5c:	4770      	bx	lr

08009f5e <__sfputs_r>:
 8009f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f60:	4606      	mov	r6, r0
 8009f62:	460f      	mov	r7, r1
 8009f64:	4614      	mov	r4, r2
 8009f66:	18d5      	adds	r5, r2, r3
 8009f68:	42ac      	cmp	r4, r5
 8009f6a:	d101      	bne.n	8009f70 <__sfputs_r+0x12>
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	e007      	b.n	8009f80 <__sfputs_r+0x22>
 8009f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f74:	463a      	mov	r2, r7
 8009f76:	4630      	mov	r0, r6
 8009f78:	f7ff ffda 	bl	8009f30 <__sfputc_r>
 8009f7c:	1c43      	adds	r3, r0, #1
 8009f7e:	d1f3      	bne.n	8009f68 <__sfputs_r+0xa>
 8009f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f84 <_vfiprintf_r>:
 8009f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f88:	460d      	mov	r5, r1
 8009f8a:	b09d      	sub	sp, #116	; 0x74
 8009f8c:	4614      	mov	r4, r2
 8009f8e:	4698      	mov	r8, r3
 8009f90:	4606      	mov	r6, r0
 8009f92:	b118      	cbz	r0, 8009f9c <_vfiprintf_r+0x18>
 8009f94:	6983      	ldr	r3, [r0, #24]
 8009f96:	b90b      	cbnz	r3, 8009f9c <_vfiprintf_r+0x18>
 8009f98:	f7ff fe1c 	bl	8009bd4 <__sinit>
 8009f9c:	4b89      	ldr	r3, [pc, #548]	; (800a1c4 <_vfiprintf_r+0x240>)
 8009f9e:	429d      	cmp	r5, r3
 8009fa0:	d11b      	bne.n	8009fda <_vfiprintf_r+0x56>
 8009fa2:	6875      	ldr	r5, [r6, #4]
 8009fa4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fa6:	07d9      	lsls	r1, r3, #31
 8009fa8:	d405      	bmi.n	8009fb6 <_vfiprintf_r+0x32>
 8009faa:	89ab      	ldrh	r3, [r5, #12]
 8009fac:	059a      	lsls	r2, r3, #22
 8009fae:	d402      	bmi.n	8009fb6 <_vfiprintf_r+0x32>
 8009fb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fb2:	f7ff fead 	bl	8009d10 <__retarget_lock_acquire_recursive>
 8009fb6:	89ab      	ldrh	r3, [r5, #12]
 8009fb8:	071b      	lsls	r3, r3, #28
 8009fba:	d501      	bpl.n	8009fc0 <_vfiprintf_r+0x3c>
 8009fbc:	692b      	ldr	r3, [r5, #16]
 8009fbe:	b9eb      	cbnz	r3, 8009ffc <_vfiprintf_r+0x78>
 8009fc0:	4629      	mov	r1, r5
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	f7ff fc7e 	bl	80098c4 <__swsetup_r>
 8009fc8:	b1c0      	cbz	r0, 8009ffc <_vfiprintf_r+0x78>
 8009fca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fcc:	07dc      	lsls	r4, r3, #31
 8009fce:	d50e      	bpl.n	8009fee <_vfiprintf_r+0x6a>
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd4:	b01d      	add	sp, #116	; 0x74
 8009fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fda:	4b7b      	ldr	r3, [pc, #492]	; (800a1c8 <_vfiprintf_r+0x244>)
 8009fdc:	429d      	cmp	r5, r3
 8009fde:	d101      	bne.n	8009fe4 <_vfiprintf_r+0x60>
 8009fe0:	68b5      	ldr	r5, [r6, #8]
 8009fe2:	e7df      	b.n	8009fa4 <_vfiprintf_r+0x20>
 8009fe4:	4b79      	ldr	r3, [pc, #484]	; (800a1cc <_vfiprintf_r+0x248>)
 8009fe6:	429d      	cmp	r5, r3
 8009fe8:	bf08      	it	eq
 8009fea:	68f5      	ldreq	r5, [r6, #12]
 8009fec:	e7da      	b.n	8009fa4 <_vfiprintf_r+0x20>
 8009fee:	89ab      	ldrh	r3, [r5, #12]
 8009ff0:	0598      	lsls	r0, r3, #22
 8009ff2:	d4ed      	bmi.n	8009fd0 <_vfiprintf_r+0x4c>
 8009ff4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ff6:	f7ff fe8c 	bl	8009d12 <__retarget_lock_release_recursive>
 8009ffa:	e7e9      	b.n	8009fd0 <_vfiprintf_r+0x4c>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9309      	str	r3, [sp, #36]	; 0x24
 800a000:	2320      	movs	r3, #32
 800a002:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a006:	f8cd 800c 	str.w	r8, [sp, #12]
 800a00a:	2330      	movs	r3, #48	; 0x30
 800a00c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a1d0 <_vfiprintf_r+0x24c>
 800a010:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a014:	f04f 0901 	mov.w	r9, #1
 800a018:	4623      	mov	r3, r4
 800a01a:	469a      	mov	sl, r3
 800a01c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a020:	b10a      	cbz	r2, 800a026 <_vfiprintf_r+0xa2>
 800a022:	2a25      	cmp	r2, #37	; 0x25
 800a024:	d1f9      	bne.n	800a01a <_vfiprintf_r+0x96>
 800a026:	ebba 0b04 	subs.w	fp, sl, r4
 800a02a:	d00b      	beq.n	800a044 <_vfiprintf_r+0xc0>
 800a02c:	465b      	mov	r3, fp
 800a02e:	4622      	mov	r2, r4
 800a030:	4629      	mov	r1, r5
 800a032:	4630      	mov	r0, r6
 800a034:	f7ff ff93 	bl	8009f5e <__sfputs_r>
 800a038:	3001      	adds	r0, #1
 800a03a:	f000 80aa 	beq.w	800a192 <_vfiprintf_r+0x20e>
 800a03e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a040:	445a      	add	r2, fp
 800a042:	9209      	str	r2, [sp, #36]	; 0x24
 800a044:	f89a 3000 	ldrb.w	r3, [sl]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f000 80a2 	beq.w	800a192 <_vfiprintf_r+0x20e>
 800a04e:	2300      	movs	r3, #0
 800a050:	f04f 32ff 	mov.w	r2, #4294967295
 800a054:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a058:	f10a 0a01 	add.w	sl, sl, #1
 800a05c:	9304      	str	r3, [sp, #16]
 800a05e:	9307      	str	r3, [sp, #28]
 800a060:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a064:	931a      	str	r3, [sp, #104]	; 0x68
 800a066:	4654      	mov	r4, sl
 800a068:	2205      	movs	r2, #5
 800a06a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a06e:	4858      	ldr	r0, [pc, #352]	; (800a1d0 <_vfiprintf_r+0x24c>)
 800a070:	f7f6 f8b6 	bl	80001e0 <memchr>
 800a074:	9a04      	ldr	r2, [sp, #16]
 800a076:	b9d8      	cbnz	r0, 800a0b0 <_vfiprintf_r+0x12c>
 800a078:	06d1      	lsls	r1, r2, #27
 800a07a:	bf44      	itt	mi
 800a07c:	2320      	movmi	r3, #32
 800a07e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a082:	0713      	lsls	r3, r2, #28
 800a084:	bf44      	itt	mi
 800a086:	232b      	movmi	r3, #43	; 0x2b
 800a088:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a08c:	f89a 3000 	ldrb.w	r3, [sl]
 800a090:	2b2a      	cmp	r3, #42	; 0x2a
 800a092:	d015      	beq.n	800a0c0 <_vfiprintf_r+0x13c>
 800a094:	9a07      	ldr	r2, [sp, #28]
 800a096:	4654      	mov	r4, sl
 800a098:	2000      	movs	r0, #0
 800a09a:	f04f 0c0a 	mov.w	ip, #10
 800a09e:	4621      	mov	r1, r4
 800a0a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0a4:	3b30      	subs	r3, #48	; 0x30
 800a0a6:	2b09      	cmp	r3, #9
 800a0a8:	d94e      	bls.n	800a148 <_vfiprintf_r+0x1c4>
 800a0aa:	b1b0      	cbz	r0, 800a0da <_vfiprintf_r+0x156>
 800a0ac:	9207      	str	r2, [sp, #28]
 800a0ae:	e014      	b.n	800a0da <_vfiprintf_r+0x156>
 800a0b0:	eba0 0308 	sub.w	r3, r0, r8
 800a0b4:	fa09 f303 	lsl.w	r3, r9, r3
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	9304      	str	r3, [sp, #16]
 800a0bc:	46a2      	mov	sl, r4
 800a0be:	e7d2      	b.n	800a066 <_vfiprintf_r+0xe2>
 800a0c0:	9b03      	ldr	r3, [sp, #12]
 800a0c2:	1d19      	adds	r1, r3, #4
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	9103      	str	r1, [sp, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	bfbb      	ittet	lt
 800a0cc:	425b      	neglt	r3, r3
 800a0ce:	f042 0202 	orrlt.w	r2, r2, #2
 800a0d2:	9307      	strge	r3, [sp, #28]
 800a0d4:	9307      	strlt	r3, [sp, #28]
 800a0d6:	bfb8      	it	lt
 800a0d8:	9204      	strlt	r2, [sp, #16]
 800a0da:	7823      	ldrb	r3, [r4, #0]
 800a0dc:	2b2e      	cmp	r3, #46	; 0x2e
 800a0de:	d10c      	bne.n	800a0fa <_vfiprintf_r+0x176>
 800a0e0:	7863      	ldrb	r3, [r4, #1]
 800a0e2:	2b2a      	cmp	r3, #42	; 0x2a
 800a0e4:	d135      	bne.n	800a152 <_vfiprintf_r+0x1ce>
 800a0e6:	9b03      	ldr	r3, [sp, #12]
 800a0e8:	1d1a      	adds	r2, r3, #4
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	9203      	str	r2, [sp, #12]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	bfb8      	it	lt
 800a0f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0f6:	3402      	adds	r4, #2
 800a0f8:	9305      	str	r3, [sp, #20]
 800a0fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a1e0 <_vfiprintf_r+0x25c>
 800a0fe:	7821      	ldrb	r1, [r4, #0]
 800a100:	2203      	movs	r2, #3
 800a102:	4650      	mov	r0, sl
 800a104:	f7f6 f86c 	bl	80001e0 <memchr>
 800a108:	b140      	cbz	r0, 800a11c <_vfiprintf_r+0x198>
 800a10a:	2340      	movs	r3, #64	; 0x40
 800a10c:	eba0 000a 	sub.w	r0, r0, sl
 800a110:	fa03 f000 	lsl.w	r0, r3, r0
 800a114:	9b04      	ldr	r3, [sp, #16]
 800a116:	4303      	orrs	r3, r0
 800a118:	3401      	adds	r4, #1
 800a11a:	9304      	str	r3, [sp, #16]
 800a11c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a120:	482c      	ldr	r0, [pc, #176]	; (800a1d4 <_vfiprintf_r+0x250>)
 800a122:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a126:	2206      	movs	r2, #6
 800a128:	f7f6 f85a 	bl	80001e0 <memchr>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	d03f      	beq.n	800a1b0 <_vfiprintf_r+0x22c>
 800a130:	4b29      	ldr	r3, [pc, #164]	; (800a1d8 <_vfiprintf_r+0x254>)
 800a132:	bb1b      	cbnz	r3, 800a17c <_vfiprintf_r+0x1f8>
 800a134:	9b03      	ldr	r3, [sp, #12]
 800a136:	3307      	adds	r3, #7
 800a138:	f023 0307 	bic.w	r3, r3, #7
 800a13c:	3308      	adds	r3, #8
 800a13e:	9303      	str	r3, [sp, #12]
 800a140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a142:	443b      	add	r3, r7
 800a144:	9309      	str	r3, [sp, #36]	; 0x24
 800a146:	e767      	b.n	800a018 <_vfiprintf_r+0x94>
 800a148:	fb0c 3202 	mla	r2, ip, r2, r3
 800a14c:	460c      	mov	r4, r1
 800a14e:	2001      	movs	r0, #1
 800a150:	e7a5      	b.n	800a09e <_vfiprintf_r+0x11a>
 800a152:	2300      	movs	r3, #0
 800a154:	3401      	adds	r4, #1
 800a156:	9305      	str	r3, [sp, #20]
 800a158:	4619      	mov	r1, r3
 800a15a:	f04f 0c0a 	mov.w	ip, #10
 800a15e:	4620      	mov	r0, r4
 800a160:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a164:	3a30      	subs	r2, #48	; 0x30
 800a166:	2a09      	cmp	r2, #9
 800a168:	d903      	bls.n	800a172 <_vfiprintf_r+0x1ee>
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d0c5      	beq.n	800a0fa <_vfiprintf_r+0x176>
 800a16e:	9105      	str	r1, [sp, #20]
 800a170:	e7c3      	b.n	800a0fa <_vfiprintf_r+0x176>
 800a172:	fb0c 2101 	mla	r1, ip, r1, r2
 800a176:	4604      	mov	r4, r0
 800a178:	2301      	movs	r3, #1
 800a17a:	e7f0      	b.n	800a15e <_vfiprintf_r+0x1da>
 800a17c:	ab03      	add	r3, sp, #12
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	462a      	mov	r2, r5
 800a182:	4b16      	ldr	r3, [pc, #88]	; (800a1dc <_vfiprintf_r+0x258>)
 800a184:	a904      	add	r1, sp, #16
 800a186:	4630      	mov	r0, r6
 800a188:	f3af 8000 	nop.w
 800a18c:	4607      	mov	r7, r0
 800a18e:	1c78      	adds	r0, r7, #1
 800a190:	d1d6      	bne.n	800a140 <_vfiprintf_r+0x1bc>
 800a192:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a194:	07d9      	lsls	r1, r3, #31
 800a196:	d405      	bmi.n	800a1a4 <_vfiprintf_r+0x220>
 800a198:	89ab      	ldrh	r3, [r5, #12]
 800a19a:	059a      	lsls	r2, r3, #22
 800a19c:	d402      	bmi.n	800a1a4 <_vfiprintf_r+0x220>
 800a19e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1a0:	f7ff fdb7 	bl	8009d12 <__retarget_lock_release_recursive>
 800a1a4:	89ab      	ldrh	r3, [r5, #12]
 800a1a6:	065b      	lsls	r3, r3, #25
 800a1a8:	f53f af12 	bmi.w	8009fd0 <_vfiprintf_r+0x4c>
 800a1ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1ae:	e711      	b.n	8009fd4 <_vfiprintf_r+0x50>
 800a1b0:	ab03      	add	r3, sp, #12
 800a1b2:	9300      	str	r3, [sp, #0]
 800a1b4:	462a      	mov	r2, r5
 800a1b6:	4b09      	ldr	r3, [pc, #36]	; (800a1dc <_vfiprintf_r+0x258>)
 800a1b8:	a904      	add	r1, sp, #16
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	f000 f880 	bl	800a2c0 <_printf_i>
 800a1c0:	e7e4      	b.n	800a18c <_vfiprintf_r+0x208>
 800a1c2:	bf00      	nop
 800a1c4:	0800ae40 	.word	0x0800ae40
 800a1c8:	0800ae60 	.word	0x0800ae60
 800a1cc:	0800ae20 	.word	0x0800ae20
 800a1d0:	0800ae80 	.word	0x0800ae80
 800a1d4:	0800ae8a 	.word	0x0800ae8a
 800a1d8:	00000000 	.word	0x00000000
 800a1dc:	08009f5f 	.word	0x08009f5f
 800a1e0:	0800ae86 	.word	0x0800ae86

0800a1e4 <_printf_common>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	4616      	mov	r6, r2
 800a1ea:	4699      	mov	r9, r3
 800a1ec:	688a      	ldr	r2, [r1, #8]
 800a1ee:	690b      	ldr	r3, [r1, #16]
 800a1f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	bfb8      	it	lt
 800a1f8:	4613      	movlt	r3, r2
 800a1fa:	6033      	str	r3, [r6, #0]
 800a1fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a200:	4607      	mov	r7, r0
 800a202:	460c      	mov	r4, r1
 800a204:	b10a      	cbz	r2, 800a20a <_printf_common+0x26>
 800a206:	3301      	adds	r3, #1
 800a208:	6033      	str	r3, [r6, #0]
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	0699      	lsls	r1, r3, #26
 800a20e:	bf42      	ittt	mi
 800a210:	6833      	ldrmi	r3, [r6, #0]
 800a212:	3302      	addmi	r3, #2
 800a214:	6033      	strmi	r3, [r6, #0]
 800a216:	6825      	ldr	r5, [r4, #0]
 800a218:	f015 0506 	ands.w	r5, r5, #6
 800a21c:	d106      	bne.n	800a22c <_printf_common+0x48>
 800a21e:	f104 0a19 	add.w	sl, r4, #25
 800a222:	68e3      	ldr	r3, [r4, #12]
 800a224:	6832      	ldr	r2, [r6, #0]
 800a226:	1a9b      	subs	r3, r3, r2
 800a228:	42ab      	cmp	r3, r5
 800a22a:	dc26      	bgt.n	800a27a <_printf_common+0x96>
 800a22c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a230:	1e13      	subs	r3, r2, #0
 800a232:	6822      	ldr	r2, [r4, #0]
 800a234:	bf18      	it	ne
 800a236:	2301      	movne	r3, #1
 800a238:	0692      	lsls	r2, r2, #26
 800a23a:	d42b      	bmi.n	800a294 <_printf_common+0xb0>
 800a23c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a240:	4649      	mov	r1, r9
 800a242:	4638      	mov	r0, r7
 800a244:	47c0      	blx	r8
 800a246:	3001      	adds	r0, #1
 800a248:	d01e      	beq.n	800a288 <_printf_common+0xa4>
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	68e5      	ldr	r5, [r4, #12]
 800a24e:	6832      	ldr	r2, [r6, #0]
 800a250:	f003 0306 	and.w	r3, r3, #6
 800a254:	2b04      	cmp	r3, #4
 800a256:	bf08      	it	eq
 800a258:	1aad      	subeq	r5, r5, r2
 800a25a:	68a3      	ldr	r3, [r4, #8]
 800a25c:	6922      	ldr	r2, [r4, #16]
 800a25e:	bf0c      	ite	eq
 800a260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a264:	2500      	movne	r5, #0
 800a266:	4293      	cmp	r3, r2
 800a268:	bfc4      	itt	gt
 800a26a:	1a9b      	subgt	r3, r3, r2
 800a26c:	18ed      	addgt	r5, r5, r3
 800a26e:	2600      	movs	r6, #0
 800a270:	341a      	adds	r4, #26
 800a272:	42b5      	cmp	r5, r6
 800a274:	d11a      	bne.n	800a2ac <_printf_common+0xc8>
 800a276:	2000      	movs	r0, #0
 800a278:	e008      	b.n	800a28c <_printf_common+0xa8>
 800a27a:	2301      	movs	r3, #1
 800a27c:	4652      	mov	r2, sl
 800a27e:	4649      	mov	r1, r9
 800a280:	4638      	mov	r0, r7
 800a282:	47c0      	blx	r8
 800a284:	3001      	adds	r0, #1
 800a286:	d103      	bne.n	800a290 <_printf_common+0xac>
 800a288:	f04f 30ff 	mov.w	r0, #4294967295
 800a28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a290:	3501      	adds	r5, #1
 800a292:	e7c6      	b.n	800a222 <_printf_common+0x3e>
 800a294:	18e1      	adds	r1, r4, r3
 800a296:	1c5a      	adds	r2, r3, #1
 800a298:	2030      	movs	r0, #48	; 0x30
 800a29a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a29e:	4422      	add	r2, r4
 800a2a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2a8:	3302      	adds	r3, #2
 800a2aa:	e7c7      	b.n	800a23c <_printf_common+0x58>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	4622      	mov	r2, r4
 800a2b0:	4649      	mov	r1, r9
 800a2b2:	4638      	mov	r0, r7
 800a2b4:	47c0      	blx	r8
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	d0e6      	beq.n	800a288 <_printf_common+0xa4>
 800a2ba:	3601      	adds	r6, #1
 800a2bc:	e7d9      	b.n	800a272 <_printf_common+0x8e>
	...

0800a2c0 <_printf_i>:
 800a2c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	4691      	mov	r9, r2
 800a2c8:	7e27      	ldrb	r7, [r4, #24]
 800a2ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a2cc:	2f78      	cmp	r7, #120	; 0x78
 800a2ce:	4680      	mov	r8, r0
 800a2d0:	469a      	mov	sl, r3
 800a2d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a2d6:	d807      	bhi.n	800a2e8 <_printf_i+0x28>
 800a2d8:	2f62      	cmp	r7, #98	; 0x62
 800a2da:	d80a      	bhi.n	800a2f2 <_printf_i+0x32>
 800a2dc:	2f00      	cmp	r7, #0
 800a2de:	f000 80d8 	beq.w	800a492 <_printf_i+0x1d2>
 800a2e2:	2f58      	cmp	r7, #88	; 0x58
 800a2e4:	f000 80a3 	beq.w	800a42e <_printf_i+0x16e>
 800a2e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a2ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a2f0:	e03a      	b.n	800a368 <_printf_i+0xa8>
 800a2f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a2f6:	2b15      	cmp	r3, #21
 800a2f8:	d8f6      	bhi.n	800a2e8 <_printf_i+0x28>
 800a2fa:	a001      	add	r0, pc, #4	; (adr r0, 800a300 <_printf_i+0x40>)
 800a2fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a300:	0800a359 	.word	0x0800a359
 800a304:	0800a36d 	.word	0x0800a36d
 800a308:	0800a2e9 	.word	0x0800a2e9
 800a30c:	0800a2e9 	.word	0x0800a2e9
 800a310:	0800a2e9 	.word	0x0800a2e9
 800a314:	0800a2e9 	.word	0x0800a2e9
 800a318:	0800a36d 	.word	0x0800a36d
 800a31c:	0800a2e9 	.word	0x0800a2e9
 800a320:	0800a2e9 	.word	0x0800a2e9
 800a324:	0800a2e9 	.word	0x0800a2e9
 800a328:	0800a2e9 	.word	0x0800a2e9
 800a32c:	0800a479 	.word	0x0800a479
 800a330:	0800a39d 	.word	0x0800a39d
 800a334:	0800a45b 	.word	0x0800a45b
 800a338:	0800a2e9 	.word	0x0800a2e9
 800a33c:	0800a2e9 	.word	0x0800a2e9
 800a340:	0800a49b 	.word	0x0800a49b
 800a344:	0800a2e9 	.word	0x0800a2e9
 800a348:	0800a39d 	.word	0x0800a39d
 800a34c:	0800a2e9 	.word	0x0800a2e9
 800a350:	0800a2e9 	.word	0x0800a2e9
 800a354:	0800a463 	.word	0x0800a463
 800a358:	680b      	ldr	r3, [r1, #0]
 800a35a:	1d1a      	adds	r2, r3, #4
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	600a      	str	r2, [r1, #0]
 800a360:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a368:	2301      	movs	r3, #1
 800a36a:	e0a3      	b.n	800a4b4 <_printf_i+0x1f4>
 800a36c:	6825      	ldr	r5, [r4, #0]
 800a36e:	6808      	ldr	r0, [r1, #0]
 800a370:	062e      	lsls	r6, r5, #24
 800a372:	f100 0304 	add.w	r3, r0, #4
 800a376:	d50a      	bpl.n	800a38e <_printf_i+0xce>
 800a378:	6805      	ldr	r5, [r0, #0]
 800a37a:	600b      	str	r3, [r1, #0]
 800a37c:	2d00      	cmp	r5, #0
 800a37e:	da03      	bge.n	800a388 <_printf_i+0xc8>
 800a380:	232d      	movs	r3, #45	; 0x2d
 800a382:	426d      	negs	r5, r5
 800a384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a388:	485e      	ldr	r0, [pc, #376]	; (800a504 <_printf_i+0x244>)
 800a38a:	230a      	movs	r3, #10
 800a38c:	e019      	b.n	800a3c2 <_printf_i+0x102>
 800a38e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a392:	6805      	ldr	r5, [r0, #0]
 800a394:	600b      	str	r3, [r1, #0]
 800a396:	bf18      	it	ne
 800a398:	b22d      	sxthne	r5, r5
 800a39a:	e7ef      	b.n	800a37c <_printf_i+0xbc>
 800a39c:	680b      	ldr	r3, [r1, #0]
 800a39e:	6825      	ldr	r5, [r4, #0]
 800a3a0:	1d18      	adds	r0, r3, #4
 800a3a2:	6008      	str	r0, [r1, #0]
 800a3a4:	0628      	lsls	r0, r5, #24
 800a3a6:	d501      	bpl.n	800a3ac <_printf_i+0xec>
 800a3a8:	681d      	ldr	r5, [r3, #0]
 800a3aa:	e002      	b.n	800a3b2 <_printf_i+0xf2>
 800a3ac:	0669      	lsls	r1, r5, #25
 800a3ae:	d5fb      	bpl.n	800a3a8 <_printf_i+0xe8>
 800a3b0:	881d      	ldrh	r5, [r3, #0]
 800a3b2:	4854      	ldr	r0, [pc, #336]	; (800a504 <_printf_i+0x244>)
 800a3b4:	2f6f      	cmp	r7, #111	; 0x6f
 800a3b6:	bf0c      	ite	eq
 800a3b8:	2308      	moveq	r3, #8
 800a3ba:	230a      	movne	r3, #10
 800a3bc:	2100      	movs	r1, #0
 800a3be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a3c2:	6866      	ldr	r6, [r4, #4]
 800a3c4:	60a6      	str	r6, [r4, #8]
 800a3c6:	2e00      	cmp	r6, #0
 800a3c8:	bfa2      	ittt	ge
 800a3ca:	6821      	ldrge	r1, [r4, #0]
 800a3cc:	f021 0104 	bicge.w	r1, r1, #4
 800a3d0:	6021      	strge	r1, [r4, #0]
 800a3d2:	b90d      	cbnz	r5, 800a3d8 <_printf_i+0x118>
 800a3d4:	2e00      	cmp	r6, #0
 800a3d6:	d04d      	beq.n	800a474 <_printf_i+0x1b4>
 800a3d8:	4616      	mov	r6, r2
 800a3da:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3de:	fb03 5711 	mls	r7, r3, r1, r5
 800a3e2:	5dc7      	ldrb	r7, [r0, r7]
 800a3e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3e8:	462f      	mov	r7, r5
 800a3ea:	42bb      	cmp	r3, r7
 800a3ec:	460d      	mov	r5, r1
 800a3ee:	d9f4      	bls.n	800a3da <_printf_i+0x11a>
 800a3f0:	2b08      	cmp	r3, #8
 800a3f2:	d10b      	bne.n	800a40c <_printf_i+0x14c>
 800a3f4:	6823      	ldr	r3, [r4, #0]
 800a3f6:	07df      	lsls	r7, r3, #31
 800a3f8:	d508      	bpl.n	800a40c <_printf_i+0x14c>
 800a3fa:	6923      	ldr	r3, [r4, #16]
 800a3fc:	6861      	ldr	r1, [r4, #4]
 800a3fe:	4299      	cmp	r1, r3
 800a400:	bfde      	ittt	le
 800a402:	2330      	movle	r3, #48	; 0x30
 800a404:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a408:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a40c:	1b92      	subs	r2, r2, r6
 800a40e:	6122      	str	r2, [r4, #16]
 800a410:	f8cd a000 	str.w	sl, [sp]
 800a414:	464b      	mov	r3, r9
 800a416:	aa03      	add	r2, sp, #12
 800a418:	4621      	mov	r1, r4
 800a41a:	4640      	mov	r0, r8
 800a41c:	f7ff fee2 	bl	800a1e4 <_printf_common>
 800a420:	3001      	adds	r0, #1
 800a422:	d14c      	bne.n	800a4be <_printf_i+0x1fe>
 800a424:	f04f 30ff 	mov.w	r0, #4294967295
 800a428:	b004      	add	sp, #16
 800a42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a42e:	4835      	ldr	r0, [pc, #212]	; (800a504 <_printf_i+0x244>)
 800a430:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a434:	6823      	ldr	r3, [r4, #0]
 800a436:	680e      	ldr	r6, [r1, #0]
 800a438:	061f      	lsls	r7, r3, #24
 800a43a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a43e:	600e      	str	r6, [r1, #0]
 800a440:	d514      	bpl.n	800a46c <_printf_i+0x1ac>
 800a442:	07d9      	lsls	r1, r3, #31
 800a444:	bf44      	itt	mi
 800a446:	f043 0320 	orrmi.w	r3, r3, #32
 800a44a:	6023      	strmi	r3, [r4, #0]
 800a44c:	b91d      	cbnz	r5, 800a456 <_printf_i+0x196>
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	f023 0320 	bic.w	r3, r3, #32
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	2310      	movs	r3, #16
 800a458:	e7b0      	b.n	800a3bc <_printf_i+0xfc>
 800a45a:	6823      	ldr	r3, [r4, #0]
 800a45c:	f043 0320 	orr.w	r3, r3, #32
 800a460:	6023      	str	r3, [r4, #0]
 800a462:	2378      	movs	r3, #120	; 0x78
 800a464:	4828      	ldr	r0, [pc, #160]	; (800a508 <_printf_i+0x248>)
 800a466:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a46a:	e7e3      	b.n	800a434 <_printf_i+0x174>
 800a46c:	065e      	lsls	r6, r3, #25
 800a46e:	bf48      	it	mi
 800a470:	b2ad      	uxthmi	r5, r5
 800a472:	e7e6      	b.n	800a442 <_printf_i+0x182>
 800a474:	4616      	mov	r6, r2
 800a476:	e7bb      	b.n	800a3f0 <_printf_i+0x130>
 800a478:	680b      	ldr	r3, [r1, #0]
 800a47a:	6826      	ldr	r6, [r4, #0]
 800a47c:	6960      	ldr	r0, [r4, #20]
 800a47e:	1d1d      	adds	r5, r3, #4
 800a480:	600d      	str	r5, [r1, #0]
 800a482:	0635      	lsls	r5, r6, #24
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	d501      	bpl.n	800a48c <_printf_i+0x1cc>
 800a488:	6018      	str	r0, [r3, #0]
 800a48a:	e002      	b.n	800a492 <_printf_i+0x1d2>
 800a48c:	0671      	lsls	r1, r6, #25
 800a48e:	d5fb      	bpl.n	800a488 <_printf_i+0x1c8>
 800a490:	8018      	strh	r0, [r3, #0]
 800a492:	2300      	movs	r3, #0
 800a494:	6123      	str	r3, [r4, #16]
 800a496:	4616      	mov	r6, r2
 800a498:	e7ba      	b.n	800a410 <_printf_i+0x150>
 800a49a:	680b      	ldr	r3, [r1, #0]
 800a49c:	1d1a      	adds	r2, r3, #4
 800a49e:	600a      	str	r2, [r1, #0]
 800a4a0:	681e      	ldr	r6, [r3, #0]
 800a4a2:	6862      	ldr	r2, [r4, #4]
 800a4a4:	2100      	movs	r1, #0
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7f5 fe9a 	bl	80001e0 <memchr>
 800a4ac:	b108      	cbz	r0, 800a4b2 <_printf_i+0x1f2>
 800a4ae:	1b80      	subs	r0, r0, r6
 800a4b0:	6060      	str	r0, [r4, #4]
 800a4b2:	6863      	ldr	r3, [r4, #4]
 800a4b4:	6123      	str	r3, [r4, #16]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4bc:	e7a8      	b.n	800a410 <_printf_i+0x150>
 800a4be:	6923      	ldr	r3, [r4, #16]
 800a4c0:	4632      	mov	r2, r6
 800a4c2:	4649      	mov	r1, r9
 800a4c4:	4640      	mov	r0, r8
 800a4c6:	47d0      	blx	sl
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	d0ab      	beq.n	800a424 <_printf_i+0x164>
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	079b      	lsls	r3, r3, #30
 800a4d0:	d413      	bmi.n	800a4fa <_printf_i+0x23a>
 800a4d2:	68e0      	ldr	r0, [r4, #12]
 800a4d4:	9b03      	ldr	r3, [sp, #12]
 800a4d6:	4298      	cmp	r0, r3
 800a4d8:	bfb8      	it	lt
 800a4da:	4618      	movlt	r0, r3
 800a4dc:	e7a4      	b.n	800a428 <_printf_i+0x168>
 800a4de:	2301      	movs	r3, #1
 800a4e0:	4632      	mov	r2, r6
 800a4e2:	4649      	mov	r1, r9
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	47d0      	blx	sl
 800a4e8:	3001      	adds	r0, #1
 800a4ea:	d09b      	beq.n	800a424 <_printf_i+0x164>
 800a4ec:	3501      	adds	r5, #1
 800a4ee:	68e3      	ldr	r3, [r4, #12]
 800a4f0:	9903      	ldr	r1, [sp, #12]
 800a4f2:	1a5b      	subs	r3, r3, r1
 800a4f4:	42ab      	cmp	r3, r5
 800a4f6:	dcf2      	bgt.n	800a4de <_printf_i+0x21e>
 800a4f8:	e7eb      	b.n	800a4d2 <_printf_i+0x212>
 800a4fa:	2500      	movs	r5, #0
 800a4fc:	f104 0619 	add.w	r6, r4, #25
 800a500:	e7f5      	b.n	800a4ee <_printf_i+0x22e>
 800a502:	bf00      	nop
 800a504:	0800ae91 	.word	0x0800ae91
 800a508:	0800aea2 	.word	0x0800aea2

0800a50c <_sbrk_r>:
 800a50c:	b538      	push	{r3, r4, r5, lr}
 800a50e:	4d06      	ldr	r5, [pc, #24]	; (800a528 <_sbrk_r+0x1c>)
 800a510:	2300      	movs	r3, #0
 800a512:	4604      	mov	r4, r0
 800a514:	4608      	mov	r0, r1
 800a516:	602b      	str	r3, [r5, #0]
 800a518:	f7f7 fd5e 	bl	8001fd8 <_sbrk>
 800a51c:	1c43      	adds	r3, r0, #1
 800a51e:	d102      	bne.n	800a526 <_sbrk_r+0x1a>
 800a520:	682b      	ldr	r3, [r5, #0]
 800a522:	b103      	cbz	r3, 800a526 <_sbrk_r+0x1a>
 800a524:	6023      	str	r3, [r4, #0]
 800a526:	bd38      	pop	{r3, r4, r5, pc}
 800a528:	20009ca8 	.word	0x20009ca8

0800a52c <__sread>:
 800a52c:	b510      	push	{r4, lr}
 800a52e:	460c      	mov	r4, r1
 800a530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a534:	f000 f8a0 	bl	800a678 <_read_r>
 800a538:	2800      	cmp	r0, #0
 800a53a:	bfab      	itete	ge
 800a53c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a53e:	89a3      	ldrhlt	r3, [r4, #12]
 800a540:	181b      	addge	r3, r3, r0
 800a542:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a546:	bfac      	ite	ge
 800a548:	6563      	strge	r3, [r4, #84]	; 0x54
 800a54a:	81a3      	strhlt	r3, [r4, #12]
 800a54c:	bd10      	pop	{r4, pc}

0800a54e <__swrite>:
 800a54e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a552:	461f      	mov	r7, r3
 800a554:	898b      	ldrh	r3, [r1, #12]
 800a556:	05db      	lsls	r3, r3, #23
 800a558:	4605      	mov	r5, r0
 800a55a:	460c      	mov	r4, r1
 800a55c:	4616      	mov	r6, r2
 800a55e:	d505      	bpl.n	800a56c <__swrite+0x1e>
 800a560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a564:	2302      	movs	r3, #2
 800a566:	2200      	movs	r2, #0
 800a568:	f000 f868 	bl	800a63c <_lseek_r>
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a572:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a576:	81a3      	strh	r3, [r4, #12]
 800a578:	4632      	mov	r2, r6
 800a57a:	463b      	mov	r3, r7
 800a57c:	4628      	mov	r0, r5
 800a57e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a582:	f000 b817 	b.w	800a5b4 <_write_r>

0800a586 <__sseek>:
 800a586:	b510      	push	{r4, lr}
 800a588:	460c      	mov	r4, r1
 800a58a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a58e:	f000 f855 	bl	800a63c <_lseek_r>
 800a592:	1c43      	adds	r3, r0, #1
 800a594:	89a3      	ldrh	r3, [r4, #12]
 800a596:	bf15      	itete	ne
 800a598:	6560      	strne	r0, [r4, #84]	; 0x54
 800a59a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a59e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5a2:	81a3      	strheq	r3, [r4, #12]
 800a5a4:	bf18      	it	ne
 800a5a6:	81a3      	strhne	r3, [r4, #12]
 800a5a8:	bd10      	pop	{r4, pc}

0800a5aa <__sclose>:
 800a5aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ae:	f000 b813 	b.w	800a5d8 <_close_r>
	...

0800a5b4 <_write_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4d07      	ldr	r5, [pc, #28]	; (800a5d4 <_write_r+0x20>)
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	4608      	mov	r0, r1
 800a5bc:	4611      	mov	r1, r2
 800a5be:	2200      	movs	r2, #0
 800a5c0:	602a      	str	r2, [r5, #0]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	f7f7 fab0 	bl	8001b28 <_write>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d102      	bne.n	800a5d2 <_write_r+0x1e>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b103      	cbz	r3, 800a5d2 <_write_r+0x1e>
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	20009ca8 	.word	0x20009ca8

0800a5d8 <_close_r>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	4d06      	ldr	r5, [pc, #24]	; (800a5f4 <_close_r+0x1c>)
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4604      	mov	r4, r0
 800a5e0:	4608      	mov	r0, r1
 800a5e2:	602b      	str	r3, [r5, #0]
 800a5e4:	f7f7 fcea 	bl	8001fbc <_close>
 800a5e8:	1c43      	adds	r3, r0, #1
 800a5ea:	d102      	bne.n	800a5f2 <_close_r+0x1a>
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	b103      	cbz	r3, 800a5f2 <_close_r+0x1a>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	bd38      	pop	{r3, r4, r5, pc}
 800a5f4:	20009ca8 	.word	0x20009ca8

0800a5f8 <_fstat_r>:
 800a5f8:	b538      	push	{r3, r4, r5, lr}
 800a5fa:	4d07      	ldr	r5, [pc, #28]	; (800a618 <_fstat_r+0x20>)
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	4604      	mov	r4, r0
 800a600:	4608      	mov	r0, r1
 800a602:	4611      	mov	r1, r2
 800a604:	602b      	str	r3, [r5, #0]
 800a606:	f7f7 fcdd 	bl	8001fc4 <_fstat>
 800a60a:	1c43      	adds	r3, r0, #1
 800a60c:	d102      	bne.n	800a614 <_fstat_r+0x1c>
 800a60e:	682b      	ldr	r3, [r5, #0]
 800a610:	b103      	cbz	r3, 800a614 <_fstat_r+0x1c>
 800a612:	6023      	str	r3, [r4, #0]
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	bf00      	nop
 800a618:	20009ca8 	.word	0x20009ca8

0800a61c <_isatty_r>:
 800a61c:	b538      	push	{r3, r4, r5, lr}
 800a61e:	4d06      	ldr	r5, [pc, #24]	; (800a638 <_isatty_r+0x1c>)
 800a620:	2300      	movs	r3, #0
 800a622:	4604      	mov	r4, r0
 800a624:	4608      	mov	r0, r1
 800a626:	602b      	str	r3, [r5, #0]
 800a628:	f7f7 fcd2 	bl	8001fd0 <_isatty>
 800a62c:	1c43      	adds	r3, r0, #1
 800a62e:	d102      	bne.n	800a636 <_isatty_r+0x1a>
 800a630:	682b      	ldr	r3, [r5, #0]
 800a632:	b103      	cbz	r3, 800a636 <_isatty_r+0x1a>
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	bd38      	pop	{r3, r4, r5, pc}
 800a638:	20009ca8 	.word	0x20009ca8

0800a63c <_lseek_r>:
 800a63c:	b538      	push	{r3, r4, r5, lr}
 800a63e:	4d07      	ldr	r5, [pc, #28]	; (800a65c <_lseek_r+0x20>)
 800a640:	4604      	mov	r4, r0
 800a642:	4608      	mov	r0, r1
 800a644:	4611      	mov	r1, r2
 800a646:	2200      	movs	r2, #0
 800a648:	602a      	str	r2, [r5, #0]
 800a64a:	461a      	mov	r2, r3
 800a64c:	f7f7 fcc2 	bl	8001fd4 <_lseek>
 800a650:	1c43      	adds	r3, r0, #1
 800a652:	d102      	bne.n	800a65a <_lseek_r+0x1e>
 800a654:	682b      	ldr	r3, [r5, #0]
 800a656:	b103      	cbz	r3, 800a65a <_lseek_r+0x1e>
 800a658:	6023      	str	r3, [r4, #0]
 800a65a:	bd38      	pop	{r3, r4, r5, pc}
 800a65c:	20009ca8 	.word	0x20009ca8

0800a660 <__malloc_lock>:
 800a660:	4801      	ldr	r0, [pc, #4]	; (800a668 <__malloc_lock+0x8>)
 800a662:	f7ff bb55 	b.w	8009d10 <__retarget_lock_acquire_recursive>
 800a666:	bf00      	nop
 800a668:	20009ca0 	.word	0x20009ca0

0800a66c <__malloc_unlock>:
 800a66c:	4801      	ldr	r0, [pc, #4]	; (800a674 <__malloc_unlock+0x8>)
 800a66e:	f7ff bb50 	b.w	8009d12 <__retarget_lock_release_recursive>
 800a672:	bf00      	nop
 800a674:	20009ca0 	.word	0x20009ca0

0800a678 <_read_r>:
 800a678:	b538      	push	{r3, r4, r5, lr}
 800a67a:	4d07      	ldr	r5, [pc, #28]	; (800a698 <_read_r+0x20>)
 800a67c:	4604      	mov	r4, r0
 800a67e:	4608      	mov	r0, r1
 800a680:	4611      	mov	r1, r2
 800a682:	2200      	movs	r2, #0
 800a684:	602a      	str	r2, [r5, #0]
 800a686:	461a      	mov	r2, r3
 800a688:	f7f7 fc8a 	bl	8001fa0 <_read>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_read_r+0x1e>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_read_r+0x1e>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	20009ca8 	.word	0x20009ca8

0800a69c <_init>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	bf00      	nop
 800a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a2:	bc08      	pop	{r3}
 800a6a4:	469e      	mov	lr, r3
 800a6a6:	4770      	bx	lr

0800a6a8 <_fini>:
 800a6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6aa:	bf00      	nop
 800a6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ae:	bc08      	pop	{r3}
 800a6b0:	469e      	mov	lr, r3
 800a6b2:	4770      	bx	lr
