// Seed: 2941748944
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2
    , id_5,
    input wand id_3
);
  wor id_6 = id_3 ? 1 : -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1
    , id_10,
    output wire id_2,
    output logic id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_11;
  ;
  always_ff @(posedge (id_10) == (-1'b0)) begin : LABEL_0
    if (1) deassign id_0;
    else id_3 = 1;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_8
  );
endmodule
