+==============================+==============================+===============================================================================================================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                                                                                                           |
+==============================+==============================+===============================================================================================================================================================================+
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_reg/D                                                                             |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/count_reg[0]/D                                                                               |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_reg/D                                                                             |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]/D     |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[14]/D |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_3/RSTRAMB                                                                    |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_4_4/RSTRAMB                                                                    |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_5_0/RSTRAMB                                                                    |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_5_8/RSTRAMB                                                                    |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_3/RSTRAMB                                                                    |
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_fpga_0                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D                                                                             |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[24]/D |
+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
