Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 13 12:34:32 2019
| Host         : DESKTOP-I8VS7IB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainGame_control_sets_placed.rpt
| Design       : MainGame
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+-----------------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+------------------------+-----------------------------+------------------+----------------+
|  pix_clk/inst/clk_out1 |                        |                             |                7 |              7 |
|  pix_clk/inst/clk_out1 |                        | graphics/vcount[10]_i_1_n_0 |                3 |             10 |
|  pix_clk/inst/clk_out1 |                        | graphics/clear              |                5 |             12 |
|  pix_clk/inst/clk_out1 | graphics/addNO         | graphics/addNO_reg[0]       |                4 |             15 |
|  sysclk_IBUF           |                        |                             |               13 |             19 |
|  pix_clk/inst/clk_out1 | graphics/dataOut16_out | graphics/addNB              |                5 |             20 |
+------------------------+------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


