#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep 23 09:42:08 2022
# Process ID: 3808
# Current directory: E:/ZYNQ_7z020/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23772 E:\ZYNQ_7z020\axi_gpio\axi_gpio.xpr
# Log file: E:/ZYNQ_7z020/axi_gpio/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_gpio/axi_gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd}
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {0}] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
save_bd_design
generate_target all [get_files  E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
launch_runs bd_axi_gpio_processing_system7_0_0_synth_1 bd_axi_gpio_rst_ps7_0_50M_0_synth_1 bd_axi_gpio_axi_gpio_0_0_synth_1 bd_axi_gpio_auto_pc_0_synth_1 -jobs 8
wait_on_run bd_axi_gpio_processing_system7_0_0_synth_1
wait_on_run bd_axi_gpio_rst_ps7_0_50M_0_synth_1
wait_on_run bd_axi_gpio_axi_gpio_0_0_synth_1
wait_on_run bd_axi_gpio_auto_pc_0_synth_1
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -directory E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -top
add_files -norecurse e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hdl/bd_axi_gpio_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio_rtl_0_tri_o[3]} {gpio_rtl_0_tri_o[2]} {gpio_rtl_0_tri_o[1]} {gpio_rtl_0_tri_o[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_rtl_0_tri_o[3]} {gpio_rtl_0_tri_o[2]} {gpio_rtl_0_tri_o[1]} {gpio_rtl_0_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[3]}]]
place_ports {gpio_rtl_0_tri_o[3]} M14
place_ports {gpio_rtl_0_tri_o[2]} M15
place_ports {gpio_rtl_0_tri_o[1]} J16
place_ports {gpio_rtl_0_tri_o[0]} K16
startgroup
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[0]}]]
place_ports {gpio_rtl_0_tri_o[1]} K16
endgroup
place_ports {gpio_rtl_0_tri_o[0]} J16
set_property target_constrs_file E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/constrs_1/new/pin_axi_gpio.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_gpio/bd_axi_gpio_wrapper.xsa
