# ðŸ§¾ 5-stage pipelined 32-bit RISC-V processor implementation on a Xilinx FPGA

ðŸ“„ Click below to view the project report pdf:

ðŸ‘‰ [**View the PDF**](https://abdhital17.github.io/RISC_PROCESSOR_DESIGN/)
