

================================================================
== Vivado HLS Report for 'conv2d_fix16_3'
================================================================
* Date:           Sun Oct 27 20:25:42 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond4)
	2  / (exitcond4)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	4  / (exitcond3)
7 --> 
	8  / (!exitcond2)
	18  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	19  / true
19 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/conv2d.cpp:5]   --->   Operation 20 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/conv2d.cpp:5]   --->   Operation 21 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 22 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/conv2d.cpp:5]   --->   Operation 23 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/conv2d.cpp:5]   --->   Operation 24 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 25 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 26 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_92 = zext i16 %output_width_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 27 'zext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_93 = zext i16 %input_height_read to i32" [layers_c/conv2d.cpp:26]   --->   Operation 28 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_94 = zext i16 %input_width_read to i32" [layers_c/conv2d.cpp:26]   --->   Operation 29 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_95 = zext i16 %input_depth_read to i32" [layers_c/conv2d.cpp:26]   --->   Operation 30 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/conv2d.cpp:17]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 32 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]" [layers_c/conv2d.cpp:20]   --->   Operation 33 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i32 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]" [layers_c/conv2d.cpp:26]   --->   Operation 34 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%next_mul5 = add i32 %phi_mul4, %tmp_95" [layers_c/conv2d.cpp:26]   --->   Operation 35 'add' 'next_mul5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%next_mul2 = add i32 %phi_mul1, %tmp_s" [layers_c/conv2d.cpp:20]   --->   Operation 36 'add' 'next_mul2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %out_d, %output_depth_read" [layers_c/conv2d.cpp:17]   --->   Operation 37 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%out_d_3 = add i16 %out_d, 1" [layers_c/conv2d.cpp:17]   --->   Operation 38 'add' 'out_d_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader7.preheader" [layers_c/conv2d.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_96 = zext i16 %out_d to i64" [layers_c/conv2d.cpp:32]   --->   Operation 40 'zext' 'tmp_96' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Conv2D_2_b_addr = getelementptr [8 x i11]* @Conv2D_2_b, i64 0, i64 %tmp_96" [layers_c/conv2d.cpp:32]   --->   Operation 41 'getelementptr' 'Conv2D_2_b_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%Conv2D_2_b_load = load i11* %Conv2D_2_b_addr, align 2" [layers_c/conv2d.cpp:32]   --->   Operation 42 'load' 'Conv2D_2_b_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 43 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%Conv2D_2_b_load = load i11* %Conv2D_2_b_addr, align 2" [layers_c/conv2d.cpp:32]   --->   Operation 44 'load' 'Conv2D_2_b_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%Conv2D_2_b_load_cast = sext i11 %Conv2D_2_b_load to i16" [layers_c/conv2d.cpp:32]   --->   Operation 45 'sext' 'Conv2D_2_b_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_33 = sext i11 %Conv2D_2_b_load to i15" [layers_c/conv2d.cpp:32]   --->   Operation 46 'sext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:18]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ 0, %.preheader7.preheader ], [ %out_h_3, %.preheader7.loopexit ]"   --->   Operation 48 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_h, %output_height_read" [layers_c/conv2d.cpp:18]   --->   Operation 49 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%out_h_3 = add i16 %out_h, 1" [layers_c/conv2d.cpp:18]   --->   Operation 50 'add' 'out_h_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/conv2d.cpp:18]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_97 = zext i16 %out_h to i32" [layers_c/conv2d.cpp:20]   --->   Operation 52 'zext' 'tmp_97' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul1, %tmp_97" [layers_c/conv2d.cpp:20]   --->   Operation 53 'add' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 55 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp, %tmp_92" [layers_c/conv2d.cpp:20]   --->   Operation 55 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/conv2d.cpp:19]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader6.preheader ]"   --->   Operation 57 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_w, %output_width_read" [layers_c/conv2d.cpp:19]   --->   Operation 58 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (2.07ns)   --->   "%out_w_3 = add i16 %out_w, 1" [layers_c/conv2d.cpp:19]   --->   Operation 59 'add' 'out_w_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader7.loopexit, label %1" [layers_c/conv2d.cpp:19]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_98 = zext i16 %out_w to i32" [layers_c/conv2d.cpp:20]   --->   Operation 61 'zext' 'tmp_98' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i16 %out_w to i17" [layers_c/conv2d.cpp:20]   --->   Operation 62 'zext' 'tmp_102_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.55ns)   --->   "%tmp_99 = add i32 %tmp3, %tmp_98" [layers_c/conv2d.cpp:20]   --->   Operation 63 'add' 'tmp_99' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_100 = sext i32 %tmp_99 to i64" [layers_c/conv2d.cpp:20]   --->   Operation 64 'sext' 'tmp_100' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [392 x i16]* %output_r, i64 0, i64 %tmp_100" [layers_c/conv2d.cpp:20]   --->   Operation 65 'getelementptr' 'output_addr11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:20]   --->   Operation 66 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_6 : Operation 67 [1/1] (2.07ns)   --->   "%tmp_127_0_1 = add i17 %tmp_102_cast, 1" [layers_c/conv2d.cpp:26]   --->   Operation 67 'add' 'tmp_127_0_1' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_127_0_1_cast = zext i17 %tmp_127_0_1 to i32" [layers_c/conv2d.cpp:26]   --->   Operation 68 'zext' 'tmp_127_0_1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.07ns)   --->   "%tmp_127_0_2 = add i17 %tmp_102_cast, 2" [layers_c/conv2d.cpp:26]   --->   Operation 69 'add' 'tmp_127_0_2' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_127_0_2_cast = zext i17 %tmp_127_0_2 to i32" [layers_c/conv2d.cpp:26]   --->   Operation 70 'zext' 'tmp_127_0_2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [layers_c/conv2d.cpp:21]   --->   Operation 71 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 72 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.preheader.preheader ]"   --->   Operation 73 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.preheader.preheader ]" [layers_c/conv2d.cpp:26]   --->   Operation 74 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %in_d, %input_depth_read" [layers_c/conv2d.cpp:21]   --->   Operation 75 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/conv2d.cpp:21]   --->   Operation 76 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge, label %.preheader.preheader" [layers_c/conv2d.cpp:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_102 = zext i16 %in_d to i32" [layers_c/conv2d.cpp:26]   --->   Operation 78 'zext' 'tmp_102' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.55ns)   --->   "%next_mul = add i32 %tmp_93, %phi_mul" [layers_c/conv2d.cpp:26]   --->   Operation 79 'add' 'next_mul' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (2.55ns)   --->   "%tmp_103 = add i32 %tmp_102, %phi_mul4" [layers_c/conv2d.cpp:26]   --->   Operation 80 'add' 'tmp_103' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %tmp_97, %phi_mul" [layers_c/conv2d.cpp:20]   --->   Operation 81 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:32]   --->   Operation 82 'load' 'output_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 83 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %tmp_94, %tmp4" [layers_c/conv2d.cpp:26]   --->   Operation 83 'mul' 'tmp5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%tmp4_1 = add i32 1, %tmp4" [layers_c/conv2d.cpp:20]   --->   Operation 84 'add' 'tmp4_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (2.55ns)   --->   "%tmp4_2 = add i32 2, %tmp4" [layers_c/conv2d.cpp:20]   --->   Operation 85 'add' 'tmp4_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_41 = shl i32 %tmp_103, 3" [layers_c/conv2d.cpp:26]   --->   Operation 86 'shl' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_104 = add i32 %tmp_103, %tmp_41" [layers_c/conv2d.cpp:26]   --->   Operation 87 'add' 'tmp_104' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (2.55ns)   --->   "%tmp_105 = add i32 %tmp_98, %tmp5" [layers_c/conv2d.cpp:26]   --->   Operation 88 'add' 'tmp_105' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_106 = sext i32 %tmp_105 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 89 'sext' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_106" [layers_c/conv2d.cpp:26]   --->   Operation 90 'getelementptr' 'Padding2D_2_array_ad' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo = load i16* %Padding2D_2_array_ad, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 91 'load' 'Padding2D_2_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_107 = sext i32 %tmp_104 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 92 'sext' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_107" [layers_c/conv2d.cpp:26]   --->   Operation 93 'getelementptr' 'Conv2D_2_w_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load = load i14* %Conv2D_2_w_addr, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 94 'load' 'Conv2D_2_w_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_9 : Operation 95 [1/1] (2.55ns)   --->   "%tmp_128_0_1 = add i32 %tmp5, %tmp_127_0_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 95 'add' 'tmp_128_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_129_0_1 = sext i32 %tmp_128_0_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 96 'sext' 'tmp_129_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_1 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_0_1" [layers_c/conv2d.cpp:26]   --->   Operation 97 'getelementptr' 'Padding2D_2_array_ad_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_1 = load i16* %Padding2D_2_array_ad_1, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 98 'load' 'Padding2D_2_array_lo_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_9 : Operation 99 [1/1] (8.51ns)   --->   "%tmp5_1 = mul i32 %tmp_94, %tmp4_1" [layers_c/conv2d.cpp:26]   --->   Operation 99 'mul' 'tmp5_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (8.51ns)   --->   "%tmp5_2 = mul i32 %tmp_94, %tmp4_2" [layers_c/conv2d.cpp:26]   --->   Operation 100 'mul' 'tmp5_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 101 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo = load i16* %Padding2D_2_array_ad, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 101 'load' 'Padding2D_2_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 102 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load = load i14* %Conv2D_2_w_addr, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 102 'load' 'Conv2D_2_w_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_10 : Operation 103 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_1 = load i16* %Padding2D_2_array_ad_1, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 103 'load' 'Padding2D_2_array_lo_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 104 [1/1] (2.55ns)   --->   "%tmp_132_0_1 = add i32 1, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 104 'add' 'tmp_132_0_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_133_0_1 = sext i32 %tmp_132_0_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 105 'sext' 'tmp_133_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_1 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_0_1" [layers_c/conv2d.cpp:26]   --->   Operation 106 'getelementptr' 'Conv2D_2_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_1 = load i14* %Conv2D_2_w_addr_1, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 107 'load' 'Conv2D_2_w_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_10 : Operation 108 [1/1] (2.55ns)   --->   "%tmp_128_0_2 = add i32 %tmp5, %tmp_127_0_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 108 'add' 'tmp_128_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_129_0_2 = sext i32 %tmp_128_0_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 109 'sext' 'tmp_129_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_2 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_0_2" [layers_c/conv2d.cpp:26]   --->   Operation 110 'getelementptr' 'Padding2D_2_array_ad_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_2 = load i16* %Padding2D_2_array_ad_2, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 111 'load' 'Padding2D_2_array_lo_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 112 [1/1] (2.55ns)   --->   "%tmp_132_0_2 = add i32 2, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 112 'add' 'tmp_132_0_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_133_0_2 = sext i32 %tmp_132_0_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 113 'sext' 'tmp_133_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_2 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_0_2" [layers_c/conv2d.cpp:26]   --->   Operation 114 'getelementptr' 'Conv2D_2_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_2 = load i14* %Conv2D_2_w_addr_2, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 115 'load' 'Conv2D_2_w_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_10 : Operation 116 [1/1] (2.55ns)   --->   "%tmp_128_1 = add i32 %tmp_98, %tmp5_1" [layers_c/conv2d.cpp:26]   --->   Operation 116 'add' 'tmp_128_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_129_1 = sext i32 %tmp_128_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 117 'sext' 'tmp_129_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_3 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_1" [layers_c/conv2d.cpp:26]   --->   Operation 118 'getelementptr' 'Padding2D_2_array_ad_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_3 = load i16* %Padding2D_2_array_ad_3, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 119 'load' 'Padding2D_2_array_lo_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_10 : Operation 120 [1/1] (2.55ns)   --->   "%tmp_132_1 = add i32 3, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 120 'add' 'tmp_132_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_133_1 = sext i32 %tmp_132_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 121 'sext' 'tmp_133_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_3 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_1" [layers_c/conv2d.cpp:26]   --->   Operation 122 'getelementptr' 'Conv2D_2_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_3 = load i14* %Conv2D_2_w_addr_3, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 123 'load' 'Conv2D_2_w_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_130_cast = sext i16 %Padding2D_2_array_lo to i30" [layers_c/conv2d.cpp:26]   --->   Operation 124 'sext' 'tmp_130_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_134_cast = sext i14 %Conv2D_2_w_load to i30" [layers_c/conv2d.cpp:26]   --->   Operation 125 'sext' 'tmp_134_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_108 = mul i30 %tmp_130_cast, %tmp_134_cast" [layers_c/conv2d.cpp:26]   --->   Operation 126 'mul' 'tmp_108' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_108, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 127 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 128 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_1 = load i14* %Conv2D_2_w_addr_1, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 129 'load' 'Conv2D_2_w_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_2 = load i16* %Padding2D_2_array_ad_2, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 130 'load' 'Padding2D_2_array_lo_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_2 = load i14* %Conv2D_2_w_addr_2, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 131 'load' 'Conv2D_2_w_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_11 : Operation 132 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_3 = load i16* %Padding2D_2_array_ad_3, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 132 'load' 'Padding2D_2_array_lo_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_3 = load i14* %Conv2D_2_w_addr_3, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 133 'load' 'Conv2D_2_w_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_11 : Operation 134 [1/1] (2.55ns)   --->   "%tmp_128_1_1 = add i32 %tmp5_1, %tmp_127_0_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 134 'add' 'tmp_128_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_129_1_1 = sext i32 %tmp_128_1_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 135 'sext' 'tmp_129_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_4 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_1_1" [layers_c/conv2d.cpp:26]   --->   Operation 136 'getelementptr' 'Padding2D_2_array_ad_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_4 = load i16* %Padding2D_2_array_ad_4, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 137 'load' 'Padding2D_2_array_lo_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 138 [1/1] (2.55ns)   --->   "%tmp_132_1_1 = add i32 4, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 138 'add' 'tmp_132_1_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_133_1_1 = sext i32 %tmp_132_1_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 139 'sext' 'tmp_133_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_4 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_1_1" [layers_c/conv2d.cpp:26]   --->   Operation 140 'getelementptr' 'Conv2D_2_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_4 = load i14* %Conv2D_2_w_addr_4, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 141 'load' 'Conv2D_2_w_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_11 : Operation 142 [1/1] (2.55ns)   --->   "%tmp_128_1_2 = add i32 %tmp5_1, %tmp_127_0_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 142 'add' 'tmp_128_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_129_1_2 = sext i32 %tmp_128_1_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 143 'sext' 'tmp_129_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_5 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_1_2" [layers_c/conv2d.cpp:26]   --->   Operation 144 'getelementptr' 'Padding2D_2_array_ad_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_5 = load i16* %Padding2D_2_array_ad_5, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 145 'load' 'Padding2D_2_array_lo_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_11 : Operation 146 [1/1] (2.55ns)   --->   "%tmp_132_1_2 = add i32 5, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 146 'add' 'tmp_132_1_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_133_1_2 = sext i32 %tmp_132_1_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 147 'sext' 'tmp_133_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_5 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_1_2" [layers_c/conv2d.cpp:26]   --->   Operation 148 'getelementptr' 'Conv2D_2_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_5 = load i14* %Conv2D_2_w_addr_5, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 149 'load' 'Conv2D_2_w_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_11 : Operation 150 [1/1] (2.55ns)   --->   "%tmp_128_2 = add i32 %tmp_98, %tmp5_2" [layers_c/conv2d.cpp:26]   --->   Operation 150 'add' 'tmp_128_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.55ns)   --->   "%tmp_128_2_1 = add i32 %tmp5_2, %tmp_127_0_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 151 'add' 'tmp_128_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.55ns)   --->   "%tmp_128_2_2 = add i32 %tmp5_2, %tmp_127_0_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 152 'add' 'tmp_128_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 153 [1/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 153 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_130_0_1_cast = sext i16 %Padding2D_2_array_lo_1 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 154 'sext' 'tmp_130_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_134_0_1_cast = sext i14 %Conv2D_2_w_load_1 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 155 'sext' 'tmp_134_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_0_1 = mul i30 %tmp_130_0_1_cast, %tmp_134_0_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 156 'mul' 'tmp_135_0_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_137_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_0_1, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 157 'partselect' 'tmp_137_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_130_0_2_cast = sext i16 %Padding2D_2_array_lo_2 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 158 'sext' 'tmp_130_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_134_0_2_cast = sext i14 %Conv2D_2_w_load_2 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 159 'sext' 'tmp_134_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_0_2 = mul i30 %tmp_130_0_2_cast, %tmp_134_0_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 160 'mul' 'tmp_135_0_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_137_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_0_2, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 161 'partselect' 'tmp_137_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_130_1_cast = sext i16 %Padding2D_2_array_lo_3 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 162 'sext' 'tmp_130_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_134_1_cast = sext i14 %Conv2D_2_w_load_3 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 163 'sext' 'tmp_134_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_1 = mul i30 %tmp_130_1_cast, %tmp_134_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 164 'mul' 'tmp_135_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_137_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_1, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 165 'partselect' 'tmp_137_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_4 = load i16* %Padding2D_2_array_ad_4, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 166 'load' 'Padding2D_2_array_lo_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 167 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_4 = load i14* %Conv2D_2_w_addr_4, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 167 'load' 'Conv2D_2_w_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_12 : Operation 168 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_5 = load i16* %Padding2D_2_array_ad_5, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 168 'load' 'Padding2D_2_array_lo_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 169 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_5 = load i14* %Conv2D_2_w_addr_5, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 169 'load' 'Conv2D_2_w_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_129_2 = sext i32 %tmp_128_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 170 'sext' 'tmp_129_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_6 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_2" [layers_c/conv2d.cpp:26]   --->   Operation 171 'getelementptr' 'Padding2D_2_array_ad_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_6 = load i16* %Padding2D_2_array_ad_6, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 172 'load' 'Padding2D_2_array_lo_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 173 [1/1] (2.55ns)   --->   "%tmp_132_2 = add i32 6, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 173 'add' 'tmp_132_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_133_2 = sext i32 %tmp_132_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 174 'sext' 'tmp_133_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_6 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_2" [layers_c/conv2d.cpp:26]   --->   Operation 175 'getelementptr' 'Conv2D_2_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_6 = load i14* %Conv2D_2_w_addr_6, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 176 'load' 'Conv2D_2_w_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_129_2_1 = sext i32 %tmp_128_2_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 177 'sext' 'tmp_129_2_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_7 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_2_1" [layers_c/conv2d.cpp:26]   --->   Operation 178 'getelementptr' 'Padding2D_2_array_ad_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_7 = load i16* %Padding2D_2_array_ad_7, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 179 'load' 'Padding2D_2_array_lo_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_12 : Operation 180 [1/1] (2.55ns)   --->   "%tmp_132_2_1 = add i32 7, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 180 'add' 'tmp_132_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_133_2_1 = sext i32 %tmp_132_2_1 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 181 'sext' 'tmp_133_2_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_7 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_2_1" [layers_c/conv2d.cpp:26]   --->   Operation 182 'getelementptr' 'Conv2D_2_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_7 = load i14* %Conv2D_2_w_addr_7, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 183 'load' 'Conv2D_2_w_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_12 : Operation 184 [1/1] (2.55ns)   --->   "%tmp_132_2_2 = add i32 8, %tmp_104" [layers_c/conv2d.cpp:26]   --->   Operation 184 'add' 'tmp_132_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_133_2_2 = sext i32 %tmp_132_2_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 185 'sext' 'tmp_133_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%Conv2D_2_w_addr_8 = getelementptr [576 x i14]* @Conv2D_2_w, i64 0, i64 %tmp_133_2_2" [layers_c/conv2d.cpp:26]   --->   Operation 186 'getelementptr' 'Conv2D_2_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [2/2] (3.25ns)   --->   "%Conv2D_2_w_load_8 = load i14* %Conv2D_2_w_addr_8, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 187 'load' 'Conv2D_2_w_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_12 : Operation 188 [1/1] (2.07ns)   --->   "%tmp2 = add i16 %tmp_109, %output_load_1" [layers_c/conv2d.cpp:26]   --->   Operation 188 'add' 'tmp2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_130_1_1_cast = sext i16 %Padding2D_2_array_lo_4 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 189 'sext' 'tmp_130_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_134_1_1_cast = sext i14 %Conv2D_2_w_load_4 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 190 'sext' 'tmp_134_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_1_1 = mul i30 %tmp_130_1_1_cast, %tmp_134_1_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 191 'mul' 'tmp_135_1_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_137_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_1_1, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 192 'partselect' 'tmp_137_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_130_1_2_cast = sext i16 %Padding2D_2_array_lo_5 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 193 'sext' 'tmp_130_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_134_1_2_cast = sext i14 %Conv2D_2_w_load_5 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 194 'sext' 'tmp_134_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_1_2 = mul i30 %tmp_130_1_2_cast, %tmp_134_1_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 195 'mul' 'tmp_135_1_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_137_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_1_2, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 196 'partselect' 'tmp_137_1_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_6 = load i16* %Padding2D_2_array_ad_6, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 197 'load' 'Padding2D_2_array_lo_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 198 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_6 = load i14* %Conv2D_2_w_addr_6, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 198 'load' 'Conv2D_2_w_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_13 : Operation 199 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_7 = load i16* %Padding2D_2_array_ad_7, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 199 'load' 'Padding2D_2_array_lo_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 200 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_7 = load i14* %Conv2D_2_w_addr_7, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 200 'load' 'Conv2D_2_w_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_129_2_2 = sext i32 %tmp_128_2_2 to i64" [layers_c/conv2d.cpp:26]   --->   Operation 201 'sext' 'tmp_129_2_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%Padding2D_2_array_ad_8 = getelementptr [648 x i16]* @Padding2D_2_array, i64 0, i64 %tmp_129_2_2" [layers_c/conv2d.cpp:26]   --->   Operation 202 'getelementptr' 'Padding2D_2_array_ad_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (3.25ns)   --->   "%Padding2D_2_array_lo_8 = load i16* %Padding2D_2_array_ad_8, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 203 'load' 'Padding2D_2_array_lo_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_13 : Operation 204 [1/2] (3.25ns)   --->   "%Conv2D_2_w_load_8 = load i14* %Conv2D_2_w_addr_8, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 204 'load' 'Conv2D_2_w_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 576> <ROM>
ST_13 : Operation 205 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp_137_1, %tmp_137_0_2" [layers_c/conv2d.cpp:26]   --->   Operation 205 'add' 'tmp7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp_137_0_1, %tmp7" [layers_c/conv2d.cpp:26]   --->   Operation 206 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 207 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp1 = add i16 %tmp2, %tmp6" [layers_c/conv2d.cpp:26]   --->   Operation 207 'add' 'tmp1' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_130_2_cast = sext i16 %Padding2D_2_array_lo_6 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 208 'sext' 'tmp_130_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_134_2_cast = sext i14 %Conv2D_2_w_load_6 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 209 'sext' 'tmp_134_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_2 = mul i30 %tmp_130_2_cast, %tmp_134_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 210 'mul' 'tmp_135_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_137_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_2, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 211 'partselect' 'tmp_137_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_130_2_1_cast = sext i16 %Padding2D_2_array_lo_7 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 212 'sext' 'tmp_130_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_134_2_1_cast = sext i14 %Conv2D_2_w_load_7 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 213 'sext' 'tmp_134_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_2_1 = mul i30 %tmp_130_2_1_cast, %tmp_134_2_1_cast" [layers_c/conv2d.cpp:26]   --->   Operation 214 'mul' 'tmp_135_2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_137_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_2_1, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 215 'partselect' 'tmp_137_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/2] (3.25ns)   --->   "%Padding2D_2_array_lo_8 = load i16* %Padding2D_2_array_ad_8, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 216 'load' 'Padding2D_2_array_lo_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_14 : Operation 217 [1/1] (2.07ns)   --->   "%tmp9 = add i16 %tmp_137_1_2, %tmp_137_1_1" [layers_c/conv2d.cpp:26]   --->   Operation 217 'add' 'tmp9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_130_2_2_cast = sext i16 %Padding2D_2_array_lo_8 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 218 'sext' 'tmp_130_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_134_2_2_cast = sext i14 %Conv2D_2_w_load_8 to i30" [layers_c/conv2d.cpp:26]   --->   Operation 219 'sext' 'tmp_134_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_135_2_2 = mul i30 %tmp_130_2_2_cast, %tmp_134_2_2_cast" [layers_c/conv2d.cpp:26]   --->   Operation 220 'mul' 'tmp_135_2_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_137_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_135_2_2, i32 14, i32 29)" [layers_c/conv2d.cpp:26]   --->   Operation 221 'partselect' 'tmp_137_2_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.80>
ST_16 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %tmp_137_2_2, %tmp_137_2_1" [layers_c/conv2d.cpp:26]   --->   Operation 222 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 223 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp10 = add i16 %tmp_137_2, %tmp11" [layers_c/conv2d.cpp:26]   --->   Operation 223 'add' 'tmp10' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 %tmp9, %tmp10" [layers_c/conv2d.cpp:26]   --->   Operation 224 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 225 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_138_2_2 = add i16 %tmp1, %tmp8" [layers_c/conv2d.cpp:26]   --->   Operation 225 'add' 'tmp_138_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 226 [1/1] (3.25ns)   --->   "store i16 %tmp_138_2_2, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:26]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "br label %2" [layers_c/conv2d.cpp:21]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 6.08>
ST_18 : Operation 228 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:32]   --->   Operation 228 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i16 %output_load to i15" [layers_c/conv2d.cpp:32]   --->   Operation 229 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (2.07ns)   --->   "%tmp_101 = add i16 %Conv2D_2_b_load_cast, %output_load" [layers_c/conv2d.cpp:32]   --->   Operation 230 'add' 'tmp_101' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/1] (1.94ns)   --->   "%tmp_105_cast = add i15 %tmp_39, %tmp_33" [layers_c/conv2d.cpp:35]   --->   Operation 231 'add' 'tmp_105_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_101, i32 15)" [layers_c/conv2d.cpp:35]   --->   Operation 232 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_40, i15 0, i15 %tmp_105_cast" [layers_c/conv2d.cpp:35]   --->   Operation 233 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 8> <Delay = 3.25>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/conv2d.cpp:35]   --->   Operation 234 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:32]   --->   Operation 235 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader6" [layers_c/conv2d.cpp:19]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/conv2d.cpp:17) [24]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', layers_c/conv2d.cpp:17) [24]  (0 ns)
	'getelementptr' operation ('Conv2D_2_b_addr', layers_c/conv2d.cpp:32) [34]  (0 ns)
	'load' operation ('Conv2D_2_b_load', layers_c/conv2d.cpp:32) on array 'Conv2D_2_b' [35]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('Conv2D_2_b_load', layers_c/conv2d.cpp:32) on array 'Conv2D_2_b' [35]  (3.25 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/conv2d.cpp:18) [40]  (0 ns)
	'add' operation ('tmp', layers_c/conv2d.cpp:20) [46]  (2.55 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp3', layers_c/conv2d.cpp:20) [47]  (8.51 ns)

 <State 6>: 5.81ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/conv2d.cpp:19) [50]  (0 ns)
	'add' operation ('tmp_99', layers_c/conv2d.cpp:20) [57]  (2.55 ns)
	'getelementptr' operation ('output_addr11', layers_c/conv2d.cpp:20) [59]  (0 ns)
	'store' operation (layers_c/conv2d.cpp:20) of constant 0 on array 'output_r' [60]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_load', layers_c/conv2d.cpp:32) on array 'output_r' [204]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp5', layers_c/conv2d.cpp:26) [79]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp5_1', layers_c/conv2d.cpp:26) [117]  (8.51 ns)

 <State 10>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_132_0_1', layers_c/conv2d.cpp:26) [97]  (2.55 ns)
	'getelementptr' operation ('Conv2D_2_w_addr_1', layers_c/conv2d.cpp:26) [99]  (0 ns)
	'load' operation ('Conv2D_2_w_load_1', layers_c/conv2d.cpp:26) on array 'Conv2D_2_w' [100]  (3.25 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[89] ('tmp_108', layers_c/conv2d.cpp:26) [89]  (6.38 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('tmp_135_0_1', layers_c/conv2d.cpp:26) [102]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[140] ('tmp_135_1_1', layers_c/conv2d.cpp:26) [140]  (6.38 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('tmp_135_2', layers_c/conv2d.cpp:26) [166]  (6.38 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[190] ('tmp_135_2_2', layers_c/conv2d.cpp:26) [190]  (6.38 ns)

 <State 16>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp11', layers_c/conv2d.cpp:26) [197]  (0 ns)
	'add' operation ('tmp10', layers_c/conv2d.cpp:26) [198]  (3.9 ns)
	'add' operation ('tmp8', layers_c/conv2d.cpp:26) [199]  (0 ns)
	'add' operation ('tmp_138_2_2', layers_c/conv2d.cpp:26) [200]  (3.9 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation (layers_c/conv2d.cpp:26) of variable 'tmp_138_2_2', layers_c/conv2d.cpp:26 on array 'output_r' [201]  (3.25 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'load' operation ('output_load', layers_c/conv2d.cpp:32) on array 'output_r' [204]  (3.25 ns)
	'add' operation ('tmp_101', layers_c/conv2d.cpp:32) [206]  (2.08 ns)
	'select' operation ('p_tmp_s', layers_c/conv2d.cpp:35) [209]  (0.754 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation (layers_c/conv2d.cpp:32) of variable 'p_tmp_cast', layers_c/conv2d.cpp:35 on array 'output_r' [211]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
