module sixteenbitshifter(
    input clk,  // clock
    input rst,  // reset
    input a[16],
    input b[16],
    input alufn[6],
    output out[16]
){

    always{
        out = 0;

        case(alufn[1-:2]){
            b00: out = a << b[3-:4];
            b01: out = a >> b[3-:4];
            b11: out = $signed(a) >>> b[3-:4];
        }
    }
}