<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.3/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>ctrl.rpt</ascFile><devFile>C:/Xilinx/14.3/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>ctrl.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="12- 4-2012" design="ctrl" device="XC9572XL" eqnType="1" pkg="PC44" speed="-5" status="1" statusStr="Successful" swVersion="P.40xd" time="  2:53PM" version="1.0"/><inputs id="trig"/><inputs id="sendDone"/><inputs id="rcvDone"/><inputs id="timeout"/><inputs id="checkOK"/><inputs id="lastKey"/><global_inputs id="clk" pinnum="GCK1" use="GCK1" userloc="5"/><global_inputs id="reset" pinnum="GSR" use="GSR" userloc="39"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="send" use="O"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="clk" use="GCK"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9" signal="count1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC2_PIN35" pinnum="35" signal="nextKey" use="O"/><pin id="FB2_MC5_PIN36" pinnum="36" signal="trig" use="I"/><pin id="FB2_MC6_PIN37" pinnum="37" signal="checkOK" use="I"/><pin id="FB2_MC8_PIN38" pinnum="38"/><pin id="FB2_MC9_PIN39" pinnum="39" signal="reset" use="GSRI_SPECSIG"/><pin id="FB2_MC11_PIN40" pinnum="40"/><pin id="FB2_MC14_PIN42" pinnum="42"/><pin id="FB2_MC15_PIN43" pinnum="43"/><pin id="FB2_MC17_PIN44" pinnum="44" signal="nextSig" use="b_SPECSIG"/><pin id="FB3_MC2_PIN11" pinnum="11" signal="rand" use="O"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13" signal="rcvDone" use="I"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19" signal="timerstart" use="O"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC16_PIN24" pinnum="24"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN25" pinnum="25"/><pin id="FB4_MC5_PIN26" pinnum="26"/><pin id="FB4_MC8_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28" signal="sendDone" use="I"/><pin id="FB4_MC14_PIN29" pinnum="29" signal="lastKey" use="I"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34" signal="timeout" use="I"/><fblock id="FB1" inputUse="8" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="2" signal="send"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16" sigUse="6" signal="state_FSM_FFd2"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9" sigUse="8" signal="count1_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3"/></macrocell><macrocell id="FB1_MC18" sigUse="8" signal="count0_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4"/></macrocell><fbinput id="FB1_I1" signal="count0_SPECSIG"/><fbinput id="FB1_I2" signal="count1_SPECSIG"/><fbinput id="FB1_I3" signal="rcvDone"/><fbinput id="FB1_I4" signal="reset"/><fbinput id="FB1_I5" signal="state_FSM_FFd1"/><fbinput id="FB1_I6" signal="state_FSM_FFd2"/><fbinput id="FB1_I7" signal="state_FSM_FFd3"/><fbinput id="FB1_I8" signal="timeout"/><pterm id="FB1_2_1"><signal id="state_FSM_FFd3" negated="ON"/><signal id="state_FSM_FFd2"/></pterm><pterm id="FB1_16_1"><signal id="state_FSM_FFd3" negated="ON"/><signal id="state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="rcvDone"/></pterm><pterm id="FB1_16_3"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/><signal id="timeout"/></pterm><pterm id="FB1_17_1"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2" negated="ON"/><signal id="state_FSM_FFd1" negated="ON"/><signal id="count1_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG" negated="ON"/><signal id="rcvDone" negated="ON"/><signal id="timeout"/></pterm><pterm id="FB1_17_3"><signal id="reset" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2" negated="ON"/><signal id="state_FSM_FFd1" negated="ON"/><signal id="count0_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="count0_SPECSIG" negated="ON"/><signal id="rcvDone" negated="ON"/><signal id="timeout"/></pterm><pterm id="FB1_18_3"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd1" negated="ON"/><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG" negated="ON"/><signal id="rcvDone" negated="ON"/><signal id="timeout"/></pterm><pterm id="FB1_18_4"><signal id="reset" negated="ON"/></pterm><equation id="send"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="state_FSM_FFd2" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/><eq_pterm ptindx="FB1_16_3"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="count1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB1_17_3"/></ce><prld ptindx="GND"/></equation><equation id="count0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB1_18_4"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="8" pinUse="4"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35" sigUse="2" signal="nextKey"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44" sigUse="4" signal="nextSig"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18" sigUse="6" signal="state_FSM_FFd1"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="checkOK"/><fbinput id="FB2_I2" signal="lastKey"/><fbinput id="FB2_I3" signal="nextSig"/><fbinput id="FB2_I4" signal="rcvDone"/><fbinput id="FB2_I5" signal="reset"/><fbinput id="FB2_I6" signal="state_FSM_FFd1"/><fbinput id="FB2_I7" signal="state_FSM_FFd2"/><fbinput id="FB2_I8" signal="state_FSM_FFd3"/><pterm id="FB2_2_1"><signal id="state_FSM_FFd1"/><signal id="nextSig"/></pterm><pterm id="FB2_17_1"><signal id="reset" negated="ON"/><signal id="state_FSM_FFd1"/><signal id="lastKey" negated="ON"/><signal id="checkOK" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="rcvDone"/></pterm><pterm id="FB2_18_2"><signal id="state_FSM_FFd1"/><signal id="lastKey" negated="ON"/><signal id="checkOK" negated="ON"/></pterm><equation id="nextKey"><d2><eq_pterm ptindx="FB2_2_1"/></d2></equation><equation id="nextSig" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="clk"/></clk><ce><eq_pterm ptindx="FB2_17_1"/></ce><prld ptindx="GND"/></equation><equation id="state_FSM_FFd1" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="7" pinUse="3"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11" sigUse="2" signal="rand"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19" sigUse="2" signal="timerstart"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18" sigUse="7" signal="state_FSM_FFd3"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3"/></macrocell><fbinput id="FB3_I1" signal="rcvDone"/><fbinput id="FB3_I2" signal="sendDone"/><fbinput id="FB3_I3" signal="state_FSM_FFd1"/><fbinput id="FB3_I4" signal="state_FSM_FFd2"/><fbinput id="FB3_I5" signal="state_FSM_FFd3"/><fbinput id="FB3_I6" signal="timeout"/><fbinput id="FB3_I7" signal="trig"/><pterm id="FB3_2_1"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="state_FSM_FFd3" negated="ON"/><signal id="state_FSM_FFd2"/></pterm><pterm id="FB3_18_1"><signal id="state_FSM_FFd3" negated="ON"/><signal id="state_FSM_FFd2"/><signal id="sendDone"/></pterm><pterm id="FB3_18_2"><signal id="trig"/><signal id="state_FSM_FFd3" negated="ON"/><signal id="state_FSM_FFd2" negated="ON"/><signal id="state_FSM_FFd1" negated="ON"/></pterm><pterm id="FB3_18_3"><signal id="state_FSM_FFd3"/><signal id="state_FSM_FFd2"/><signal id="rcvDone" negated="ON"/><signal id="timeout" negated="ON"/></pterm><equation id="rand"><d2><eq_pterm ptindx="FB3_2_1"/></d2></equation><equation id="timerstart"><d2><eq_pterm ptindx="FB3_14_1"/></d2></equation><equation id="state_FSM_FFd3" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/><eq_pterm ptindx="FB3_18_3"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="0" pinUse="3"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'ctrl.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-5-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="count1_SPECSIG" value="count&lt;1&gt;"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="count0_SPECSIG" value="count&lt;0&gt;"/></document>
