// write the simulation file of the module: eliminate.v
/*
module eliminate(
    input clk, // æ—¶é’Ÿä¿¡å·
    input [2:0] board[0:7][0:7], // å½“å‰æ£‹ç›˜
    input [3:0] x, // å…‰æ ‡ï¿??åœ¨çš„å•å…ƒæ ¼çš„xåæ ‡
    input [3:0] y, // å…‰æ ‡ï¿??åœ¨çš„å•å…ƒæ ¼çš„yåæ ‡
    input confirm, // æ“ä½œå‰æ˜¯å¦ç¡®ï¿??
    output [2:0]reg new_board[0:7][0:7], // æ–°æ£‹ï¿??
    );
*/
`timescale 1ns/1ns
module eliminate_tb();
    // Testbench code goes here
    reg clk;
    reg [191:0] board;
    reg [3:0] x;
    reg [3:0] y;
    reg confirm;
    wire [191:0] new_board;
    integer i, j;

    eliminate uut(
        .clk(clk),
        .board(board),
        .x(x),
        .y(y),
        .confirm(confirm),
        .new_board(new_board)
    );
    always @(*) begin
        board = new_board;
    end
    initial begin
        clk = 1'b0;
        forever #5 clk = ~clk;
    end
    initial begin
        for(i = 0; i < 8; i = i + 1) begin
            for(j = 0; j < 8; j = j + 1) begin
                board[(i * 8 + j) * 3 +: 3] = i;
            end
        end 
        x <= 4'b0000;
        y <= 4'b0000;
        confirm = 1'b0;
        #200;
        confirm = 1'b1;
        #50;
        x = 4'b0001;
        y = 4'b0011;
        confirm = 1'b0;
        #200;
        confirm = 1'b1;
        #50;
        x = 4'b0010;
        y = 4'b0101;
        confirm = 1'b0;
        #200;
        confirm = 1'b1;
        #50;
    end
endmodule

