<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2mips_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Jaidev Patwardhan</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *          Zhengxing Li</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *          Deyuan Guo</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2faults_8hh.html">arch/mips/faults.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2pra__constants_8hh.html">arch/mips/pra_constants.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;debug/MipsPRA.hh&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a7edb5fe30d2ca7633281814301bb2bbd">   49</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html">MipsFaultBase::FaultVals</a> <a class="code" href="namespaceMipsISA.html#a7edb5fe30d2ca7633281814301bb2bbd">FaultVals</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#abeef1f7d45f32a94e362c382a52dac2a">   51</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;SystemCallFault&gt;::vals</a> =</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    { <span class="stringliteral">&quot;Syscall&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927aa0d9c233099bf39d2938363264d7f896">ExcCodeSys</a> };</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#aa7f6af252b6271a277e9aeaf52b178eb">   54</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;ReservedInstructionFault&gt;::vals</a> =</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    { <span class="stringliteral">&quot;Reserved Instruction Fault&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a017e2889b719a1f071f6ecbf32cec5cf">ExcCodeRI</a> };</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a6645ca5855e1d3953cf7222ac17f6b02">   57</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;ThreadFault&gt;::vals</a> =</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    { <span class="stringliteral">&quot;Thread Fault&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#ace91482794e29790d2d9f6e6dc0b35d2">   60</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;IntegerOverflowFault&gt;::vals</a> =</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    { <span class="stringliteral">&quot;Integer Overflow Exception&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927adf50067343fb5be3db697d8da1c0c2c1">ExcCodeOv</a> };</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a26a9a4e680a708fecf6ef4aff12f7a73">   63</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;TrapFault&gt;::vals</a> =</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    { <span class="stringliteral">&quot;Trap&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a4b7d3490ae2021ced324f205ca324feb">ExcCodeTr</a> };</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#afc1f1ff24926d82d6fd017c5476ce2d8">   66</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;BreakpointFault&gt;::vals</a> =</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    { <span class="stringliteral">&quot;Breakpoint&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a5fed0d50ac9d9bf0baa6e001d77d2553">ExcCodeBp</a> };</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a65d7f6be3661b1e526e2d14b281d0415">   69</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;DspStateDisabledFault&gt;::vals</a> =</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    { <span class="stringliteral">&quot;DSP Disabled Fault&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a7ebbaf36bbf76abe25b2a8471a618e1f">   72</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;MachineCheckFault&gt;::vals</a> =</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    { <span class="stringliteral">&quot;Machine Check&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a4443c0db93c1e67fe2c8ce5be4d74f62">ExcCodeMCheck</a> };</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#af96479169885871d6e6aa976e45a2eb9">   75</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;ResetFault&gt;::vals</a> =</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    { <span class="stringliteral">&quot;Reset Fault&quot;</span>, 0x000, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a0f2d1483f750d129b27c6bafe4ec320d">   78</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;SoftResetFault&gt;::vals</a> =</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    { <span class="stringliteral">&quot;Soft Reset Fault&quot;</span>, 0x000, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a9c5bcec14828e499893365e4face9fb2">   81</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;NonMaskableInterrupt&gt;::vals</a> =</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    { <span class="stringliteral">&quot;Non Maskable Interrupt&quot;</span>, 0x000, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a314d68b8ebdd788264476b678df462ad">   84</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;CoprocessorUnusableFault&gt;::vals</a> =</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    { <span class="stringliteral">&quot;Coprocessor Unusable Fault&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927ad69324988bf57f12a898091d000b2bde">ExcCodeCpU</a> };</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a4f7e715112591a8dffed202e31d6b5fb">   87</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;InterruptFault&gt;::vals</a> =</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    { <span class="stringliteral">&quot;Interrupt&quot;</span>, 0x000, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a57c01c547365de8e56aeb3ae6941816e">ExcCodeInt</a> };</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a9a4887d173d6a3e17d81398a27e6f912">   90</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;AddressErrorFault&gt;::vals</a> =</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    { <span class="stringliteral">&quot;Address Error&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#acbdcf73f238fef8c6eb3c410fcb44908">   93</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;TlbInvalidFault&gt;::vals</a> =</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    { <span class="stringliteral">&quot;Invalid TLB Entry Exception&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#a367594f2f535301ba81531914e91199c">   96</a></span>&#160;<span class="keyword">template</span> &lt;&gt; FaultVals <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;TlbRefillFault&gt;::vals</a> =</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    { <span class="stringliteral">&quot;TLB Refill Exception&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">ExcCodeDummy</a> };</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFault.html#ab697620c9016aade00460ee092c1dcc2">   99</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <a class="code" href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html">MipsFaultBase::FaultVals</a> <a class="code" href="classMipsISA_1_1MipsFault.html">MipsFault&lt;TlbModifiedFault&gt;::vals</a> =</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    { <span class="stringliteral">&quot;TLB Modified Exception&quot;</span>, 0x180, <a class="code" href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a2cf3f1354476e7a2a6d0e51af0037e23">ExcCodeMod</a> };</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFaultBase.html#a85d9abe4e153b84a4e53362a1f81d656">  103</a></span>&#160;<a class="code" href="classMipsISA_1_1MipsFaultBase.html#a85d9abe4e153b84a4e53362a1f81d656">MipsFaultBase::setExceptionState</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint8_t <a class="code" href="namespaceMipsISA.html#a1c1533ef73a478736f72490f755fddd6">excCode</a>)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// modify SRS Ctl - Save CSS, put ESS into CSS</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">if</span> (status.exl != 1 &amp;&amp; status.bev != 1) {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="comment">// SRS Ctl is modified only if Status_EXL and Status_BEV are not set</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        SRSCtlReg srsCtl = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        srsCtl.pss = srsCtl.css;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        srsCtl.css = srsCtl.ess;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>, srsCtl);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// set EXL bit (don&#39;t care if it is already set!)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    status.exl = 1;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// write EPC</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;PC: %s\n&quot;</span>, pc);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">bool</span> delay_slot = pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">MachInst</a>) != pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac2ff554f7ecca514d233ff74b9e9fe3f">MISCREG_EPC</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>() - (delay_slot ? <span class="keyword">sizeof</span>(<a class="code" href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">MachInst</a>) : 0));</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// Set Cause_EXCCODE field</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    CauseReg cause = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    cause.excCode = <a class="code" href="namespaceMipsISA.html#a1c1533ef73a478736f72490f755fddd6">excCode</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    cause.bd = delay_slot ? 1 : 0;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    cause.ce = 0;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>, cause);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classMipsISA_1_1MipsFaultBase.html#ab817b7db111e75a77ce455b297f57145">  135</a></span>&#160;<a class="code" href="classMipsISA_1_1MipsFaultBase.html#ab817b7db111e75a77ce455b297f57145">MipsFaultBase::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Fault %s encountered.\n&quot;</span>, <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>());</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="classMipsISA_1_1MipsFaultBase.html#a85d9abe4e153b84a4e53362a1f81d656">setExceptionState</a>(tc, <a class="code" href="classMipsISA_1_1MipsFaultBase.html#a670f3223749934c9964a69c54d620caf">code</a>());</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="classMipsISA_1_1MipsFaultBase.html#ad0094058b27343717e5f25dfca15b541">vect</a>(tc));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Fault %s encountered.\n&quot;</span>, <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>());</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ResetFault.html#a2b3f5eb286342f41c76a36e0506b4f45">  147</a></span>&#160;<a class="code" href="classMipsISA_1_1ResetFault.html#a2b3f5eb286342f41c76a36e0506b4f45">ResetFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;%s encountered.\n&quot;</span>, <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>());</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="comment">/* All reset activity must be invoked from here */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> handler = <a class="code" href="classMipsISA_1_1MipsFaultBase.html#ad0094058b27343717e5f25dfca15b541">vect</a>(tc);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(handler);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;ResetFault::invoke : PC set to %x&quot;</span>, handler);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Set Coprocessor 1 (Floating Point) To Usable</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    status.cu.cu1 = 1;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classMipsISA_1_1SoftResetFault.html#a19a26b181c7fd3d8c64d84c017836b5d">  164</a></span>&#160;<a class="code" href="classMipsISA_1_1SoftResetFault.html#a19a26b181c7fd3d8c64d84c017836b5d">SoftResetFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Soft reset not implemented.\n&quot;</span>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classMipsISA_1_1NonMaskableInterrupt.html#a71575e88fc6680a4b00d7acf38bce300">  170</a></span>&#160;<a class="code" href="classMipsISA_1_1NonMaskableInterrupt.html#a71575e88fc6680a4b00d7acf38bce300">NonMaskableInterrupt::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Non maskable interrupt not implemented.\n&quot;</span>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <span class="comment">// namespace MipsISA</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MipsISA::MISCREG_CAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00186">registers.hh:186</a></div></div>
<div class="ttc" id="classMipsISA_1_1MipsFaultBase_html_a670f3223749934c9964a69c54d620caf"><div class="ttname"><a href="classMipsISA_1_1MipsFaultBase.html#a670f3223749934c9964a69c54d620caf">MipsISA::MipsFaultBase::code</a></div><div class="ttdeci">virtual ExcCode code() const =0</div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MipsISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00181">registers.hh:181</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a4443c0db93c1e67fe2c8ce5be4d74f62"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a4443c0db93c1e67fe2c8ce5be4d74f62">MipsISA::ExcCodeMCheck</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00071">faults.hh:71</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classMipsISA_1_1NonMaskableInterrupt_html_a71575e88fc6680a4b00d7acf38bce300"><div class="ttname"><a href="classMipsISA_1_1NonMaskableInterrupt.html#a71575e88fc6680a4b00d7acf38bce300">MipsISA::NonMaskableInterrupt::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00170">faults.cc:170</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1c1533ef73a478736f72490f755fddd6"><div class="ttname"><a href="namespaceMipsISA.html#a1c1533ef73a478736f72490f755fddd6">MipsISA::excCode</a></div><div class="ttdeci">Bitfield&lt; 6, 2 &gt; excCode</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00198">pra_constants.hh:198</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927ad69324988bf57f12a898091d000b2bde"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927ad69324988bf57f12a898091d000b2bde">MipsISA::ExcCodeCpU</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae447ca8dbe95711e74896649e018d11d"><div class="ttname"><a href="namespaceMipsISA.html#ae447ca8dbe95711e74896649e018d11d">MipsISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a1855a1241b4d5115f1a6e363d7e4c81d">MipsISA::ExcCodeDummy</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00052">faults.hh:52</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classFaultBase_html_a70d24f6fcbc429e1b3941e84a754c38e"><div class="ttname"><a href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase::name</a></div><div class="ttdeci">virtual FaultName name() const =0</div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ac2ff554f7ecca514d233ff74b9e9fe3f"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac2ff554f7ecca514d233ff74b9e9fe3f">MipsISA::MISCREG_EPC</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00188">registers.hh:188</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="classMipsISA_1_1MipsFaultBase_html_ad0094058b27343717e5f25dfca15b541"><div class="ttname"><a href="classMipsISA_1_1MipsFaultBase.html#ad0094058b27343717e5f25dfca15b541">MipsISA::MipsFaultBase::vect</a></div><div class="ttdeci">FaultVect vect(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00100">faults.hh:100</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a5fed0d50ac9d9bf0baa6e001d77d2553"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a5fed0d50ac9d9bf0baa6e001d77d2553">MipsISA::ExcCodeBp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00063">faults.hh:63</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a017e2889b719a1f071f6ecbf32cec5cf"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a017e2889b719a1f071f6ecbf32cec5cf">MipsISA::ExcCodeRI</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00064">faults.hh:64</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927adf50067343fb5be3db697d8da1c0c2c1"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927adf50067343fb5be3db697d8da1c0c2c1">MipsISA::ExcCodeOv</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00066">faults.hh:66</a></div></div>
<div class="ttc" id="arch_2mips_2faults_8hh_html"><div class="ttname"><a href="arch_2mips_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classMipsISA_1_1MipsFaultBase_html_ab817b7db111e75a77ce455b297f57145"><div class="ttname"><a href="classMipsISA_1_1MipsFaultBase.html#ab817b7db111e75a77ce455b297f57145">MipsISA::MipsFaultBase::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00135">faults.cc:135</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="classMipsISA_1_1MipsFault_html"><div class="ttname"><a href="classMipsISA_1_1MipsFault.html">MipsISA::MipsFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00110">faults.hh:110</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927aa0d9c233099bf39d2938363264d7f896"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927aa0d9c233099bf39d2938363264d7f896">MipsISA::ExcCodeSys</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00062">faults.hh:62</a></div></div>
<div class="ttc" id="classMipsISA_1_1ResetFault_html_a2b3f5eb286342f41c76a36e0506b4f45"><div class="ttname"><a href="classMipsISA_1_1ResetFault.html#a2b3f5eb286342f41c76a36e0506b4f45">MipsISA::ResetFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00147">faults.cc:147</a></div></div>
<div class="ttc" id="mips_2pra__constants_8hh_html"><div class="ttname"><a href="mips_2pra__constants_8hh.html">pra_constants.hh</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="namespaceMipsISA_html_a7edb5fe30d2ca7633281814301bb2bbd"><div class="ttname"><a href="namespaceMipsISA.html#a7edb5fe30d2ca7633281814301bb2bbd">MipsISA::FaultVals</a></div><div class="ttdeci">MipsFaultBase::FaultVals FaultVals</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00049">faults.cc:49</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a4b7d3490ae2021ced324f205ca324feb"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a4b7d3490ae2021ced324f205ca324feb">MipsISA::ExcCodeTr</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00067">faults.hh:67</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="structMipsISA_1_1MipsFaultBase_1_1FaultVals_html"><div class="ttname"><a href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html">MipsISA::MipsFaultBase::FaultVals</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00079">faults.hh:79</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a57c01c547365de8e56aeb3ae6941816e"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a57c01c547365de8e56aeb3ae6941816e">MipsISA::ExcCodeInt</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00054">faults.hh:54</a></div></div>
<div class="ttc" id="classMipsISA_1_1MipsFaultBase_html_a85d9abe4e153b84a4e53362a1f81d656"><div class="ttname"><a href="classMipsISA_1_1MipsFaultBase.html#a85d9abe4e153b84a4e53362a1f81d656">MipsISA::MipsFaultBase::setExceptionState</a></div><div class="ttdeci">void setExceptionState(ThreadContext *, uint8_t)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00103">faults.cc:103</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad43f4a3d746964b8c39ca20951bbd927a2cf3f1354476e7a2a6d0e51af0037e23"><div class="ttname"><a href="namespaceMipsISA.html#ad43f4a3d746964b8c39ca20951bbd927a2cf3f1354476e7a2a6d0e51af0037e23">MipsISA::ExcCodeMod</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8hh_source.html#l00055">faults.hh:55</a></div></div>
<div class="ttc" id="classMipsISA_1_1SoftResetFault_html_a19a26b181c7fd3d8c64d84c017836b5d"><div class="ttname"><a href="classMipsISA_1_1SoftResetFault.html#a19a26b181c7fd3d8c64d84c017836b5d">MipsISA::SoftResetFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2faults_8cc_source.html#l00164">faults.cc:164</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MipsISA::MISCREG_SRSCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00183">registers.hh:183</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
