# ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰  
*Edusemi-Plus/archive/in2001/VSRAM_2001.md*  
æœ€çµ‚æ›´æ–°: 2025-07-27  

---

## æ¦‚è¦ / **Overview**

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€2001å¹´ã«é‡ç”£ã•ã‚ŒãŸ**ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰**ã®æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ã§ã‚ã‚‹ã€‚64M DRAMç¬¬3ä¸–ä»£ãƒ—ãƒ­ã‚»ã‚¹ã‚’æµç”¨ã—ã€å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã«ã‚ˆã‚ŠSRAMçš„ã«å‹•ä½œã•ã›ãŸæœ¬è£½å“ã¯ã€**ä¸–ç•Œåˆã®ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ï¼ˆSHARPè£½ï¼‰**ã«æ­è¼‰ã•ã‚ŒãŸã€‚

This document archives the technology of a pseudo-SRAM (VSRAM) product mass-produced in 2001. Based on a 64M DRAM 3rd-generation process with internal refresh logic, it was adopted in the world's first camera-equipped mobile phone (by SHARP).

---

## 1. åŸºæœ¬æ§‹æˆã¨ç‰¹å¾´ / **Architecture and Features**

- **ãƒ—ãƒ­ã‚»ã‚¹æµç”¨ / Process Reuse**ï¼š64M DRAMï¼ˆç¬¬3ä¸–ä»£, 0.25Î¼mï¼‰ã‚’ãã®ã¾ã¾é©ç”¨  
  â†’ Reused 0.25Î¼m 64M DRAM process as-is

- **å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ / Internal Refresh Logic**ï¼šç–‘ä¼¼SRAMã¨ã—ã¦æ©Ÿèƒ½  
  â†’ SRAM-like operation through auto-refresh mechanism

- **ç”¨é€” / Application**ï¼šä¸–ç•Œåˆã®ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ã«æ­è¼‰  
  â†’ Used in SHARPâ€™s first-in-world camera-equipped mobile phone

- **ä½æ¶ˆè²»é›»åŠ› / Low Power**ï¼šãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ï¼ˆpause refreshï¼‰ã«ã‚ˆã‚‹å¾…æ©Ÿé›»åŠ›ã®æŠ‘åˆ¶  
  â†’ Power-saving via extended refresh intervals

- **é«˜æ¸©å¯¾å¿œ / High-Temperature Operation**ï¼š85â„ƒ â†’ **90â„ƒä¿è¨¼ã¸æ‹¡å¼µ**  
  â†’ Guaranteed memory operation up to 90Â°C

---

## 2. åˆæœŸé‡ç”£æ™‚ã®èª²é¡Œã¨å¯¾ç­– / **Startup Challenges and Solutions**

### â— æ­©ç•™ã¾ã‚Šï¼š**30%å°ã‹ã‚‰ã®ç«‹ã¡ä¸Šã’**  
â†’ ç­†è€…ï¼ˆå½“æ™‚29æ­³ï¼‰ãŒæŠ•å…¥ã•ã‚Œã€ãƒ—ãƒ­ã‚»ã‚¹èª²é¡Œã®è§£æ±ºã«å¾“äº‹  
â†’ Initial yield was only ~30%. The author (age 29 at the time) was assigned to lead improvement.

---

### 2.1 ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã«ã‚ˆã‚‹ä¿æŒä¸è‰¯  
**Retention failure due to extended pause refresh**

**èª²é¡Œ / Problem**ï¼š
- ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å‘¨æœŸã‚’é™ç•Œã¾ã§å»¶ã°ã—ã€ä½æ¶ˆè²»é›»åŠ›åŒ–  
- 90â„ƒä¿è¨¼ã«ã‚ˆã£ã¦**ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ãŒå¢—åŠ **ã—ã€ä¿æŒæ™‚é–“ãŒä¸è¶³  
- Pause refresh for low-power â†’ higher temperature â†’ increased junction leakage â†’ data loss

**å¯¾ç­– / Solution**ï¼š
- **HFç³»æ´—æµ„å›æ•°ã®æœ€å°åŒ–**ï¼ˆGate-OXå½¢æˆå¾Œã®è†œæ¸›ã‚Šé˜²æ­¢ï¼‰  
  â†’ Reduced HF wet clean steps to preserve gate oxide thickness  
- **ãƒãƒƒã‚¯ãƒã‚¤ã‚¢ã‚¹ Vbs = -1V â†’ -3V**ï¼ˆãƒªãƒ¼ã‚¯é›»æµæŠ‘åˆ¶ï¼‰  
  â†’ Increased back-bias to suppress junction leakage  

---

### 2.2 WSAå¾Œã®ã‚²ãƒ¼ãƒˆè†œæ®‹è†œç¢ºä¿ / **Preserving Gate Oxide after WSA**

- WSAï¼ˆWordline Sidewall Afterï¼‰å¾Œã€**ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã«ã‚²ãƒ¼ãƒˆè†œæ®‹è†œã‚’ç¢ºä¿**  
- ç‰¹ã«**ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼ˆSNCï¼‰å´ã®ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã§ãƒ€ãƒ¡ãƒ¼ã‚¸é˜²æ­¢ãŒé‡è¦**  
- In contrast to 643rd (64M DRAM Gen3), where dry ashing was replaced by wet clean,  
  ä»Šå›ã¯**ã‚¦ã‚¨ãƒƒãƒˆå‡¦ç†ãã®ã‚‚ã®ã‚’å‰Šæ¸›**ã—ã€**é…¸åŒ–è†œã®éå‰°é™¤å»ã‚’é˜²æ­¢**

---

### 2.3 ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ / **Disturb Refresh Failures**

**èª²é¡Œ / Problem**ï¼š
- 0.25Î¼mã§ã®SCEï¼ˆShort Channel Effectï¼‰ã«ã‚ˆã‚Šã€ã‚»ãƒ«åè»¢ï¼ˆdisturbï¼‰ç™ºç”Ÿ  
- Cell inversion due to SCE-related leakage under disturb conditions

**å¯¾ç­– / Solution**ï¼š
- **ã‚²ãƒ¼ãƒˆå¯¸æ³•ã®ä¸­å¿ƒå€¤ç®¡ç†**ã‚’å¼·åŒ–  
  â†’ Tightened control of gate CD (Critical Dimension) center values  

---

### 3. æ¬¡ä¸–ä»£VSRAMã®æ¤œè¨ã¨ä¸æ¡ç”¨åˆ¤æ–­ï¼ˆ0.18Î¼mä¸–ä»£ï¼‰

#### ğŸ§ª 0.18Î¼mä¸–ä»£VSRAMï¼ˆNANYA / æ±èŠãƒ—ãƒ­ã‚»ã‚¹ï¼‰ã®æ¤œè¨

æ¬¡ä¸–ä»£VSRAMã¨ã—ã¦ã€NANYAè£½ 0.18Î¼m DRAMãƒ—ãƒ­ã‚»ã‚¹ï¼ˆæ±èŠç³»ï¼‰ã®é©ç”¨ã‚’æ¤œè¨ã—ãŸãŒã€ä»¥ä¸‹ã®æŠ€è¡“çš„èª²é¡Œã«ã‚ˆã‚Šæ¡ç”¨ã‚’æ–­å¿µã—ãŸã€‚

- **ãƒˆãƒ¬ãƒ³ãƒã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ **ã«ã‚ˆã‚Šã€ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ã®**ã‚½ãƒ¼ã‚¹ãƒ‰ãƒ¬ã‚¤ãƒ³ã®ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³é¢ç©ãŒå¤§ãã**ã€é«˜æ¸©æ™‚ã®**ãƒªãƒ¼ã‚¯é›»æµãŒå¢—åŠ **  
- é«˜æ¸©90â„ƒä¿è¨¼ã‚’è¦æ±‚ã™ã‚‹ãƒ¢ãƒã‚¤ãƒ«ç”¨é€”ã«ãŠã„ã¦ã€**ä¿æŒæ™‚é–“ãŒååˆ†ã«ç¢ºä¿ã§ããªã‹ã£ãŸ**
- Pause Refreshæ¡ä»¶ã‚’æº€ãŸã›ãšã€å®Ÿè£…ã«é©ã•ãªã„ã¨åˆ¤æ–­

---

#### ğŸ§ª Mosysç¤¾ 1T-SRAMãƒã‚¯ãƒ­ã®æ¤œè¨ï¼ˆå‚è€ƒè¨˜éŒ²ï¼‰

- **Mosysç¤¾ã®1T-SRAM**ã‚’ã€å›è·¯ãƒã‚¯ãƒ­ã¨ã—ã¦0.18Î¼mãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ä¸Šã§ã®é©ç”¨ã‚’æ¤œè¨
- DRAMã‚»ãƒ«ä¸è¦ãƒ»ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è¦ã®æ§‹é€ ã«ã‚ˆã‚Šã€**ç°¡ä¾¿ãªã‚¤ãƒ³ãƒ—ãƒªå¯èƒ½æ€§**ãŒæœŸå¾…ã•ã‚ŒãŸ
- ã—ã‹ã—ã€ç­†è€…ã¯å½“æ™‚**é«˜è€åœ§ã‚¤ãƒ³ãƒ†ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ¥­å‹™**ã«å¾“äº‹ã—ã¦ãŠã‚Šã€**å·¥æ•°ç¢ºä¿ã§ããšã€æœ¬æ ¼æ¤œè¨ã«ã¯è‡³ã‚‰ãªã‹ã£ãŸ**

> æ¤œè¨ã®ã¿ã§çµ‚äº†ã—ãŸãŒã€SRAMãƒã‚¯ãƒ­ã¨ã—ã¦ã®æŸ”è»Ÿæ€§ã¨ç°¡æ˜“æ€§ã¯ä»Šå¾Œã®å‚è€ƒã«ãªã‚Šã†ã‚‹æ§‹é€ ã§ã‚ã£ãŸã€‚

---

## 4. é–¢é€£ãƒªãƒ³ã‚¯ / **Related Link**

ğŸ“‚ **64M DRAMç«‹ã¡ä¸Šã’æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ1998å¹´ï¼‰**  
ğŸ“„ [`DRAM_Startup_64M_1998.md`](../in1998/DRAM_Startup_64M_1998.md)

- **æ—¥æœ¬èª**ï¼š64M DRAMï¼ˆç¬¬3ä¸–ä»£ / 0.25Î¼mï¼‰ã®é‡ç”£ç«‹ã¡ä¸Šã’ã«é–¢ã™ã‚‹å®Ÿä½“é¨“ã¨æŠ€è¡“èª²é¡Œã‚’è¨˜éŒ²ã€‚ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶ã®å±•é–‹ã€ä¸è‰¯è§£æï¼ˆPause Refreshï¼‰ã€ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã®æå‚·åˆ¶å¾¡ãªã©ã‚’è©³ç´°ã«è¨˜è¿°ã€‚  
- **English**ï¼šTechnical archive of 64M DRAM (3rd generation / 0.25Î¼m) production startup, including real-world experiences and issues such as pause refresh failures, gate oxide damage control, and yield improvement strategies.

---
