// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module complex_mag_stream_pown_generic_float_s (
        ap_clk,
        ap_rst,
        base_r,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [31:0] base_r;
output  [31:0] ap_return;

wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_address0;
wire   [55:0] pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0;
wire   [51:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0;
wire   [48:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0;
wire   [43:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
wire   [8:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
wire   [26:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [4:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
reg   [7:0] bs_exp_reg_1396;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] bs_exp_reg_1396_pp0_iter1_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter2_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter3_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter4_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter5_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter6_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter7_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter8_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter9_reg;
reg   [7:0] bs_exp_reg_1396_pp0_iter10_reg;
wire   [22:0] bs_sig_fu_391_p1;
reg   [22:0] bs_sig_reg_1403;
reg   [0:0] tmp_reg_1411;
reg   [0:0] tmp_reg_1411_pp0_iter1_reg;
reg   [0:0] tmp_reg_1411_pp0_iter2_reg;
reg   [0:0] tmp_reg_1411_pp0_iter3_reg;
reg   [0:0] tmp_reg_1411_pp0_iter4_reg;
reg   [0:0] tmp_reg_1411_pp0_iter5_reg;
reg   [0:0] tmp_reg_1411_pp0_iter6_reg;
reg   [0:0] tmp_reg_1411_pp0_iter7_reg;
reg   [0:0] tmp_reg_1411_pp0_iter8_reg;
reg   [0:0] tmp_reg_1411_pp0_iter9_reg;
reg   [0:0] tmp_reg_1411_pp0_iter10_reg;
wire   [0:0] x_is_NaN_fu_429_p2;
reg   [0:0] x_is_NaN_reg_1427;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter2_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter3_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter4_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter5_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter6_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter7_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter8_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter9_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter10_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter11_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter12_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter13_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter14_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter15_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter16_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter17_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter18_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter19_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter20_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter21_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter22_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter23_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter24_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter25_reg;
reg   [0:0] x_is_NaN_reg_1427_pp0_iter26_reg;
wire   [0:0] x_is_inf_fu_440_p2;
reg   [0:0] x_is_inf_reg_1434;
reg   [0:0] x_is_inf_reg_1434_pp0_iter2_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter3_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter4_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter5_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter6_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter7_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter8_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter9_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter10_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter11_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter12_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter13_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter14_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter15_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter16_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter17_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter18_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter19_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter20_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter21_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter22_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter23_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter24_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter25_reg;
reg   [0:0] x_is_inf_reg_1434_pp0_iter26_reg;
wire   [24:0] b_frac_2_fu_466_p3;
reg   [24:0] b_frac_2_reg_1440;
reg   [5:0] b_frac_tilde_inverse_reg_1445;
reg   [55:0] log_sum_reg_1450;
reg   [55:0] log_sum_reg_1450_pp0_iter2_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter3_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter4_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter5_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter6_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter7_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter8_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter9_reg;
reg   [55:0] log_sum_reg_1450_pp0_iter10_reg;
wire   [24:0] trunc_ln909_fu_485_p1;
reg   [24:0] trunc_ln909_reg_1455;
reg   [3:0] a_reg_1461;
reg   [3:0] a_reg_1461_pp0_iter3_reg;
reg   [3:0] a_reg_1461_pp0_iter4_reg;
reg   [3:0] a_reg_1461_pp0_iter5_reg;
reg   [3:0] a_reg_1461_pp0_iter6_reg;
reg   [3:0] a_reg_1461_pp0_iter7_reg;
reg   [3:0] a_reg_1461_pp0_iter8_reg;
wire   [20:0] trunc_ln39_fu_499_p1;
reg   [20:0] trunc_ln39_reg_1467;
reg   [20:0] trunc_ln39_reg_1467_pp0_iter3_reg;
reg   [20:0] trunc_ln39_reg_1467_pp0_iter4_reg;
reg   [0:0] tmp_1_reg_1472;
wire   [42:0] zext_ln42_1_fu_537_p1;
wire   [43:0] select_ln42_fu_553_p3;
reg   [43:0] select_ln42_reg_1482;
reg   [43:0] select_ln42_reg_1482_pp0_iter4_reg;
wire   [42:0] grp_fu_563_p2;
reg   [42:0] mul_ln44_reg_1492;
reg   [40:0] z2_reg_1497;
reg   [40:0] z2_reg_1497_pp0_iter6_reg;
reg   [40:0] z2_reg_1497_pp0_iter7_reg;
reg   [5:0] a_1_reg_1503;
reg   [5:0] a_1_reg_1503_pp0_iter6_reg;
reg   [5:0] a_1_reg_1503_pp0_iter7_reg;
reg   [5:0] a_1_reg_1503_pp0_iter8_reg;
reg   [34:0] tmp_3_reg_1509;
reg   [34:0] tmp_3_reg_1509_pp0_iter6_reg;
reg   [34:0] tmp_3_reg_1509_pp0_iter7_reg;
wire   [46:0] grp_fu_371_p2;
reg   [46:0] mul_ln44_1_reg_1524;
reg   [43:0] z3_reg_1529;
reg   [43:0] z3_reg_1529_pp0_iter9_reg;
reg   [43:0] z3_reg_1529_pp0_iter10_reg;
reg   [43:0] z3_reg_1529_pp0_iter11_reg;
reg   [43:0] z3_reg_1529_pp0_iter12_reg;
reg   [43:0] z3_reg_1529_pp0_iter13_reg;
reg   [5:0] a_3_reg_1535;
reg   [37:0] tmp_4_reg_1541;
reg   [37:0] tmp_4_reg_1541_pp0_iter9_reg;
reg   [37:0] tmp_4_reg_1541_pp0_iter10_reg;
reg   [37:0] tmp_4_reg_1541_pp0_iter11_reg;
reg   [37:0] tmp_4_reg_1541_pp0_iter12_reg;
reg   [37:0] tmp_4_reg_1541_pp0_iter13_reg;
reg   [51:0] logn_reg_1571;
wire   [49:0] add_ln142_1_fu_739_p2;
reg   [49:0] add_ln142_1_reg_1576;
wire   [0:0] x_is_0_fu_748_p2;
reg   [0:0] x_is_0_reg_1581;
reg   [0:0] x_is_0_reg_1581_pp0_iter12_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter13_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter14_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter15_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter16_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter17_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter18_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter19_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter20_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter21_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter22_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter23_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter24_reg;
reg   [0:0] x_is_0_reg_1581_pp0_iter25_reg;
wire   [8:0] b_exp_fu_760_p2;
reg  signed [8:0] b_exp_reg_1586;
wire   [55:0] log_sum_1_fu_777_p2;
reg   [55:0] log_sum_1_reg_1591;
reg   [55:0] log_sum_1_reg_1591_pp0_iter12_reg;
reg   [55:0] log_sum_1_reg_1591_pp0_iter13_reg;
reg   [55:0] log_sum_1_reg_1591_pp0_iter14_reg;
reg   [55:0] log_sum_1_reg_1591_pp0_iter15_reg;
reg   [55:0] log_sum_1_reg_1591_pp0_iter16_reg;
wire   [49:0] grp_fu_375_p2;
reg   [49:0] mul_ln44_2_reg_1601;
reg   [38:0] tmp_5_reg_1606;
reg   [38:0] tmp_5_reg_1606_pp0_iter15_reg;
reg   [22:0] zk_trunc_reg_1611;
reg   [43:0] lshr_ln_reg_1616;
wire   [51:0] grp_fu_357_p2;
reg   [51:0] Elog2_reg_1621;
reg   [38:0] lshr_ln915_1_reg_1626;
reg   [42:0] tmp_6_reg_1631;
reg   [41:0] tmp_8_reg_1636;
reg   [26:0] m_fix_reg_1641;
reg   [26:0] m_fix_reg_1641_pp0_iter18_reg;
reg   [26:0] m_fix_reg_1641_pp0_iter19_reg;
reg   [26:0] m_fix_reg_1641_pp0_iter20_reg;
reg   [26:0] m_fix_reg_1641_pp0_iter21_reg;
reg   [26:0] m_fix_reg_1641_pp0_iter22_reg;
reg   [0:0] tmp_10_reg_1646;
reg   [0:0] tmp_10_reg_1646_pp0_iter18_reg;
reg   [0:0] tmp_14_reg_1656;
reg   [0:0] tmp_14_reg_1656_pp0_iter18_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter19_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter20_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter21_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter22_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter23_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter24_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter25_reg;
reg   [0:0] tmp_14_reg_1656_pp0_iter26_reg;
wire   [0:0] icmp_ln1006_fu_1004_p2;
reg   [0:0] icmp_ln1006_reg_1661;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter19_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter20_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter21_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter22_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter23_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter24_reg;
reg   [0:0] icmp_ln1006_reg_1661_pp0_iter25_reg;
wire  signed [9:0] r_exp_fu_1060_p3;
reg  signed [9:0] r_exp_reg_1671;
reg  signed [9:0] r_exp_reg_1671_pp0_iter21_reg;
reg  signed [9:0] r_exp_reg_1671_pp0_iter22_reg;
reg  signed [9:0] r_exp_reg_1671_pp0_iter23_reg;
reg  signed [9:0] r_exp_reg_1671_pp0_iter24_reg;
reg  signed [9:0] r_exp_reg_1671_pp0_iter25_reg;
reg   [26:0] m_fix_a_reg_1683;
wire   [17:0] m_diff_lo_fu_1096_p1;
reg   [17:0] m_diff_lo_reg_1688;
reg   [26:0] exp_Z1_reg_1703;
reg   [17:0] exp_Z1P_m_1_reg_1708;
reg   [17:0] exp_Z1_hi_reg_1713;
wire   [26:0] add_ln994_fu_1153_p2;
reg   [26:0] add_ln994_reg_1718;
wire   [35:0] mul_ln994_fu_1164_p2;
reg   [35:0] mul_ln994_reg_1723;
wire   [0:0] or_ln824_fu_1170_p2;
reg   [0:0] or_ln824_reg_1728;
wire   [7:0] trunc_ln1035_fu_1237_p1;
reg   [7:0] trunc_ln1035_reg_1733;
wire   [22:0] select_ln1000_fu_1261_p3;
reg   [22:0] select_ln1000_reg_1738;
wire   [0:0] and_ln1006_fu_1280_p2;
reg   [0:0] and_ln1006_reg_1743;
wire   [0:0] and_ln1023_fu_1298_p2;
reg   [0:0] and_ln1023_reg_1748;
wire   [63:0] zext_ln895_fu_413_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_fu_711_p1;
wire   [63:0] zext_ln46_1_fu_719_p1;
wire   [63:0] zext_ln46_2_fu_727_p1;
wire   [63:0] zext_ln989_fu_1100_p1;
wire   [63:0] zext_ln159_fu_1115_p1;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local;
wire   [44:0] grp_fu_357_p1;
wire   [22:0] mul_ln915_fu_367_p0;
wire   [44:0] zext_ln915_fu_856_p1;
wire   [22:0] mul_ln915_fu_367_p1;
wire   [40:0] grp_fu_371_p0;
wire   [5:0] grp_fu_371_p1;
wire   [43:0] grp_fu_375_p0;
wire   [5:0] grp_fu_375_p1;
wire   [31:0] data_fu_379_p1;
wire   [5:0] index0_fu_403_p4;
wire   [0:0] icmp_ln18_fu_419_p2;
wire   [0:0] icmp_ln18_1_fu_424_p2;
wire   [0:0] icmp_ln18_2_fu_435_p2;
wire   [23:0] b_frac_1_fu_455_p3;
wire   [24:0] zext_ln878_fu_462_p1;
wire   [24:0] b_frac_fu_446_p4;
wire   [24:0] b_frac1_fu_479_p0;
wire   [5:0] b_frac1_fu_479_p1;
wire   [30:0] b_frac1_fu_479_p2;
wire   [37:0] tmp_s_fu_518_p3;
wire   [41:0] zext_ln42_fu_525_p1;
wire   [38:0] z1_fu_511_p3;
wire   [42:0] zext_ln42_2_cast_fu_529_p3;
wire   [43:0] tmp_2_fu_541_p3;
wire   [43:0] zext_ln42_2_fu_549_p1;
wire   [38:0] grp_fu_563_p0;
wire   [3:0] grp_fu_563_p1;
wire   [42:0] shl_ln44_2_fu_569_p3;
wire   [43:0] zext_ln44_fu_576_p1;
wire   [43:0] add_ln44_fu_580_p2;
wire   [43:0] zext_ln44_2_fu_585_p1;
wire   [43:0] sub_ln44_fu_588_p2;
wire   [47:0] zext_ln40_fu_632_p1;
wire   [48:0] shl_ln44_3_fu_643_p3;
wire   [48:0] eZ_fu_635_p3;
wire   [49:0] zext_ln44_3_fu_650_p1;
wire   [49:0] zext_ln44_4_fu_654_p1;
wire   [47:0] shl_ln_fu_664_p3;
wire   [49:0] add_ln44_1_fu_658_p2;
wire   [49:0] zext_ln44_7_fu_671_p1;
wire   [49:0] sub_ln44_1_fu_675_p2;
wire   [49:0] zext_ln134_1_fu_731_p1;
wire   [49:0] zext_ln134_2_fu_735_p1;
wire   [8:0] select_ln877_1_fu_753_p3;
wire   [8:0] zext_ln16_fu_745_p1;
wire   [55:0] zext_ln134_fu_766_p1;
wire   [55:0] zext_ln142_fu_774_p1;
wire   [55:0] add_ln142_fu_769_p2;
wire   [55:0] zext_ln40_1_fu_787_p1;
wire   [61:0] shl_ln44_4_fu_798_p3;
wire   [56:0] eZ_1_fu_790_p3;
wire   [62:0] zext_ln44_9_fu_805_p1;
wire   [62:0] zext_ln44_10_fu_809_p1;
wire   [55:0] shl_ln44_1_fu_819_p3;
wire   [62:0] add_ln44_2_fu_813_p2;
wire   [62:0] zext_ln44_11_fu_826_p1;
wire   [62:0] sub_ln44_2_fu_830_p2;
wire   [44:0] mul_ln915_fu_367_p2;
wire   [62:0] shl_ln1_fu_871_p3;
wire   [62:0] zext_ln915_1_fu_878_p1;
wire   [62:0] sub_ln915_fu_881_p2;
wire   [63:0] shl_ln2_fu_897_p3;
wire  signed [64:0] sext_ln918_fu_904_p1;
wire  signed [64:0] sext_ln918_1_fu_908_p1;
wire   [64:0] add_ln918_fu_911_p2;
wire   [64:0] zext_ln918_fu_917_p1;
wire   [64:0] add_ln918_1_fu_920_p2;
wire  signed [12:0] m_fix_hi_fu_956_p4;
wire   [42:0] m_fix_back_fu_993_p3;
wire   [43:0] m_frac_l_fu_986_p3;
wire  signed [43:0] sext_ln1006_fu_1000_p1;
wire  signed [15:0] shl_ln3_fu_1010_p3;
wire  signed [24:0] grp_fu_1385_p3;
wire   [14:0] trunc_ln941_fu_1037_p1;
wire   [9:0] tmp_cast_fu_1021_p4;
wire   [0:0] icmp_ln941_fu_1040_p2;
wire   [9:0] add_ln941_1_fu_1046_p2;
wire   [0:0] tmp_11_fu_1030_p3;
wire   [9:0] select_ln941_fu_1052_p3;
wire   [35:0] grp_fu_362_p2;
wire   [26:0] sub_ln952_fu_1082_p2;
wire   [8:0] m_diff_hi_fu_1086_p4;
wire   [4:0] Z2_ind_fu_1105_p4;
wire   [18:0] zext_ln160_fu_1120_p1;
wire   [18:0] zext_ln160_1_fu_1123_p1;
wire   [18:0] add_ln160_fu_1127_p2;
wire   [17:0] mul_ln994_fu_1164_p0;
wire   [17:0] mul_ln994_fu_1164_p1;
wire   [43:0] shl_ln4_fu_1174_p3;
wire   [43:0] zext_ln994_2_fu_1181_p1;
wire   [43:0] add_ln994_1_fu_1184_p2;
wire   [0:0] tmp_12_fu_1190_p3;
wire   [9:0] r_exp_1_fu_1198_p2;
wire   [9:0] r_exp_2_fu_1203_p3;
wire   [2:0] tmp_13_fu_1210_p4;
wire   [0:0] icmp_ln1006_1_fu_1220_p2;
wire   [22:0] tmp_7_fu_1241_p4;
wire   [22:0] tmp_9_fu_1251_p4;
wire   [0:0] or_ln824_1_fu_1269_p2;
wire   [0:0] or_ln1006_fu_1226_p2;
wire   [0:0] xor_ln824_fu_1274_p2;
wire   [0:0] or_ln1006_1_fu_1286_p2;
wire   [0:0] icmp_ln1023_fu_1231_p2;
wire   [0:0] xor_ln1006_fu_1292_p2;
wire   [7:0] out_exp_fu_1318_p2;
wire   [30:0] t_fu_1323_p3;
wire   [31:0] zext_ln313_fu_1330_p1;
wire   [0:0] xor_ln18_fu_1338_p2;
wire   [0:0] and_ln824_fu_1343_p2;
wire   [31:0] retval_2_fu_1357_p4;
wire   [31:0] retval_2_fu_1357_p6;
wire   [31:0] retval_2_fu_1357_p10;
wire   [31:0] retval_2_fu_1357_p11;
wire   [3:0] retval_2_fu_1357_p12;
wire   [11:0] grp_fu_1385_p1;
wire   [31:0] retval_2_fu_1357_p13;
reg   [31:0] base_r_int_reg;
wire   [30:0] b_frac1_fu_479_p00;
wire   [30:0] b_frac1_fu_479_p10;
wire   [46:0] grp_fu_371_p00;
wire   [46:0] grp_fu_371_p10;
wire   [49:0] grp_fu_375_p00;
wire   [49:0] grp_fu_375_p10;
wire   [42:0] grp_fu_563_p10;
wire   [35:0] mul_ln994_fu_1164_p00;
wire   [35:0] mul_ln994_fu_1164_p10;
wire  signed [3:0] retval_2_fu_1357_p1;
wire   [3:0] retval_2_fu_1357_p3;
wire   [3:0] retval_2_fu_1357_p5;
wire   [3:0] retval_2_fu_1357_p7;
wire   [3:0] retval_2_fu_1357_p9;
wire    ap_ce_reg;

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud #(
    .DataWidth( 56 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe #(
    .DataWidth( 52 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 44 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j #(
    .DataWidth( 27 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

complex_mag_stream_mul_9s_45ns_52_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 52 ))
mul_9s_45ns_52_5_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_reg_1586),
    .din1(grp_fu_357_p1),
    .ce(1'b1),
    .dout(grp_fu_357_p2)
);

complex_mag_stream_mul_10s_36s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
mul_10s_36s_36_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_1671),
    .din1(36'd47632711549),
    .ce(1'b1),
    .dout(grp_fu_362_p2)
);

complex_mag_stream_mul_23ns_23ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 45 ))
mul_23ns_23ns_45_1_1_U3(
    .din0(mul_ln915_fu_367_p0),
    .din1(mul_ln915_fu_367_p1),
    .dout(mul_ln915_fu_367_p2)
);

complex_mag_stream_mul_41ns_6ns_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 47 ))
mul_41ns_6ns_47_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_371_p0),
    .din1(grp_fu_371_p1),
    .ce(1'b1),
    .dout(grp_fu_371_p2)
);

complex_mag_stream_mul_44ns_6ns_50_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 50 ))
mul_44ns_6ns_50_5_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_375_p0),
    .din1(grp_fu_375_p1),
    .ce(1'b1),
    .dout(grp_fu_375_p2)
);

complex_mag_stream_mul_25ns_6ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 31 ))
mul_25ns_6ns_31_1_1_U6(
    .din0(b_frac1_fu_479_p0),
    .din1(b_frac1_fu_479_p1),
    .dout(b_frac1_fu_479_p2)
);

complex_mag_stream_mul_39ns_4ns_43_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 43 ))
mul_39ns_4ns_43_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_563_p0),
    .din1(grp_fu_563_p1),
    .ce(1'b1),
    .dout(grp_fu_563_p2)
);

complex_mag_stream_mul_18ns_18ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18ns_18ns_36_1_1_U8(
    .din0(mul_ln994_fu_1164_p0),
    .din1(mul_ln994_fu_1164_p1),
    .dout(mul_ln994_fu_1164_p2)
);

(* dissolve_hierarchy = "yes" *) complex_mag_stream_sparsemux_11_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h8 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h1 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h0 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_11_4_32_1_1_U9(
    .din0(32'd2147483647),
    .din1(retval_2_fu_1357_p4),
    .din2(retval_2_fu_1357_p6),
    .din3(32'd0),
    .din4(retval_2_fu_1357_p10),
    .def(retval_2_fu_1357_p11),
    .sel(retval_2_fu_1357_p12),
    .dout(retval_2_fu_1357_p13)
);

complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 25 ))
mac_muladd_13s_12ns_16s_25_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_956_p4),
    .din1(grp_fu_1385_p1),
    .din2(shl_ln3_fu_1010_p3),
    .ce(1'b1),
    .dout(grp_fu_1385_p3)
);

always @ (posedge ap_clk) begin
    base_r_int_reg <= base_r;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Elog2_reg_1621 <= grp_fu_357_p2;
        a_1_reg_1503 <= {{sub_ln44_fu_588_p2[43:38]}};
        a_1_reg_1503_pp0_iter6_reg <= a_1_reg_1503;
        a_1_reg_1503_pp0_iter7_reg <= a_1_reg_1503_pp0_iter6_reg;
        a_1_reg_1503_pp0_iter8_reg <= a_1_reg_1503_pp0_iter7_reg;
        a_3_reg_1535 <= {{sub_ln44_1_fu_675_p2[49:44]}};
        a_reg_1461 <= {{b_frac1_fu_479_p2[24:21]}};
        a_reg_1461_pp0_iter3_reg <= a_reg_1461;
        a_reg_1461_pp0_iter4_reg <= a_reg_1461_pp0_iter3_reg;
        a_reg_1461_pp0_iter5_reg <= a_reg_1461_pp0_iter4_reg;
        a_reg_1461_pp0_iter6_reg <= a_reg_1461_pp0_iter5_reg;
        a_reg_1461_pp0_iter7_reg <= a_reg_1461_pp0_iter6_reg;
        a_reg_1461_pp0_iter8_reg <= a_reg_1461_pp0_iter7_reg;
        add_ln142_1_reg_1576 <= add_ln142_1_fu_739_p2;
        add_ln994_reg_1718 <= add_ln994_fu_1153_p2;
        and_ln1006_reg_1743 <= and_ln1006_fu_1280_p2;
        and_ln1023_reg_1748 <= and_ln1023_fu_1298_p2;
        b_exp_reg_1586 <= b_exp_fu_760_p2;
        b_frac_2_reg_1440 <= b_frac_2_fu_466_p3;
        b_frac_tilde_inverse_reg_1445 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
        bs_exp_reg_1396 <= {{data_fu_379_p1[30:23]}};
        bs_exp_reg_1396_pp0_iter10_reg <= bs_exp_reg_1396_pp0_iter9_reg;
        bs_exp_reg_1396_pp0_iter1_reg <= bs_exp_reg_1396;
        bs_exp_reg_1396_pp0_iter2_reg <= bs_exp_reg_1396_pp0_iter1_reg;
        bs_exp_reg_1396_pp0_iter3_reg <= bs_exp_reg_1396_pp0_iter2_reg;
        bs_exp_reg_1396_pp0_iter4_reg <= bs_exp_reg_1396_pp0_iter3_reg;
        bs_exp_reg_1396_pp0_iter5_reg <= bs_exp_reg_1396_pp0_iter4_reg;
        bs_exp_reg_1396_pp0_iter6_reg <= bs_exp_reg_1396_pp0_iter5_reg;
        bs_exp_reg_1396_pp0_iter7_reg <= bs_exp_reg_1396_pp0_iter6_reg;
        bs_exp_reg_1396_pp0_iter8_reg <= bs_exp_reg_1396_pp0_iter7_reg;
        bs_exp_reg_1396_pp0_iter9_reg <= bs_exp_reg_1396_pp0_iter8_reg;
        bs_sig_reg_1403 <= bs_sig_fu_391_p1;
        exp_Z1P_m_1_reg_1708 <= {{add_ln160_fu_1127_p2[18:1]}};
        exp_Z1_hi_reg_1713 <= {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[26:9]}};
        exp_Z1_reg_1703 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
        icmp_ln1006_reg_1661 <= icmp_ln1006_fu_1004_p2;
        icmp_ln1006_reg_1661_pp0_iter19_reg <= icmp_ln1006_reg_1661;
        icmp_ln1006_reg_1661_pp0_iter20_reg <= icmp_ln1006_reg_1661_pp0_iter19_reg;
        icmp_ln1006_reg_1661_pp0_iter21_reg <= icmp_ln1006_reg_1661_pp0_iter20_reg;
        icmp_ln1006_reg_1661_pp0_iter22_reg <= icmp_ln1006_reg_1661_pp0_iter21_reg;
        icmp_ln1006_reg_1661_pp0_iter23_reg <= icmp_ln1006_reg_1661_pp0_iter22_reg;
        icmp_ln1006_reg_1661_pp0_iter24_reg <= icmp_ln1006_reg_1661_pp0_iter23_reg;
        icmp_ln1006_reg_1661_pp0_iter25_reg <= icmp_ln1006_reg_1661_pp0_iter24_reg;
        log_sum_1_reg_1591 <= log_sum_1_fu_777_p2;
        log_sum_1_reg_1591_pp0_iter12_reg <= log_sum_1_reg_1591;
        log_sum_1_reg_1591_pp0_iter13_reg <= log_sum_1_reg_1591_pp0_iter12_reg;
        log_sum_1_reg_1591_pp0_iter14_reg <= log_sum_1_reg_1591_pp0_iter13_reg;
        log_sum_1_reg_1591_pp0_iter15_reg <= log_sum_1_reg_1591_pp0_iter14_reg;
        log_sum_1_reg_1591_pp0_iter16_reg <= log_sum_1_reg_1591_pp0_iter15_reg;
        log_sum_reg_1450 <= pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
        log_sum_reg_1450_pp0_iter10_reg <= log_sum_reg_1450_pp0_iter9_reg;
        log_sum_reg_1450_pp0_iter2_reg <= log_sum_reg_1450;
        log_sum_reg_1450_pp0_iter3_reg <= log_sum_reg_1450_pp0_iter2_reg;
        log_sum_reg_1450_pp0_iter4_reg <= log_sum_reg_1450_pp0_iter3_reg;
        log_sum_reg_1450_pp0_iter5_reg <= log_sum_reg_1450_pp0_iter4_reg;
        log_sum_reg_1450_pp0_iter6_reg <= log_sum_reg_1450_pp0_iter5_reg;
        log_sum_reg_1450_pp0_iter7_reg <= log_sum_reg_1450_pp0_iter6_reg;
        log_sum_reg_1450_pp0_iter8_reg <= log_sum_reg_1450_pp0_iter7_reg;
        log_sum_reg_1450_pp0_iter9_reg <= log_sum_reg_1450_pp0_iter8_reg;
        logn_reg_1571 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
        lshr_ln915_1_reg_1626 <= {{sub_ln915_fu_881_p2[62:24]}};
        lshr_ln_reg_1616 <= {{mul_ln915_fu_367_p2[44:1]}};
        m_diff_lo_reg_1688 <= m_diff_lo_fu_1096_p1;
        m_fix_a_reg_1683 <= {{grp_fu_362_p2[35:9]}};
        m_fix_reg_1641 <= {{add_ln918_1_fu_920_p2[54:28]}};
        m_fix_reg_1641_pp0_iter18_reg <= m_fix_reg_1641;
        m_fix_reg_1641_pp0_iter19_reg <= m_fix_reg_1641_pp0_iter18_reg;
        m_fix_reg_1641_pp0_iter20_reg <= m_fix_reg_1641_pp0_iter19_reg;
        m_fix_reg_1641_pp0_iter21_reg <= m_fix_reg_1641_pp0_iter20_reg;
        m_fix_reg_1641_pp0_iter22_reg <= m_fix_reg_1641_pp0_iter21_reg;
        mul_ln44_1_reg_1524 <= grp_fu_371_p2;
        mul_ln44_2_reg_1601 <= grp_fu_375_p2;
        mul_ln44_reg_1492 <= grp_fu_563_p2;
        mul_ln994_reg_1723 <= mul_ln994_fu_1164_p2;
        or_ln824_reg_1728 <= or_ln824_fu_1170_p2;
        r_exp_reg_1671 <= r_exp_fu_1060_p3;
        r_exp_reg_1671_pp0_iter21_reg <= r_exp_reg_1671;
        r_exp_reg_1671_pp0_iter22_reg <= r_exp_reg_1671_pp0_iter21_reg;
        r_exp_reg_1671_pp0_iter23_reg <= r_exp_reg_1671_pp0_iter22_reg;
        r_exp_reg_1671_pp0_iter24_reg <= r_exp_reg_1671_pp0_iter23_reg;
        r_exp_reg_1671_pp0_iter25_reg <= r_exp_reg_1671_pp0_iter24_reg;
        select_ln1000_reg_1738 <= select_ln1000_fu_1261_p3;
        select_ln42_reg_1482[38 : 13] <= select_ln42_fu_553_p3[38 : 13];
select_ln42_reg_1482[43 : 42] <= select_ln42_fu_553_p3[43 : 42];
        select_ln42_reg_1482_pp0_iter4_reg[38 : 13] <= select_ln42_reg_1482[38 : 13];
select_ln42_reg_1482_pp0_iter4_reg[43 : 42] <= select_ln42_reg_1482[43 : 42];
        tmp_10_reg_1646 <= add_ln918_1_fu_920_p2[32'd63];
        tmp_10_reg_1646_pp0_iter18_reg <= tmp_10_reg_1646;
        tmp_14_reg_1656 <= add_ln918_1_fu_920_p2[32'd64];
        tmp_14_reg_1656_pp0_iter18_reg <= tmp_14_reg_1656;
        tmp_14_reg_1656_pp0_iter19_reg <= tmp_14_reg_1656_pp0_iter18_reg;
        tmp_14_reg_1656_pp0_iter20_reg <= tmp_14_reg_1656_pp0_iter19_reg;
        tmp_14_reg_1656_pp0_iter21_reg <= tmp_14_reg_1656_pp0_iter20_reg;
        tmp_14_reg_1656_pp0_iter22_reg <= tmp_14_reg_1656_pp0_iter21_reg;
        tmp_14_reg_1656_pp0_iter23_reg <= tmp_14_reg_1656_pp0_iter22_reg;
        tmp_14_reg_1656_pp0_iter24_reg <= tmp_14_reg_1656_pp0_iter23_reg;
        tmp_14_reg_1656_pp0_iter25_reg <= tmp_14_reg_1656_pp0_iter24_reg;
        tmp_14_reg_1656_pp0_iter26_reg <= tmp_14_reg_1656_pp0_iter25_reg;
        tmp_1_reg_1472 <= b_frac1_fu_479_p2[32'd24];
        tmp_3_reg_1509 <= {{sub_ln44_fu_588_p2[37:3]}};
        tmp_3_reg_1509_pp0_iter6_reg <= tmp_3_reg_1509;
        tmp_3_reg_1509_pp0_iter7_reg <= tmp_3_reg_1509_pp0_iter6_reg;
        tmp_4_reg_1541 <= {{sub_ln44_1_fu_675_p2[43:6]}};
        tmp_4_reg_1541_pp0_iter10_reg <= tmp_4_reg_1541_pp0_iter9_reg;
        tmp_4_reg_1541_pp0_iter11_reg <= tmp_4_reg_1541_pp0_iter10_reg;
        tmp_4_reg_1541_pp0_iter12_reg <= tmp_4_reg_1541_pp0_iter11_reg;
        tmp_4_reg_1541_pp0_iter13_reg <= tmp_4_reg_1541_pp0_iter12_reg;
        tmp_4_reg_1541_pp0_iter9_reg <= tmp_4_reg_1541;
        tmp_5_reg_1606 <= {{sub_ln44_2_fu_830_p2[62:24]}};
        tmp_5_reg_1606_pp0_iter15_reg <= tmp_5_reg_1606;
        tmp_6_reg_1631 <= {{add_ln918_1_fu_920_p2[64:22]}};
        tmp_8_reg_1636 <= {{add_ln918_1_fu_920_p2[63:22]}};
        tmp_reg_1411 <= data_fu_379_p1[32'd22];
        tmp_reg_1411_pp0_iter10_reg <= tmp_reg_1411_pp0_iter9_reg;
        tmp_reg_1411_pp0_iter1_reg <= tmp_reg_1411;
        tmp_reg_1411_pp0_iter2_reg <= tmp_reg_1411_pp0_iter1_reg;
        tmp_reg_1411_pp0_iter3_reg <= tmp_reg_1411_pp0_iter2_reg;
        tmp_reg_1411_pp0_iter4_reg <= tmp_reg_1411_pp0_iter3_reg;
        tmp_reg_1411_pp0_iter5_reg <= tmp_reg_1411_pp0_iter4_reg;
        tmp_reg_1411_pp0_iter6_reg <= tmp_reg_1411_pp0_iter5_reg;
        tmp_reg_1411_pp0_iter7_reg <= tmp_reg_1411_pp0_iter6_reg;
        tmp_reg_1411_pp0_iter8_reg <= tmp_reg_1411_pp0_iter7_reg;
        tmp_reg_1411_pp0_iter9_reg <= tmp_reg_1411_pp0_iter8_reg;
        trunc_ln1035_reg_1733 <= trunc_ln1035_fu_1237_p1;
        trunc_ln39_reg_1467 <= trunc_ln39_fu_499_p1;
        trunc_ln39_reg_1467_pp0_iter3_reg <= trunc_ln39_reg_1467;
        trunc_ln39_reg_1467_pp0_iter4_reg <= trunc_ln39_reg_1467_pp0_iter3_reg;
        trunc_ln909_reg_1455 <= trunc_ln909_fu_485_p1;
        x_is_0_reg_1581 <= x_is_0_fu_748_p2;
        x_is_0_reg_1581_pp0_iter12_reg <= x_is_0_reg_1581;
        x_is_0_reg_1581_pp0_iter13_reg <= x_is_0_reg_1581_pp0_iter12_reg;
        x_is_0_reg_1581_pp0_iter14_reg <= x_is_0_reg_1581_pp0_iter13_reg;
        x_is_0_reg_1581_pp0_iter15_reg <= x_is_0_reg_1581_pp0_iter14_reg;
        x_is_0_reg_1581_pp0_iter16_reg <= x_is_0_reg_1581_pp0_iter15_reg;
        x_is_0_reg_1581_pp0_iter17_reg <= x_is_0_reg_1581_pp0_iter16_reg;
        x_is_0_reg_1581_pp0_iter18_reg <= x_is_0_reg_1581_pp0_iter17_reg;
        x_is_0_reg_1581_pp0_iter19_reg <= x_is_0_reg_1581_pp0_iter18_reg;
        x_is_0_reg_1581_pp0_iter20_reg <= x_is_0_reg_1581_pp0_iter19_reg;
        x_is_0_reg_1581_pp0_iter21_reg <= x_is_0_reg_1581_pp0_iter20_reg;
        x_is_0_reg_1581_pp0_iter22_reg <= x_is_0_reg_1581_pp0_iter21_reg;
        x_is_0_reg_1581_pp0_iter23_reg <= x_is_0_reg_1581_pp0_iter22_reg;
        x_is_0_reg_1581_pp0_iter24_reg <= x_is_0_reg_1581_pp0_iter23_reg;
        x_is_0_reg_1581_pp0_iter25_reg <= x_is_0_reg_1581_pp0_iter24_reg;
        x_is_NaN_reg_1427 <= x_is_NaN_fu_429_p2;
        x_is_NaN_reg_1427_pp0_iter10_reg <= x_is_NaN_reg_1427_pp0_iter9_reg;
        x_is_NaN_reg_1427_pp0_iter11_reg <= x_is_NaN_reg_1427_pp0_iter10_reg;
        x_is_NaN_reg_1427_pp0_iter12_reg <= x_is_NaN_reg_1427_pp0_iter11_reg;
        x_is_NaN_reg_1427_pp0_iter13_reg <= x_is_NaN_reg_1427_pp0_iter12_reg;
        x_is_NaN_reg_1427_pp0_iter14_reg <= x_is_NaN_reg_1427_pp0_iter13_reg;
        x_is_NaN_reg_1427_pp0_iter15_reg <= x_is_NaN_reg_1427_pp0_iter14_reg;
        x_is_NaN_reg_1427_pp0_iter16_reg <= x_is_NaN_reg_1427_pp0_iter15_reg;
        x_is_NaN_reg_1427_pp0_iter17_reg <= x_is_NaN_reg_1427_pp0_iter16_reg;
        x_is_NaN_reg_1427_pp0_iter18_reg <= x_is_NaN_reg_1427_pp0_iter17_reg;
        x_is_NaN_reg_1427_pp0_iter19_reg <= x_is_NaN_reg_1427_pp0_iter18_reg;
        x_is_NaN_reg_1427_pp0_iter20_reg <= x_is_NaN_reg_1427_pp0_iter19_reg;
        x_is_NaN_reg_1427_pp0_iter21_reg <= x_is_NaN_reg_1427_pp0_iter20_reg;
        x_is_NaN_reg_1427_pp0_iter22_reg <= x_is_NaN_reg_1427_pp0_iter21_reg;
        x_is_NaN_reg_1427_pp0_iter23_reg <= x_is_NaN_reg_1427_pp0_iter22_reg;
        x_is_NaN_reg_1427_pp0_iter24_reg <= x_is_NaN_reg_1427_pp0_iter23_reg;
        x_is_NaN_reg_1427_pp0_iter25_reg <= x_is_NaN_reg_1427_pp0_iter24_reg;
        x_is_NaN_reg_1427_pp0_iter26_reg <= x_is_NaN_reg_1427_pp0_iter25_reg;
        x_is_NaN_reg_1427_pp0_iter2_reg <= x_is_NaN_reg_1427;
        x_is_NaN_reg_1427_pp0_iter3_reg <= x_is_NaN_reg_1427_pp0_iter2_reg;
        x_is_NaN_reg_1427_pp0_iter4_reg <= x_is_NaN_reg_1427_pp0_iter3_reg;
        x_is_NaN_reg_1427_pp0_iter5_reg <= x_is_NaN_reg_1427_pp0_iter4_reg;
        x_is_NaN_reg_1427_pp0_iter6_reg <= x_is_NaN_reg_1427_pp0_iter5_reg;
        x_is_NaN_reg_1427_pp0_iter7_reg <= x_is_NaN_reg_1427_pp0_iter6_reg;
        x_is_NaN_reg_1427_pp0_iter8_reg <= x_is_NaN_reg_1427_pp0_iter7_reg;
        x_is_NaN_reg_1427_pp0_iter9_reg <= x_is_NaN_reg_1427_pp0_iter8_reg;
        x_is_inf_reg_1434 <= x_is_inf_fu_440_p2;
        x_is_inf_reg_1434_pp0_iter10_reg <= x_is_inf_reg_1434_pp0_iter9_reg;
        x_is_inf_reg_1434_pp0_iter11_reg <= x_is_inf_reg_1434_pp0_iter10_reg;
        x_is_inf_reg_1434_pp0_iter12_reg <= x_is_inf_reg_1434_pp0_iter11_reg;
        x_is_inf_reg_1434_pp0_iter13_reg <= x_is_inf_reg_1434_pp0_iter12_reg;
        x_is_inf_reg_1434_pp0_iter14_reg <= x_is_inf_reg_1434_pp0_iter13_reg;
        x_is_inf_reg_1434_pp0_iter15_reg <= x_is_inf_reg_1434_pp0_iter14_reg;
        x_is_inf_reg_1434_pp0_iter16_reg <= x_is_inf_reg_1434_pp0_iter15_reg;
        x_is_inf_reg_1434_pp0_iter17_reg <= x_is_inf_reg_1434_pp0_iter16_reg;
        x_is_inf_reg_1434_pp0_iter18_reg <= x_is_inf_reg_1434_pp0_iter17_reg;
        x_is_inf_reg_1434_pp0_iter19_reg <= x_is_inf_reg_1434_pp0_iter18_reg;
        x_is_inf_reg_1434_pp0_iter20_reg <= x_is_inf_reg_1434_pp0_iter19_reg;
        x_is_inf_reg_1434_pp0_iter21_reg <= x_is_inf_reg_1434_pp0_iter20_reg;
        x_is_inf_reg_1434_pp0_iter22_reg <= x_is_inf_reg_1434_pp0_iter21_reg;
        x_is_inf_reg_1434_pp0_iter23_reg <= x_is_inf_reg_1434_pp0_iter22_reg;
        x_is_inf_reg_1434_pp0_iter24_reg <= x_is_inf_reg_1434_pp0_iter23_reg;
        x_is_inf_reg_1434_pp0_iter25_reg <= x_is_inf_reg_1434_pp0_iter24_reg;
        x_is_inf_reg_1434_pp0_iter26_reg <= x_is_inf_reg_1434_pp0_iter25_reg;
        x_is_inf_reg_1434_pp0_iter2_reg <= x_is_inf_reg_1434;
        x_is_inf_reg_1434_pp0_iter3_reg <= x_is_inf_reg_1434_pp0_iter2_reg;
        x_is_inf_reg_1434_pp0_iter4_reg <= x_is_inf_reg_1434_pp0_iter3_reg;
        x_is_inf_reg_1434_pp0_iter5_reg <= x_is_inf_reg_1434_pp0_iter4_reg;
        x_is_inf_reg_1434_pp0_iter6_reg <= x_is_inf_reg_1434_pp0_iter5_reg;
        x_is_inf_reg_1434_pp0_iter7_reg <= x_is_inf_reg_1434_pp0_iter6_reg;
        x_is_inf_reg_1434_pp0_iter8_reg <= x_is_inf_reg_1434_pp0_iter7_reg;
        x_is_inf_reg_1434_pp0_iter9_reg <= x_is_inf_reg_1434_pp0_iter8_reg;
        z2_reg_1497 <= {{sub_ln44_fu_588_p2[43:3]}};
        z2_reg_1497_pp0_iter6_reg <= z2_reg_1497;
        z2_reg_1497_pp0_iter7_reg <= z2_reg_1497_pp0_iter6_reg;
        z3_reg_1529 <= {{sub_ln44_1_fu_675_p2[49:6]}};
        z3_reg_1529_pp0_iter10_reg <= z3_reg_1529_pp0_iter9_reg;
        z3_reg_1529_pp0_iter11_reg <= z3_reg_1529_pp0_iter10_reg;
        z3_reg_1529_pp0_iter12_reg <= z3_reg_1529_pp0_iter11_reg;
        z3_reg_1529_pp0_iter13_reg <= z3_reg_1529_pp0_iter12_reg;
        z3_reg_1529_pp0_iter9_reg <= z3_reg_1529;
        zk_trunc_reg_1611 <= {{sub_ln44_2_fu_830_p2[62:40]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b0;
    end
end

assign Z2_ind_fu_1105_p4 = {{sub_ln952_fu_1082_p2[17:13]}};

assign add_ln142_1_fu_739_p2 = (zext_ln134_1_fu_731_p1 + zext_ln134_2_fu_735_p1);

assign add_ln142_fu_769_p2 = (zext_ln134_fu_766_p1 + log_sum_reg_1450_pp0_iter10_reg);

assign add_ln160_fu_1127_p2 = (zext_ln160_fu_1120_p1 + zext_ln160_1_fu_1123_p1);

assign add_ln44_1_fu_658_p2 = (zext_ln44_3_fu_650_p1 + zext_ln44_4_fu_654_p1);

assign add_ln44_2_fu_813_p2 = (zext_ln44_9_fu_805_p1 + zext_ln44_10_fu_809_p1);

assign add_ln44_fu_580_p2 = (zext_ln44_fu_576_p1 + select_ln42_reg_1482_pp0_iter4_reg);

assign add_ln918_1_fu_920_p2 = (add_ln918_fu_911_p2 + zext_ln918_fu_917_p1);

assign add_ln918_fu_911_p2 = ($signed(sext_ln918_fu_904_p1) + $signed(sext_ln918_1_fu_908_p1));

assign add_ln941_1_fu_1046_p2 = (tmp_cast_fu_1021_p4 + 10'd1);

assign add_ln994_1_fu_1184_p2 = (shl_ln4_fu_1174_p3 + zext_ln994_2_fu_1181_p1);

assign add_ln994_fu_1153_p2 = (exp_Z1_reg_1703 + 27'd4);

assign and_ln1006_fu_1280_p2 = (xor_ln824_fu_1274_p2 & or_ln1006_fu_1226_p2);

assign and_ln1023_fu_1298_p2 = (xor_ln1006_fu_1292_p2 & icmp_ln1023_fu_1231_p2);

assign and_ln824_fu_1343_p2 = (xor_ln18_fu_1338_p2 & or_ln824_reg_1728);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = retval_2_fu_1357_p13;

assign b_exp_fu_760_p2 = (select_ln877_1_fu_753_p3 + zext_ln16_fu_745_p1);

assign b_frac1_fu_479_p0 = b_frac1_fu_479_p00;

assign b_frac1_fu_479_p00 = b_frac_2_reg_1440;

assign b_frac1_fu_479_p1 = b_frac1_fu_479_p10;

assign b_frac1_fu_479_p10 = b_frac_tilde_inverse_reg_1445;

assign b_frac_1_fu_455_p3 = {{1'd1}, {bs_sig_reg_1403}};

assign b_frac_2_fu_466_p3 = ((tmp_reg_1411[0:0] == 1'b1) ? zext_ln878_fu_462_p1 : b_frac_fu_446_p4);

assign b_frac_fu_446_p4 = {{{{1'd1}, {bs_sig_reg_1403}}}, {1'd0}};

assign bs_sig_fu_391_p1 = data_fu_379_p1[22:0];

assign data_fu_379_p1 = base_r_int_reg;

assign eZ_1_fu_790_p3 = {{1'd1}, {zext_ln40_1_fu_787_p1}};

assign eZ_fu_635_p3 = {{1'd1}, {zext_ln40_fu_632_p1}};

assign grp_fu_1385_p1 = 25'd2954;

assign grp_fu_357_p1 = 52'd12193974156572;

assign grp_fu_371_p0 = grp_fu_371_p00;

assign grp_fu_371_p00 = z2_reg_1497;

assign grp_fu_371_p1 = grp_fu_371_p10;

assign grp_fu_371_p10 = a_1_reg_1503;

assign grp_fu_375_p0 = grp_fu_375_p00;

assign grp_fu_375_p00 = z3_reg_1529;

assign grp_fu_375_p1 = grp_fu_375_p10;

assign grp_fu_375_p10 = a_3_reg_1535;

assign grp_fu_563_p0 = zext_ln42_1_fu_537_p1;

assign grp_fu_563_p1 = grp_fu_563_p10;

assign grp_fu_563_p10 = a_reg_1461;

assign icmp_ln1006_1_fu_1220_p2 = (($signed(tmp_13_fu_1210_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1006_fu_1004_p2 = ((m_frac_l_fu_986_p3 != sext_ln1006_fu_1000_p1) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1231_p2 = (($signed(r_exp_2_fu_1203_p3) < $signed(10'd898)) ? 1'b1 : 1'b0);

assign icmp_ln18_1_fu_424_p2 = ((bs_sig_reg_1403 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_435_p2 = ((bs_sig_reg_1403 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_419_p2 = ((bs_exp_reg_1396 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln941_fu_1040_p2 = ((trunc_ln941_fu_1037_p1 != 15'd0) ? 1'b1 : 1'b0);

assign index0_fu_403_p4 = {{data_fu_379_p1[22:17]}};

assign log_sum_1_fu_777_p2 = (zext_ln142_fu_774_p1 + add_ln142_fu_769_p2);

assign m_diff_hi_fu_1086_p4 = {{sub_ln952_fu_1082_p2[26:18]}};

assign m_diff_lo_fu_1096_p1 = sub_ln952_fu_1082_p2[17:0];

assign m_fix_back_fu_993_p3 = {{tmp_8_reg_1636}, {1'd0}};

assign m_fix_hi_fu_956_p4 = {{add_ln918_1_fu_920_p2[63:51]}};

assign m_frac_l_fu_986_p3 = {{tmp_6_reg_1631}, {1'd0}};

assign mul_ln915_fu_367_p0 = zext_ln915_fu_856_p1;

assign mul_ln915_fu_367_p1 = zext_ln915_fu_856_p1;

assign mul_ln994_fu_1164_p0 = mul_ln994_fu_1164_p00;

assign mul_ln994_fu_1164_p00 = exp_Z1P_m_1_reg_1708;

assign mul_ln994_fu_1164_p1 = mul_ln994_fu_1164_p10;

assign mul_ln994_fu_1164_p10 = exp_Z1_hi_reg_1713;

assign or_ln1006_1_fu_1286_p2 = (or_ln824_1_fu_1269_p2 | or_ln1006_fu_1226_p2);

assign or_ln1006_fu_1226_p2 = (icmp_ln1006_reg_1661_pp0_iter25_reg | icmp_ln1006_1_fu_1220_p2);

assign or_ln824_1_fu_1269_p2 = (x_is_NaN_reg_1427_pp0_iter25_reg | or_ln824_fu_1170_p2);

assign or_ln824_fu_1170_p2 = (x_is_inf_reg_1434_pp0_iter25_reg | x_is_0_reg_1581_pp0_iter25_reg);

assign out_exp_fu_1318_p2 = (trunc_ln1035_reg_1733 + 8'd127);

assign pow_reduce_anonymous_namespace_log0_lut_table_array_address0 = zext_ln895_fu_413_p1;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 = zext_ln895_fu_413_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 = zext_ln46_2_fu_727_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln46_fu_711_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln46_1_fu_719_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln989_fu_1100_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln159_fu_1115_p1;

assign r_exp_1_fu_1198_p2 = ($signed(r_exp_reg_1671_pp0_iter25_reg) + $signed(10'd1023));

assign r_exp_2_fu_1203_p3 = ((tmp_12_fu_1190_p3[0:0] == 1'b1) ? r_exp_reg_1671_pp0_iter25_reg : r_exp_1_fu_1198_p2);

assign r_exp_fu_1060_p3 = ((tmp_11_fu_1030_p3[0:0] == 1'b1) ? select_ln941_fu_1052_p3 : tmp_cast_fu_1021_p4);

assign retval_2_fu_1357_p10 = zext_ln313_fu_1330_p1;

assign retval_2_fu_1357_p11 = 'bx;

assign retval_2_fu_1357_p12 = {{{{x_is_NaN_reg_1427_pp0_iter26_reg}, {and_ln824_fu_1343_p2}}, {and_ln1006_reg_1743}}, {and_ln1023_reg_1748}};

assign retval_2_fu_1357_p4 = ((x_is_inf_reg_1434_pp0_iter26_reg[0:0] == 1'b1) ? 32'd2139095040 : 32'd0);

assign retval_2_fu_1357_p6 = ((tmp_14_reg_1656_pp0_iter26_reg[0:0] == 1'b1) ? 32'd0 : 32'd2139095040);

assign select_ln1000_fu_1261_p3 = ((tmp_12_fu_1190_p3[0:0] == 1'b1) ? tmp_7_fu_1241_p4 : tmp_9_fu_1251_p4);

assign select_ln42_fu_553_p3 = ((tmp_1_reg_1472[0:0] == 1'b1) ? tmp_2_fu_541_p3 : zext_ln42_2_fu_549_p1);

assign select_ln877_1_fu_753_p3 = ((tmp_reg_1411_pp0_iter10_reg[0:0] == 1'b1) ? 9'd386 : 9'd385);

assign select_ln941_fu_1052_p3 = ((icmp_ln941_fu_1040_p2[0:0] == 1'b1) ? add_ln941_1_fu_1046_p2 : tmp_cast_fu_1021_p4);

assign sext_ln1006_fu_1000_p1 = $signed(m_fix_back_fu_993_p3);

assign sext_ln918_1_fu_908_p1 = $signed(log_sum_1_reg_1591_pp0_iter16_reg);

assign sext_ln918_fu_904_p1 = $signed(shl_ln2_fu_897_p3);

assign shl_ln1_fu_871_p3 = {{tmp_5_reg_1606_pp0_iter15_reg}, {24'd0}};

assign shl_ln2_fu_897_p3 = {{Elog2_reg_1621}, {12'd0}};

assign shl_ln3_fu_1010_p3 = {{tmp_10_reg_1646_pp0_iter18_reg}, {15'd16384}};

assign shl_ln44_1_fu_819_p3 = {{mul_ln44_2_reg_1601}, {6'd0}};

assign shl_ln44_2_fu_569_p3 = {{trunc_ln39_reg_1467_pp0_iter4_reg}, {22'd0}};

assign shl_ln44_3_fu_643_p3 = {{tmp_3_reg_1509_pp0_iter7_reg}, {14'd0}};

assign shl_ln44_4_fu_798_p3 = {{tmp_4_reg_1541_pp0_iter13_reg}, {24'd0}};

assign shl_ln4_fu_1174_p3 = {{add_ln994_reg_1718}, {17'd0}};

assign shl_ln_fu_664_p3 = {{mul_ln44_1_reg_1524}, {1'd0}};

assign sub_ln44_1_fu_675_p2 = (add_ln44_1_fu_658_p2 - zext_ln44_7_fu_671_p1);

assign sub_ln44_2_fu_830_p2 = (add_ln44_2_fu_813_p2 - zext_ln44_11_fu_826_p1);

assign sub_ln44_fu_588_p2 = (add_ln44_fu_580_p2 - zext_ln44_2_fu_585_p1);

assign sub_ln915_fu_881_p2 = (shl_ln1_fu_871_p3 - zext_ln915_1_fu_878_p1);

assign sub_ln952_fu_1082_p2 = (m_fix_reg_1641_pp0_iter22_reg - m_fix_a_reg_1683);

assign t_fu_1323_p3 = {{out_exp_fu_1318_p2}, {select_ln1000_reg_1738}};

assign tmp_11_fu_1030_p3 = grp_fu_1385_p3[32'd24];

assign tmp_12_fu_1190_p3 = add_ln994_1_fu_1184_p2[32'd43];

assign tmp_13_fu_1210_p4 = {{r_exp_2_fu_1203_p3[9:7]}};

assign tmp_2_fu_541_p3 = {{1'd1}, {zext_ln42_1_fu_537_p1}};

assign tmp_7_fu_1241_p4 = {{add_ln994_1_fu_1184_p2[42:20]}};

assign tmp_9_fu_1251_p4 = {{add_ln994_1_fu_1184_p2[41:19]}};

assign tmp_cast_fu_1021_p4 = {{grp_fu_1385_p3[24:15]}};

assign tmp_s_fu_518_p3 = {{trunc_ln909_reg_1455}, {13'd0}};

assign trunc_ln1035_fu_1237_p1 = r_exp_2_fu_1203_p3[7:0];

assign trunc_ln39_fu_499_p1 = b_frac1_fu_479_p2[20:0];

assign trunc_ln909_fu_485_p1 = b_frac1_fu_479_p2[24:0];

assign trunc_ln941_fu_1037_p1 = grp_fu_1385_p3[14:0];

assign x_is_0_fu_748_p2 = ((bs_exp_reg_1396_pp0_iter10_reg == 8'd0) ? 1'b1 : 1'b0);

assign x_is_NaN_fu_429_p2 = (icmp_ln18_fu_419_p2 & icmp_ln18_1_fu_424_p2);

assign x_is_inf_fu_440_p2 = (icmp_ln18_fu_419_p2 & icmp_ln18_2_fu_435_p2);

assign xor_ln1006_fu_1292_p2 = (or_ln1006_1_fu_1286_p2 ^ 1'd1);

assign xor_ln18_fu_1338_p2 = (x_is_NaN_reg_1427_pp0_iter26_reg ^ 1'd1);

assign xor_ln824_fu_1274_p2 = (or_ln824_1_fu_1269_p2 ^ 1'd1);

assign z1_fu_511_p3 = {{trunc_ln909_reg_1455}, {14'd0}};

assign zext_ln134_1_fu_731_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;

assign zext_ln134_2_fu_735_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;

assign zext_ln134_fu_766_p1 = logn_reg_1571;

assign zext_ln142_fu_774_p1 = add_ln142_1_reg_1576;

assign zext_ln159_fu_1115_p1 = Z2_ind_fu_1105_p4;

assign zext_ln160_1_fu_1123_p1 = pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;

assign zext_ln160_fu_1120_p1 = m_diff_lo_reg_1688;

assign zext_ln16_fu_745_p1 = bs_exp_reg_1396_pp0_iter10_reg;

assign zext_ln313_fu_1330_p1 = t_fu_1323_p3;

assign zext_ln40_1_fu_787_p1 = z3_reg_1529_pp0_iter13_reg;

assign zext_ln40_fu_632_p1 = z2_reg_1497_pp0_iter7_reg;

assign zext_ln42_1_fu_537_p1 = z1_fu_511_p3;

assign zext_ln42_2_cast_fu_529_p3 = {{1'd1}, {zext_ln42_fu_525_p1}};

assign zext_ln42_2_fu_549_p1 = zext_ln42_2_cast_fu_529_p3;

assign zext_ln42_fu_525_p1 = tmp_s_fu_518_p3;

assign zext_ln44_10_fu_809_p1 = eZ_1_fu_790_p3;

assign zext_ln44_11_fu_826_p1 = shl_ln44_1_fu_819_p3;

assign zext_ln44_2_fu_585_p1 = mul_ln44_reg_1492;

assign zext_ln44_3_fu_650_p1 = shl_ln44_3_fu_643_p3;

assign zext_ln44_4_fu_654_p1 = eZ_fu_635_p3;

assign zext_ln44_7_fu_671_p1 = shl_ln_fu_664_p3;

assign zext_ln44_9_fu_805_p1 = shl_ln44_4_fu_798_p3;

assign zext_ln44_fu_576_p1 = shl_ln44_2_fu_569_p3;

assign zext_ln46_1_fu_719_p1 = a_1_reg_1503_pp0_iter8_reg;

assign zext_ln46_2_fu_727_p1 = a_3_reg_1535;

assign zext_ln46_fu_711_p1 = a_reg_1461_pp0_iter8_reg;

assign zext_ln878_fu_462_p1 = b_frac_1_fu_455_p3;

assign zext_ln895_fu_413_p1 = index0_fu_403_p4;

assign zext_ln915_1_fu_878_p1 = lshr_ln_reg_1616;

assign zext_ln915_fu_856_p1 = zk_trunc_reg_1611;

assign zext_ln918_fu_917_p1 = lshr_ln915_1_reg_1626;

assign zext_ln989_fu_1100_p1 = m_diff_hi_fu_1086_p4;

assign zext_ln994_2_fu_1181_p1 = mul_ln994_reg_1723;

always @ (posedge ap_clk) begin
    select_ln42_reg_1482[12:0] <= 13'b0000000000000;
    select_ln42_reg_1482[41:39] <= 3'b000;
    select_ln42_reg_1482_pp0_iter4_reg[12:0] <= 13'b0000000000000;
    select_ln42_reg_1482_pp0_iter4_reg[41:39] <= 3'b000;
end

endmodule //complex_mag_stream_pown_generic_float_s
