
*** Running vivado
    with args -log rd_wr_state_machine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rd_wr_state_machine.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rd_wr_state_machine.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top rd_wr_state_machine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 444.137 ; gain = 98.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rd_wr_state_machine' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:7]
INFO: [Synth 8-6157] synthesizing module 'BRAM_wrapper' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/hdl/BRAM_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'BRAM_blk_mem_gen_0_0' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/.Xil/Vivado-13152-Lenny/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_blk_mem_gen_0_0' (1#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/.Xil/Vivado-13152-Lenny/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'BRAM_blk_mem_gen_0_0' requires 8 connections, but only 7 given [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/synth/BRAM.v:44]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (2#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_wrapper' (3#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/hdl/BRAM_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:2]
	Parameter N bound to: 17 - type: integer 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:59]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:65]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (4#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/imports/chapter_listing/chap04_seq/ch04_17_disp_hex_mux.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:75]
WARNING: [Synth 8-87] always_comb on 'display_seven_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:48]
WARNING: [Synth 8-87] always_comb on 'address_bits_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:35]
WARNING: [Synth 8-87] always_comb on 'BRAM_en_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:40]
WARNING: [Synth 8-87] always_comb on 'BRAM_data_in_reg' did not result in combinational logic [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:38]
WARNING: [Synth 8-3848] Net read in module/entity rd_wr_state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:23]
WARNING: [Synth 8-3848] Net address in module/entity rd_wr_state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:22]
WARNING: [Synth 8-3848] Net write in module/entity rd_wr_state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:24]
WARNING: [Synth 8-3848] Net restart in module/entity rd_wr_state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:25]
WARNING: [Synth 8-3848] Net BRAM_wr_en in module/entity rd_wr_state_machine does not have driver. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'rd_wr_state_machine' (5#1) [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:7]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex7[3]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex7[2]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex7[1]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex7[0]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex6[3]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex6[2]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex6[1]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex6[0]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex5[3]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex5[2]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex5[1]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex5[0]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex4[3]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex4[2]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex4[1]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port hex4[0]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port dp_in[7]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port dp_in[6]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port dp_in[5]
WARNING: [Synth 8-3331] design disp_hex_mux has unconnected port dp_in[4]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[3]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[2]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[1]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.906 ; gain = 153.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM_wrapper:write_en[3] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:33]
WARNING: [Synth 8-3295] tying undriven pin BRAM_wrapper:write_en[2] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:33]
WARNING: [Synth 8-3295] tying undriven pin BRAM_wrapper:write_en[1] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:33]
WARNING: [Synth 8-3295] tying undriven pin BRAM_wrapper:write_en[0] to constant 0 [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:33]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.906 ; gain = 153.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 498.906 ; gain = 153.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'BRAM_wrapper/BRAM_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'BRAM_wrapper/BRAM_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rd_wr_state_machine_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rd_wr_state_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rd_wr_state_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 819.305 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAM_wrapper/BRAM_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 820.629 ; gain = 475.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 820.629 ; gain = 475.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM_wrapper/BRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BRAM_wrapper/BRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 820.629 ; gain = 475.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'rd_wr_state_machine'
INFO: [Synth 8-5545] ROM "BRAM_data_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_seven" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'display_seven_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  addMSB |                              000 | 00000000000000000000000000000000
                storeMSB |                              001 | 00000000000000000000000000000001
                  addLSB |                              010 | 00000000000000000000000000000010
                storeLSB |                              011 | 00000000000000000000000000000011
                 display |                              100 | 00000000000000000000000000000100
                writeMSB |                              101 | 00000000000000000000000000000101
                writeLSB |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'rd_wr_state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'address_bits_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'BRAM_data_in_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'BRAM_en_reg' [C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.srcs/sources_1/new/rd_wr_state_machine.sv:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 820.629 ; gain = 475.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rd_wr_state_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design rd_wr_state_machine has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design rd_wr_state_machine has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design rd_wr_state_machine has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design rd_wr_state_machine has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design rd_wr_state_machine has port sseg[7] driven by constant 1
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[3]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[2]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[1]
WARNING: [Synth 8-3331] design rd_wr_state_machine has unconnected port btn[0]
WARNING: [Synth 8-264] enable of latch \address_bits_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[15]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAM_en_reg)
WARNING: [Synth 8-264] enable of latch \address_bits_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \address_bits_reg[4]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[31]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[30]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[29]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[28]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[27]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[26]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[25]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[24]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[23]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[22]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[21]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[20]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[19]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[18]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[17]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (display_seven_reg[16]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (BRAM_en_reg) is unused and will be removed from module rd_wr_state_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.629 ; gain = 475.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 836.375 ; gain = 491.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 848.160 ; gain = 502.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[31]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[30]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[29]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[28]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[27]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[26]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[25]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[24]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[23]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[22]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[21]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[20]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[19]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[18]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[17]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[16]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[15]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[14]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[13]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[12]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[11]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[10]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[9]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[8]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[7]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[6]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[5]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[4]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[3]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[2]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[1]) is unused and will be removed from module rd_wr_state_machine.
WARNING: [Synth 8-3332] Sequential element (address_bits_reg[0]) is unused and will be removed from module rd_wr_state_machine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |BRAM_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |BRAM_blk_mem_gen_0_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |     5|
|4     |LUT1                 |     1|
|5     |LUT2                 |     4|
|6     |LUT3                 |     2|
|7     |LUT4                 |    10|
|8     |LUT5                 |    16|
|9     |LUT6                 |     4|
|10    |FDCE                 |    20|
|11    |LD                   |    32|
|12    |IBUF                 |    18|
|13    |OBUF                 |    16|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   162|
|2     |  BRAM_wrapper |BRAM_wrapper |    49|
|3     |    BRAM_i     |BRAM         |    33|
|4     |  disp_hex_mux |disp_hex_mux |    38|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 510 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 848.254 ; gain = 181.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 848.254 ; gain = 502.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 859.949 ; gain = 526.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Block Memory/Vivado Project/Block Memory.runs/synth_1/rd_wr_state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rd_wr_state_machine_utilization_synth.rpt -pb rd_wr_state_machine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 859.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 13 16:20:07 2019...
