<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p79" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_79{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_79{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_79{left:110px;bottom:1082px;letter-spacing:-0.2px;word-spacing:3.68px;}
#t4_79{left:196px;bottom:1082px;}
#t5_79{left:196px;bottom:1082px;letter-spacing:-0.18px;word-spacing:3.73px;}
#t6_79{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:0.78px;}
#t7_79{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t8_79{left:110px;bottom:1005px;letter-spacing:-0.19px;word-spacing:1.05px;}
#t9_79{left:191px;bottom:1005px;}
#ta_79{left:209px;bottom:1005px;letter-spacing:-0.16px;word-spacing:1.06px;}
#tb_79{left:110px;bottom:984px;letter-spacing:-0.16px;word-spacing:2.11px;}
#tc_79{left:253px;bottom:992px;letter-spacing:0.13px;}
#td_79{left:300px;bottom:984px;letter-spacing:-0.2px;word-spacing:2.62px;}
#te_79{left:110px;bottom:964px;letter-spacing:-0.17px;word-spacing:1.13px;}
#tf_79{left:110px;bottom:904px;letter-spacing:-0.16px;}
#tg_79{left:183px;bottom:904px;letter-spacing:-0.18px;word-spacing:2.21px;}
#th_79{left:363px;bottom:904px;letter-spacing:-0.17px;}
#ti_79{left:431px;bottom:904px;letter-spacing:-0.17px;}
#tj_79{left:110px;bottom:858px;letter-spacing:-0.16px;word-spacing:1.85px;}
#tk_79{left:110px;bottom:837px;letter-spacing:-0.2px;word-spacing:0.59px;}
#tl_79{left:695px;bottom:837px;letter-spacing:-0.15px;}
#tm_79{left:724px;bottom:837px;letter-spacing:-0.14px;word-spacing:0.27px;}
#tn_79{left:110px;bottom:816px;letter-spacing:-0.16px;word-spacing:0.62px;}
#to_79{left:110px;bottom:795px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tp_79{left:110px;bottom:760px;letter-spacing:-0.14px;word-spacing:1.94px;}
#tq_79{left:110px;bottom:739px;letter-spacing:-0.17px;word-spacing:0.89px;}
#tr_79{left:110px;bottom:718px;letter-spacing:-0.15px;word-spacing:0.59px;}
#ts_79{left:384px;bottom:718px;letter-spacing:-0.15px;}
#tt_79{left:414px;bottom:718px;letter-spacing:-0.14px;word-spacing:0.89px;}
#tu_79{left:110px;bottom:697px;letter-spacing:-0.15px;word-spacing:0.41px;}
#tv_79{left:110px;bottom:677px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tw_79{left:110px;bottom:641px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tx_79{left:272px;bottom:641px;letter-spacing:-0.17px;}
#ty_79{left:307px;bottom:641px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tz_79{left:152px;bottom:596px;letter-spacing:0.02px;word-spacing:2.49px;}
#t10_79{left:152px;bottom:578px;letter-spacing:-0.03px;word-spacing:1.71px;}
#t11_79{left:152px;bottom:560px;letter-spacing:-0.01px;word-spacing:1.87px;}
#t12_79{left:177px;bottom:541px;letter-spacing:0.03px;word-spacing:2.11px;}
#t13_79{left:152px;bottom:523px;letter-spacing:-0.02px;word-spacing:1.73px;}
#t14_79{left:152px;bottom:505px;letter-spacing:0.03px;word-spacing:1.7px;}
#t15_79{left:152px;bottom:487px;letter-spacing:-0.05px;word-spacing:2.25px;}
#t16_79{left:152px;bottom:468px;letter-spacing:0.04px;word-spacing:1.75px;}
#t17_79{left:177px;bottom:450px;word-spacing:0.96px;}
#t18_79{left:152px;bottom:432px;word-spacing:2.11px;}
#t19_79{left:152px;bottom:414px;letter-spacing:-0.11px;word-spacing:3.71px;}
#t1a_79{left:258px;bottom:414px;letter-spacing:-0.06px;word-spacing:3.6px;}
#t1b_79{left:152px;bottom:395px;letter-spacing:0.03px;word-spacing:1.36px;}
#t1c_79{left:152px;bottom:377px;letter-spacing:0.05px;word-spacing:1.73px;}
#t1d_79{left:110px;bottom:317px;letter-spacing:-0.16px;}
#t1e_79{left:183px;bottom:317px;letter-spacing:-0.21px;word-spacing:2.28px;}
#t1f_79{left:376px;bottom:317px;letter-spacing:-0.18px;}
#t1g_79{left:444px;bottom:317px;letter-spacing:-0.17px;}
#t1h_79{left:110px;bottom:270px;letter-spacing:-0.15px;word-spacing:0.67px;}
#t1i_79{left:238px;bottom:270px;letter-spacing:-1px;}
#t1j_79{left:301px;bottom:270px;letter-spacing:-0.16px;word-spacing:0.69px;}
#t1k_79{left:110px;bottom:250px;letter-spacing:-0.16px;word-spacing:1.23px;}
#t1l_79{left:110px;bottom:229px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t1m_79{left:110px;bottom:193px;letter-spacing:-0.15px;word-spacing:0.53px;}
#t1n_79{left:110px;bottom:172px;letter-spacing:-0.17px;word-spacing:1.4px;}
#t1o_79{left:110px;bottom:137px;letter-spacing:-0.19px;word-spacing:3.96px;}
#t1p_79{left:513px;bottom:137px;letter-spacing:-0.14px;}
#t1q_79{left:576px;bottom:137px;letter-spacing:-0.2px;word-spacing:3.9px;}
#t1r_79{left:110px;bottom:116px;letter-spacing:-0.13px;}

.s1_79{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_79{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_79{font-size:17px;font-family:CMSY10_1g9;color:#000;}
.s4_79{font-size:17px;font-family:CMMI10_1fq;color:#000;}
.s5_79{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s6_79{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s7_79{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s8_79{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s9_79{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.sa_79{font-size:17px;font-family:CMTI10_1gf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts79" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMMI10_1fq;
	src: url("fonts/CMMI10_1fq.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMSY10_1g9;
	src: url("fonts/CMSY10_1g9.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg79Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg79" style="-webkit-user-select: none;"><object width="935" height="1210" data="79/79.svg" type="image/svg+xml" id="pdf79" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_79" class="t s1_79">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_79" class="t s2_79">65 </span>
<span id="t3_79" class="t s2_79">If UXLEN </span><span id="t4_79" class="t s3_79"≯</span><span id="t5_79" class="t s2_79">= SXLEN, instructions executed in the narrower mode must ignore source register </span>
<span id="t6_79" class="t s2_79" data-mappings='[[26,"fi"],[71,"fi"]]'>operand bits above the conﬁgured XLEN, and must sign-extend results to ﬁll the widest supported </span>
<span id="t7_79" class="t s2_79">XLEN in the destination register. </span>
<span id="t8_79" class="t s2_79">If UXLEN </span><span id="t9_79" class="t s4_79">&lt; </span><span id="ta_79" class="t s2_79" data-mappings='[[65,"ff"]]'>SXLEN, user-mode instruction-fetch addresses and load and store eﬀective addresses </span>
<span id="tb_79" class="t s2_79">are taken modulo 2 </span>
<span id="tc_79" class="t s5_79">UXLEN </span>
<span id="td_79" class="t s2_79">. For example, when UXLEN=32 and SXLEN=64, user-mode memory </span>
<span id="te_79" class="t s2_79">accesses reference the lowest 4 GiB of the address space. </span>
<span id="tf_79" class="t s6_79">4.1.1.2 </span><span id="tg_79" class="t s6_79">Memory Privilege in </span><span id="th_79" class="t s7_79">sstatus </span><span id="ti_79" class="t s6_79">Register </span>
<span id="tj_79" class="t s2_79" data-mappings='[[43,"fi"]]'>The MXR (Make eXecutable Readable) bit modiﬁes the privilege with which loads access virtual </span>
<span id="tk_79" class="t s2_79">memory. When MXR=0, only loads from pages marked readable (R=1 in Figure </span><span id="tl_79" class="t s8_79">4.18</span><span id="tm_79" class="t s2_79">) will succeed. </span>
<span id="tn_79" class="t s2_79">When MXR=1, loads from pages marked either readable or executable (R=1 or X=1) will succeed. </span>
<span id="to_79" class="t s2_79" data-mappings='[[12,"ff"],[59,"ff"]]'>MXR has no eﬀect when page-based virtual memory is not in eﬀect. </span>
<span id="tp_79" class="t s2_79" data-mappings='[[55,"fi"]]'>The SUM (permit Supervisor User Memory access) bit modiﬁes the privilege with which S-mode </span>
<span id="tq_79" class="t s2_79">loads and stores access virtual memory. When SUM=0, S-mode memory accesses to pages that are </span>
<span id="tr_79" class="t s2_79">accessible by U-mode (U=1 in Figure </span><span id="ts_79" class="t s8_79">4.18</span><span id="tt_79" class="t s2_79">) will fault. When SUM=1, these accesses are permitted. </span>
<span id="tu_79" class="t s2_79" data-mappings='[[12,"ff"],[59,"ff"]]'>SUM has no eﬀect when page-based virtual memory is not in eﬀect, nor when executing in U-mode. </span>
<span id="tv_79" class="t s2_79">Note that S-mode can never execute instructions from user pages, regardless of the state of SUM. </span>
<span id="tw_79" class="t s2_79">SUM is read-only 0 if </span><span id="tx_79" class="t s7_79">satp</span><span id="ty_79" class="t s2_79">.MODE is read-only 0. </span>
<span id="tz_79" class="t s9_79">The SUM mechanism prevents supervisor software from inadvertently accessing user memory. </span>
<span id="t10_79" class="t s9_79">Operating systems can execute the majority of code with SUM clear; the few code segments that </span>
<span id="t11_79" class="t s9_79">should access user memory can temporarily set SUM. </span>
<span id="t12_79" class="t s9_79">The SUM mechanism does not avail S-mode software of permission to execute instructions </span>
<span id="t13_79" class="t s9_79">in user code pages. Legitimate uses cases for execution from user memory in supervisor context </span>
<span id="t14_79" class="t s9_79">are rare in general and nonexistent in POSIX environments. However, bugs in supervisors that </span>
<span id="t15_79" class="t s9_79">lead to arbitrary code execution are much easier to exploit if the supervisor exploit code can be </span>
<span id="t16_79" class="t s9_79" data-mappings='[[19,"ff"]]'>stored in a user buﬀer at a virtual address chosen by an attacker. </span>
<span id="t17_79" class="t s9_79">Some non-POSIX single address space operating systems do allow certain privileged software </span>
<span id="t18_79" class="t s9_79">to partially execute in supervisor mode, while most programs run in user mode, all in a shared </span>
<span id="t19_79" class="t s9_79">address space. </span><span id="t1a_79" class="t s9_79">This use case can be realized by mapping the physical code pages at multiple </span>
<span id="t1b_79" class="t s9_79" data-mappings='[[25,"ff"]]'>virtual addresses with diﬀerent permissions, possibly with the assistance of the instruction page- </span>
<span id="t1c_79" class="t s9_79">fault handler to direct supervisor software to use the alternate mapping. </span>
<span id="t1d_79" class="t s6_79">4.1.1.3 </span><span id="t1e_79" class="t s6_79">Endianness Control in </span><span id="t1f_79" class="t s7_79">sstatus </span><span id="t1g_79" class="t s6_79">Register </span>
<span id="t1h_79" class="t s2_79">The UBE bit is a </span><span id="t1i_79" class="t s6_79">WARL </span><span id="t1j_79" class="t s2_79" data-mappings='[[0,"fi"]]'>ﬁeld that controls the endianness of explicit memory accesses made from </span>
<span id="t1k_79" class="t s2_79" data-mappings='[[20,"ff"]]'>U-mode, which may diﬀer from the endianness of memory accesses in S-mode. An implementation </span>
<span id="t1l_79" class="t s2_79" data-mappings='[[28,"fi"],[50,"fi"]]'>may make UBE be a read-only ﬁeld that always speciﬁes the same endianness as for S-mode. </span>
<span id="t1m_79" class="t s2_79">UBE controls whether explicit load and store memory accesses made from U-mode are little-endian </span>
<span id="t1n_79" class="t s2_79">(UBE=0) or big-endian (UBE=1). </span>
<span id="t1o_79" class="t s2_79" data-mappings='[[12,"ff"]]'>UBE has no eﬀect on instruction fetches, which are </span><span id="t1p_79" class="t sa_79">implicit </span><span id="t1q_79" class="t s2_79">memory accesses that are always </span>
<span id="t1r_79" class="t s2_79">little-endian. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
