<stg><name>popcnt</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="1">
<![CDATA[
:2  %zext_ln791 = zext i1 %p_Result_s to i2

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="1">
<![CDATA[
:4  %zext_ln700 = zext i1 %p_Result_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="1">
<![CDATA[
:6  %zext_ln700_31 = zext i1 %p_Result_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %add_ln700 = add i2 %zext_ln700, %zext_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %add_ln700_2 = add i2 %add_ln700, %zext_ln791

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="2">
<![CDATA[
:9  %zext_ln700_32 = zext i2 %add_ln700_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:10  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="1">
<![CDATA[
:11  %zext_ln700_33 = zext i1 %p_Result_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_33"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:12  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 4)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="1">
<![CDATA[
:13  %zext_ln791_23 = zext i1 %p_Result_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:14  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 5)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="1">
<![CDATA[
:15  %zext_ln791_24 = zext i1 %p_Result_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_24"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:16  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 6)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="1">
<![CDATA[
:17  %zext_ln700_34 = zext i1 %p_Result_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:18  %add_ln700_31 = add i3 %zext_ln700_32, %zext_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %add_ln700_32 = add i2 %zext_ln791_24, %zext_ln700_34

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20  %add_ln700_33 = add i2 %add_ln700_32, %zext_ln791_23

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="2">
<![CDATA[
:21  %zext_ln700_35 = zext i2 %add_ln700_33 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_35"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %add_ln700_6 = add i3 %zext_ln700_35, %add_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="3">
<![CDATA[
:23  %zext_ln700_36 = zext i3 %add_ln700_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_36"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:24  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 7)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1">
<![CDATA[
:25  %zext_ln700_37 = zext i1 %p_Result_7 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_37"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:26  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 8)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="1">
<![CDATA[
:27  %zext_ln791_25 = zext i1 %p_Result_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:28  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 9)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1">
<![CDATA[
:29  %zext_ln791_26 = zext i1 %p_Result_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_26"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:30  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 10)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
:31  %zext_ln791_27 = zext i1 %p_Result_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:32  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 11)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="1">
<![CDATA[
:33  %zext_ln791_28 = zext i1 %p_Result_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:34  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 12)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="1">
<![CDATA[
:35  %zext_ln791_29 = zext i1 %p_Result_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_29"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:36  %p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 13)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1">
<![CDATA[
:37  %zext_ln791_30 = zext i1 %p_Result_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln791_30"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:38  %p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 14)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1">
<![CDATA[
:39  %zext_ln700_38 = zext i1 %p_Result_14 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_38"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:40  %add_ln700_34 = add i4 %zext_ln700_36, %zext_ln700_37

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %add_ln700_35 = add i2 %zext_ln791_25, %zext_ln791_26

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="2">
<![CDATA[
:42  %zext_ln700_39 = zext i2 %add_ln700_35 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_39"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:43  %add_ln700_36 = add i4 %zext_ln700_39, %add_ln700_34

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %add_ln700_37 = add i2 %zext_ln791_27, %zext_ln791_28

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="2">
<![CDATA[
:45  %zext_ln700_40 = zext i2 %add_ln700_37 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:46  %add_ln700_38 = add i2 %zext_ln791_30, %zext_ln700_38

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:47  %add_ln700_39 = add i2 %add_ln700_38, %zext_ln791_29

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="2">
<![CDATA[
:48  %zext_ln700_41 = zext i2 %add_ln700_39 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:49  %add_ln700_40 = add i3 %zext_ln700_41, %zext_ln700_40

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="3">
<![CDATA[
:50  %zext_ln700_42 = zext i3 %add_ln700_40 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %add_ln700_14 = add i4 %zext_ln700_42, %add_ln700_36

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="4">
<![CDATA[
:52  %zext_ln700_43 = zext i4 %add_ln700_14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_43"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:53  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %x_V_read, i16 15)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1">
<![CDATA[
:54  %zext_ln700_44 = zext i1 %p_Result_15 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_44"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:55  %add_ln700_15 = add i5 %zext_ln700_43, %zext_ln700_44

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5">
<![CDATA[
:56  ret i5 %add_ln700_15

]]></Node>
<StgValue><ssdm name="ret_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
