// Modified by Princeton University on June 9th, 2015
// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T1 Processor File: cmp.flist
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
//
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
//
// The above named program is distributed in the hope that it will be
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
//
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
//
// ========== Copyright Header End ============================================

// for Artix7
/usr/licensed/xilinx/Vivado/2014.4/data/verilog/src/glbl.v
-v $DV_ROOT/tools/src/proto/vivado_proto/ip_cores/artix7_bram_4096x512/hdl/artix7_bram_4096x512.v
-v $DV_ROOT/tools/src/proto/vivado_proto/ip_cores/artix7_bram_4096x512/ip/artix7_bram_4096x512_blk_mem_gen_0_0/sim/artix7_bram_4096x512_blk_mem_gen_0_0.v
-v $DV_ROOT/tools/src/proto/vivado_proto/ip_cores/artix7_clk_18MHz/hdl/artix7_clk_18MHz.v
-v $DV_ROOT/tools/src/proto/vivado_proto/ip_cores/artix7_clk_18MHz/ip/artix7_clk_18MHz_clk_wiz_0_0/artix7_clk_18MHz_clk_wiz_0_0.v
-v $DV_ROOT/tools/src/proto/vivado_proto/ip_cores/artix7_clk_18MHz/ip/artix7_clk_18MHz_clk_wiz_0_0/artix7_clk_18MHz_clk_wiz_0_0_clk_wiz.v