set_property PACKAGE_PIN {Y47} [get_ports {sys_clock_p}]
set_property PACKAGE_PIN {Y48} [get_ports {sys_clock_n}]
set_property IOSTANDARD {DIFF_SSTL12} [get_ports {sys_clock_p}]
set_property IOSTANDARD {DIFF_SSTL12} [get_ports {sys_clock_n}]
set_property PACKAGE_PIN {AW15} [get_ports {uart_ctsn}]
set_property IOSTANDARD {LVCMOS18} [get_ports {uart_ctsn}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_ctsn}]]]
set_property PACKAGE_PIN {AY15} [get_ports {uart_rtsn}]
set_property IOSTANDARD {LVCMOS18} [get_ports {uart_rtsn}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_rtsn}]]]
set_property PACKAGE_PIN {AW16} [get_ports {uart_rxd}]
set_property IOSTANDARD {LVCMOS18} [get_ports {uart_rxd}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_rxd}]]]
set_property PACKAGE_PIN {AY16} [get_ports {uart_txd}]
set_property IOSTANDARD {LVCMOS18} [get_ports {uart_txd}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {uart_txd}]]]
set_property PACKAGE_PIN {BN43} [get_ports {sdio_spi_clk}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_clk}]
set_property PACKAGE_PIN {BM42} [get_ports {sdio_spi_cs}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_cs}]
set_property PACKAGE_PIN {BL40} [get_ports {sdio_spi_dat_0}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_dat_0}]
set_property PACKAGE_PIN {BL39} [get_ports {sdio_spi_dat_1}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_dat_1}]
set_property PACKAGE_PIN {BM41} [get_ports {sdio_spi_dat_2}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_dat_2}]
set_property PACKAGE_PIN {BN46} [get_ports {sdio_spi_dat_3}]
set_property IOSTANDARD {LVCMOS18} [get_ports {sdio_spi_dat_3}]
set_property PULLUP {TRUE} [get_ports {sdio_spi_cs}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {sdio_spi_cs}]]]
set_property PULLUP {TRUE} [get_ports {sdio_spi_dat_0}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {sdio_spi_dat_0}]]]
set_property PULLUP {TRUE} [get_ports {sdio_spi_dat_1}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {sdio_spi_dat_1}]]]
set_property PULLUP {TRUE} [get_ports {sdio_spi_dat_2}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {sdio_spi_dat_2}]]]
set_property PULLUP {TRUE} [get_ports {sdio_spi_dat_3}]
set_property IOB {TRUE} [ get_cells -of_objects [ all_fanin -flat -startpoints_only [get_ports {sdio_spi_dat_3}]]]
set_property PACKAGE_PIN {AC44} [get_ports {ddr_c0_ddr4_adr[0]}]
set_property PACKAGE_PIN {Y51} [get_ports {ddr_c0_ddr4_adr[1]}]
set_property PACKAGE_PIN {AB45} [get_ports {ddr_c0_ddr4_adr[2]}]
set_property PACKAGE_PIN {AA50} [get_ports {ddr_c0_ddr4_adr[3]}]
set_property PACKAGE_PIN {W45} [get_ports {ddr_c0_ddr4_adr[4]}]
set_property PACKAGE_PIN {Y45} [get_ports {ddr_c0_ddr4_adr[5]}]
set_property PACKAGE_PIN {Y50} [get_ports {ddr_c0_ddr4_adr[6]}]
set_property PACKAGE_PIN {W44} [get_ports {ddr_c0_ddr4_adr[7]}]
set_property PACKAGE_PIN {AC51} [get_ports {ddr_c0_ddr4_adr[8]}]
set_property PACKAGE_PIN {AB51} [get_ports {ddr_c0_ddr4_adr[9]}]
set_property PACKAGE_PIN {AC43} [get_ports {ddr_c0_ddr4_adr[10]}]
set_property PACKAGE_PIN {W43} [get_ports {ddr_c0_ddr4_adr[11]}]
set_property PACKAGE_PIN {AA44} [get_ports {ddr_c0_ddr4_adr[12]}]
set_property PACKAGE_PIN {AB41} [get_ports {ddr_c0_ddr4_adr[13]}]
set_property PACKAGE_PIN {AC47} [get_ports {ddr_c0_ddr4_adr[14]}]
set_property PACKAGE_PIN {AA42} [get_ports {ddr_c0_ddr4_adr[15]}]
set_property PACKAGE_PIN {AC42} [get_ports {ddr_c0_ddr4_adr[16]}]
set_property PACKAGE_PIN {AB49} [get_ports {ddr_c0_ddr4_bg[0]}]
set_property PACKAGE_PIN {AB44} [get_ports {ddr_c0_ddr4_bg[1]}]
set_property PACKAGE_PIN {AB42} [get_ports {ddr_c0_ddr4_ba[0]}]
set_property PACKAGE_PIN {AC49} [get_ports {ddr_c0_ddr4_ba[1]}]
set_property PACKAGE_PIN {Y41} [get_ports {ddr_c0_ddr4_reset_n}]
set_property PACKAGE_PIN {AA43} [get_ports {ddr_c0_ddr4_act_n}]
set_property PACKAGE_PIN {AA47} [get_ports {ddr_c0_ddr4_ck_c}]
set_property PACKAGE_PIN {AB47} [get_ports {ddr_c0_ddr4_ck_t}]
set_property PACKAGE_PIN {Y43} [get_ports {ddr_c0_ddr4_cke}]
set_property PACKAGE_PIN {AC48} [get_ports {ddr_c0_ddr4_cs_n}]
set_property PACKAGE_PIN {AC46} [get_ports {ddr_c0_ddr4_odt}]
set_property PACKAGE_PIN {V42} [get_ports {ddr_c0_ddr4_dq[0]}]
set_property PACKAGE_PIN {U40} [get_ports {ddr_c0_ddr4_dq[1]}]
set_property PACKAGE_PIN {T42} [get_ports {ddr_c0_ddr4_dq[2]}]
set_property PACKAGE_PIN {T43} [get_ports {ddr_c0_ddr4_dq[3]}]
set_property PACKAGE_PIN {T40} [get_ports {ddr_c0_ddr4_dq[4]}]
set_property PACKAGE_PIN {R40} [get_ports {ddr_c0_ddr4_dq[5]}]
set_property PACKAGE_PIN {R41} [get_ports {ddr_c0_ddr4_dq[6]}]
set_property PACKAGE_PIN {U42} [get_ports {ddr_c0_ddr4_dq[7]}]
set_property PACKAGE_PIN {R46} [get_ports {ddr_c0_ddr4_dq[8]}]
set_property PACKAGE_PIN {R48} [get_ports {ddr_c0_ddr4_dq[9]}]
set_property PACKAGE_PIN {V46} [get_ports {ddr_c0_ddr4_dq[10]}]
set_property PACKAGE_PIN {U44} [get_ports {ddr_c0_ddr4_dq[11]}]
set_property PACKAGE_PIN {R45} [get_ports {ddr_c0_ddr4_dq[12]}]
set_property PACKAGE_PIN {R47} [get_ports {ddr_c0_ddr4_dq[13]}]
set_property PACKAGE_PIN {U45} [get_ports {ddr_c0_ddr4_dq[14]}]
set_property PACKAGE_PIN {U46} [get_ports {ddr_c0_ddr4_dq[15]}]
set_property PACKAGE_PIN {T48} [get_ports {ddr_c0_ddr4_dq[16]}]
set_property PACKAGE_PIN {T50} [get_ports {ddr_c0_ddr4_dq[17]}]
set_property PACKAGE_PIN {W49} [get_ports {ddr_c0_ddr4_dq[18]}]
set_property PACKAGE_PIN {V49} [get_ports {ddr_c0_ddr4_dq[19]}]
set_property PACKAGE_PIN {T49} [get_ports {ddr_c0_ddr4_dq[20]}]
set_property PACKAGE_PIN {U49} [get_ports {ddr_c0_ddr4_dq[21]}]
set_property PACKAGE_PIN {W50} [get_ports {ddr_c0_ddr4_dq[22]}]
set_property PACKAGE_PIN {U50} [get_ports {ddr_c0_ddr4_dq[23]}]
set_property PACKAGE_PIN {R52} [get_ports {ddr_c0_ddr4_dq[24]}]
set_property PACKAGE_PIN {T53} [get_ports {ddr_c0_ddr4_dq[25]}]
set_property PACKAGE_PIN {V54} [get_ports {ddr_c0_ddr4_dq[26]}]
set_property PACKAGE_PIN {V52} [get_ports {ddr_c0_ddr4_dq[27]}]
set_property PACKAGE_PIN {R51} [get_ports {ddr_c0_ddr4_dq[28]}]
set_property PACKAGE_PIN {T52} [get_ports {ddr_c0_ddr4_dq[29]}]
set_property PACKAGE_PIN {U52} [get_ports {ddr_c0_ddr4_dq[30]}]
set_property PACKAGE_PIN {V53} [get_ports {ddr_c0_ddr4_dq[31]}]
set_property PACKAGE_PIN {AD41} [get_ports {ddr_c0_ddr4_dq[32]}]
set_property PACKAGE_PIN {AG42} [get_ports {ddr_c0_ddr4_dq[33]}]
set_property PACKAGE_PIN {AH42} [get_ports {ddr_c0_ddr4_dq[34]}]
set_property PACKAGE_PIN {AE43} [get_ports {ddr_c0_ddr4_dq[35]}]
set_property PACKAGE_PIN {AE41} [get_ports {ddr_c0_ddr4_dq[36]}]
set_property PACKAGE_PIN {AG41} [get_ports {ddr_c0_ddr4_dq[37]}]
set_property PACKAGE_PIN {AH43} [get_ports {ddr_c0_ddr4_dq[38]}]
set_property PACKAGE_PIN {AE42} [get_ports {ddr_c0_ddr4_dq[39]}]
set_property PACKAGE_PIN {AG47} [get_ports {ddr_c0_ddr4_dq[40]}]
set_property PACKAGE_PIN {AF45} [get_ports {ddr_c0_ddr4_dq[41]}]
set_property PACKAGE_PIN {AH46} [get_ports {ddr_c0_ddr4_dq[42]}]
set_property PACKAGE_PIN {AG45} [get_ports {ddr_c0_ddr4_dq[43]}]
set_property PACKAGE_PIN {AG46} [get_ports {ddr_c0_ddr4_dq[44]}]
set_property PACKAGE_PIN {AE45} [get_ports {ddr_c0_ddr4_dq[45]}]
set_property PACKAGE_PIN {AH47} [get_ports {ddr_c0_ddr4_dq[46]}]
set_property PACKAGE_PIN {AF47} [get_ports {ddr_c0_ddr4_dq[47]}]
set_property PACKAGE_PIN {AF50} [get_ports {ddr_c0_ddr4_dq[48]}]
set_property PACKAGE_PIN {AE47} [get_ports {ddr_c0_ddr4_dq[49]}]
set_property PACKAGE_PIN {AE50} [get_ports {ddr_c0_ddr4_dq[50]}]
set_property PACKAGE_PIN {AE48} [get_ports {ddr_c0_ddr4_dq[51]}]
set_property PACKAGE_PIN {AF48} [get_ports {ddr_c0_ddr4_dq[52]}]
set_property PACKAGE_PIN {AG50} [get_ports {ddr_c0_ddr4_dq[53]}]
set_property PACKAGE_PIN {AF49} [get_ports {ddr_c0_ddr4_dq[54]}]
set_property PACKAGE_PIN {AD50} [get_ports {ddr_c0_ddr4_dq[55]}]
set_property PACKAGE_PIN {AG52} [get_ports {ddr_c0_ddr4_dq[56]}]
set_property PACKAGE_PIN {AE52} [get_ports {ddr_c0_ddr4_dq[57]}]
set_property PACKAGE_PIN {AE51} [get_ports {ddr_c0_ddr4_dq[58]}]
set_property PACKAGE_PIN {AF54} [get_ports {ddr_c0_ddr4_dq[59]}]
set_property PACKAGE_PIN {AD51} [get_ports {ddr_c0_ddr4_dq[60]}]
set_property PACKAGE_PIN {AG54} [get_ports {ddr_c0_ddr4_dq[61]}]
set_property PACKAGE_PIN {AG51} [get_ports {ddr_c0_ddr4_dq[62]}]
set_property PACKAGE_PIN {AE53} [get_ports {ddr_c0_ddr4_dq[63]}]
set_property PACKAGE_PIN {R43} [get_ports {ddr_c0_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN {T45} [get_ports {ddr_c0_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN {V48} [get_ports {ddr_c0_ddr4_dqs_c[2]}]
set_property PACKAGE_PIN {T54} [get_ports {ddr_c0_ddr4_dqs_c[3]}]
set_property PACKAGE_PIN {AF43} [get_ports {ddr_c0_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN {AD45} [get_ports {ddr_c0_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN {AD49} [get_ports {ddr_c0_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN {AF53} [get_ports {ddr_c0_ddr4_dqs_c[7]}]
set_property PACKAGE_PIN {R42} [get_ports {ddr_c0_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN {T44} [get_ports {ddr_c0_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN {W48} [get_ports {ddr_c0_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN {U54} [get_ports {ddr_c0_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN {AF42} [get_ports {ddr_c0_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN {AD44} [get_ports {ddr_c0_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN {AD48} [get_ports {ddr_c0_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN {AF52} [get_ports {ddr_c0_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN {V43} [get_ports {ddr_c0_ddr4_dm_dbi_n[0]}]
set_property PACKAGE_PIN {U47} [get_ports {ddr_c0_ddr4_dm_dbi_n[1]}]
set_property PACKAGE_PIN {W51} [get_ports {ddr_c0_ddr4_dm_dbi_n[2]}]
set_property PACKAGE_PIN {W53} [get_ports {ddr_c0_ddr4_dm_dbi_n[3]}]
set_property PACKAGE_PIN {AH44} [get_ports {ddr_c0_ddr4_dm_dbi_n[4]}]
set_property PACKAGE_PIN {AE46} [get_ports {ddr_c0_ddr4_dm_dbi_n[5]}]
set_property PACKAGE_PIN {AH49} [get_ports {ddr_c0_ddr4_dm_dbi_n[6]}]
set_property PACKAGE_PIN {AH51} [get_ports {ddr_c0_ddr4_dm_dbi_n[7]}]
set_property PACKAGE_PIN {BC27} [get_ports {reset}]
set_property IOSTANDARD {LVCMOS18} [get_ports {reset}]
