<stg><name>fully_connected_Pipeline_VITIS_LOOP_58_2</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %zext_ln57_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %zext_ln56_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum

]]></Node>
<StgValue><ssdm name="sum_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="63" op_0_bw="16">
<![CDATA[
newFuncRoot:6 %zext_ln57_cast = zext i16 %zext_ln57_read

]]></Node>
<StgValue><ssdm name="zext_ln57_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln56_cast = sext i62 %sext_ln56_read

]]></Node>
<StgValue><ssdm name="sext_ln56_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
newFuncRoot:8 %zext_ln56_cast = zext i7 %zext_ln56_read

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 %sum_read, i32 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i9 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:1 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:3 %icmp_ln58 = icmp_eq  i9 %j_1, i9 400

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:5 %add_ln58 = add i9 %j_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln58 = br i1 %icmp_ln58, void %for.inc.split, void %for.inc13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="9">
<![CDATA[
for.inc.split:2 %j_cast = zext i9 %j_1

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:6 %add_ln59 = add i63 %j_cast, i63 %sext_ln56_cast

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:7 %add_ln59_1 = add i63 %add_ln59, i63 %zext_ln57_cast

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:8 %sext_ln59 = sext i63 %add_ln59_1

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:15 %ifzero = icmp_eq  i9 %add_ln58, i9 400

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:16 %br_ln58 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln58 = store i9 %add_ln58, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="54" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:1 %j_cast3 = zext i9 %j_1

]]></Node>
<StgValue><ssdm name="j_cast3"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %input_addr = getelementptr i32 %input_r, i64 0, i64 %j_cast3

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:5 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:11 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="60" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:5 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:12 %bitcast_ln59 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln59"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul9 = fmul i32 %input_load, i32 %bitcast_ln59

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul9 = fmul i32 %input_load, i32 %bitcast_ln59

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="64" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:13 %mul9 = fmul i32 %input_load, i32 %bitcast_ln59

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %sum_1_load = load i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_load"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %sum_2 = fadd i32 %sum_1_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.inc13.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="67" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %sum_2 = fadd i32 %sum_1_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="68" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %sum_2 = fadd i32 %sum_1_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="69" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="70" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %sum_2 = fadd i32 %sum_1_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="71" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
ifTrue:0 %store_ln61 = store i32 %sum_2, i7 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln59 = store i32 %sum_2, i32 %sum_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="sum" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum"/></StgValue>
</port>
<port id="132" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="zext_ln56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln56"/></StgValue>
</port>
<port id="134" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="sext_ln56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln56"/></StgValue>
</port>
<port id="136" name="zext_ln57" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln57"/></StgValue>
</port>
<port id="137" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="139" from="StgValue_138" to="sum_1" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_138" to="j" fromId="138" toId="21">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i16" to="zext_ln57_read" fromId="141" toId="22">
</dataflow>
<dataflow id="143" from="zext_ln57" to="zext_ln57_read" fromId="136" toId="22">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln56_read" fromId="144" toId="23">
</dataflow>
<dataflow id="146" from="sext_ln56" to="sext_ln56_read" fromId="135" toId="23">
</dataflow>
<dataflow id="148" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln56_read" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="zext_ln56" to="zext_ln56_read" fromId="133" toId="24">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.float" to="sum_read" fromId="150" toId="25">
</dataflow>
<dataflow id="152" from="sum" to="sum_read" fromId="131" toId="25">
</dataflow>
<dataflow id="153" from="zext_ln57_read" to="zext_ln57_cast" fromId="22" toId="26">
</dataflow>
<dataflow id="154" from="sext_ln56_read" to="sext_ln56_cast" fromId="23" toId="27">
</dataflow>
<dataflow id="155" from="zext_ln56_read" to="zext_ln56_cast" fromId="24" toId="28">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="156" toId="29">
</dataflow>
<dataflow id="158" from="gmem" to="specinterface_ln0" fromId="137" toId="29">
</dataflow>
<dataflow id="160" from="empty_9" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="165" from="empty_21" to="specinterface_ln0" fromId="164" toId="29">
</dataflow>
<dataflow id="166" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="169" from="empty_22" to="specinterface_ln0" fromId="168" toId="29">
</dataflow>
<dataflow id="171" from="empty_24" to="specinterface_ln0" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="empty_21" to="specinterface_ln0" fromId="164" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specinterface_ln0" fromId="173" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_173" to="specinterface_ln0" fromId="173" toId="29">
</dataflow>
<dataflow id="176" from="StgValue_173" to="specinterface_ln0" fromId="173" toId="29">
</dataflow>
<dataflow id="177" from="StgValue_173" to="specinterface_ln0" fromId="173" toId="29">
</dataflow>
<dataflow id="178" from="empty_21" to="specinterface_ln0" fromId="164" toId="29">
</dataflow>
<dataflow id="179" from="empty_21" to="specinterface_ln0" fromId="164" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="29">
</dataflow>
<dataflow id="182" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="29">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln0" fromId="183" toId="30">
</dataflow>
<dataflow id="185" from="j" to="store_ln0" fromId="21" toId="30">
</dataflow>
<dataflow id="186" from="sum_read" to="store_ln0" fromId="25" toId="31">
</dataflow>
<dataflow id="187" from="sum_1" to="store_ln0" fromId="20" toId="31">
</dataflow>
<dataflow id="188" from="j" to="j_1" fromId="21" toId="33">
</dataflow>
<dataflow id="189" from="output_r" to="output_addr" fromId="132" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_190" to="output_addr" fromId="190" toId="34">
</dataflow>
<dataflow id="192" from="zext_ln56_cast" to="output_addr" fromId="28" toId="34">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="193" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_180" to="specpipeline_ln0" fromId="180" toId="35">
</dataflow>
<dataflow id="196" from="StgValue_161" to="specpipeline_ln0" fromId="161" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_138" to="specpipeline_ln0" fromId="138" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_161" to="specpipeline_ln0" fromId="161" toId="35">
</dataflow>
<dataflow id="200" from="p_str" to="specpipeline_ln0" fromId="199" toId="35">
</dataflow>
<dataflow id="201" from="j_1" to="icmp_ln58" fromId="33" toId="36">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln58" fromId="202" toId="36">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="204" toId="37">
</dataflow>
<dataflow id="207" from="StgValue_206" to="speclooptripcount_ln0" fromId="206" toId="37">
</dataflow>
<dataflow id="208" from="StgValue_206" to="speclooptripcount_ln0" fromId="206" toId="37">
</dataflow>
<dataflow id="209" from="StgValue_206" to="speclooptripcount_ln0" fromId="206" toId="37">
</dataflow>
<dataflow id="210" from="j_1" to="add_ln58" fromId="33" toId="38">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln58" fromId="211" toId="38">
</dataflow>
<dataflow id="213" from="icmp_ln58" to="br_ln58" fromId="36" toId="39">
</dataflow>
<dataflow id="214" from="j_1" to="j_cast" fromId="33" toId="40">
</dataflow>
<dataflow id="215" from="j_cast" to="add_ln59" fromId="40" toId="41">
</dataflow>
<dataflow id="216" from="sext_ln56_cast" to="add_ln59" fromId="27" toId="41">
</dataflow>
<dataflow id="217" from="add_ln59" to="add_ln59_1" fromId="41" toId="42">
</dataflow>
<dataflow id="218" from="zext_ln57_cast" to="add_ln59_1" fromId="26" toId="42">
</dataflow>
<dataflow id="219" from="add_ln59_1" to="sext_ln59" fromId="42" toId="43">
</dataflow>
<dataflow id="220" from="gmem" to="gmem_addr" fromId="137" toId="44">
</dataflow>
<dataflow id="221" from="sext_ln59" to="gmem_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="222" from="add_ln58" to="ifzero" fromId="38" toId="45">
</dataflow>
<dataflow id="223" from="StgValue_202" to="ifzero" fromId="202" toId="45">
</dataflow>
<dataflow id="224" from="ifzero" to="br_ln58" fromId="45" toId="46">
</dataflow>
<dataflow id="225" from="add_ln58" to="store_ln58" fromId="38" toId="47">
</dataflow>
<dataflow id="226" from="j" to="store_ln58" fromId="21" toId="47">
</dataflow>
<dataflow id="228" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="48">
</dataflow>
<dataflow id="229" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="48">
</dataflow>
<dataflow id="230" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="48">
</dataflow>
<dataflow id="231" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="49">
</dataflow>
<dataflow id="232" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="49">
</dataflow>
<dataflow id="234" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="50">
</dataflow>
<dataflow id="235" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="50">
</dataflow>
<dataflow id="237" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="51">
</dataflow>
<dataflow id="238" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="51">
</dataflow>
<dataflow id="239" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="51">
</dataflow>
<dataflow id="240" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="52">
</dataflow>
<dataflow id="241" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="52">
</dataflow>
<dataflow id="242" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="52">
</dataflow>
<dataflow id="243" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="53">
</dataflow>
<dataflow id="244" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="53">
</dataflow>
<dataflow id="245" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="53">
</dataflow>
<dataflow id="246" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="54">
</dataflow>
<dataflow id="247" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="54">
</dataflow>
<dataflow id="248" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="54">
</dataflow>
<dataflow id="249" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_3_req" fromId="227" toId="55">
</dataflow>
<dataflow id="250" from="gmem_addr" to="gmem_load_3_req" fromId="44" toId="55">
</dataflow>
<dataflow id="251" from="StgValue_138" to="gmem_load_3_req" fromId="138" toId="55">
</dataflow>
<dataflow id="252" from="j_1" to="j_cast3" fromId="33" toId="56">
</dataflow>
<dataflow id="253" from="input_r" to="input_addr" fromId="134" toId="57">
</dataflow>
<dataflow id="254" from="StgValue_190" to="input_addr" fromId="190" toId="57">
</dataflow>
<dataflow id="255" from="j_cast3" to="input_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="256" from="input_addr" to="input_load" fromId="57" toId="58">
</dataflow>
<dataflow id="258" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="257" toId="59">
</dataflow>
<dataflow id="259" from="gmem_addr" to="gmem_addr_read" fromId="44" toId="59">
</dataflow>
<dataflow id="260" from="input_addr" to="input_load" fromId="57" toId="60">
</dataflow>
<dataflow id="261" from="gmem_addr_read" to="bitcast_ln59" fromId="59" toId="61">
</dataflow>
<dataflow id="262" from="input_load" to="mul9" fromId="60" toId="62">
</dataflow>
<dataflow id="263" from="bitcast_ln59" to="mul9" fromId="61" toId="62">
</dataflow>
<dataflow id="264" from="input_load" to="mul9" fromId="60" toId="63">
</dataflow>
<dataflow id="265" from="bitcast_ln59" to="mul9" fromId="61" toId="63">
</dataflow>
<dataflow id="266" from="input_load" to="mul9" fromId="60" toId="64">
</dataflow>
<dataflow id="267" from="bitcast_ln59" to="mul9" fromId="61" toId="64">
</dataflow>
<dataflow id="268" from="sum_1" to="sum_1_load" fromId="20" toId="65">
</dataflow>
<dataflow id="269" from="sum_1_load" to="sum_2" fromId="65" toId="66">
</dataflow>
<dataflow id="270" from="mul9" to="sum_2" fromId="64" toId="66">
</dataflow>
<dataflow id="271" from="sum_1_load" to="sum_2" fromId="65" toId="67">
</dataflow>
<dataflow id="272" from="mul9" to="sum_2" fromId="64" toId="67">
</dataflow>
<dataflow id="273" from="sum_1_load" to="sum_2" fromId="65" toId="68">
</dataflow>
<dataflow id="274" from="mul9" to="sum_2" fromId="64" toId="68">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="275" toId="69">
</dataflow>
<dataflow id="278" from="empty_18" to="specloopname_ln58" fromId="277" toId="69">
</dataflow>
<dataflow id="279" from="sum_1_load" to="sum_2" fromId="65" toId="70">
</dataflow>
<dataflow id="280" from="mul9" to="sum_2" fromId="64" toId="70">
</dataflow>
<dataflow id="281" from="sum_2" to="store_ln61" fromId="70" toId="71">
</dataflow>
<dataflow id="282" from="output_addr" to="store_ln61" fromId="34" toId="71">
</dataflow>
<dataflow id="283" from="sum_2" to="store_ln59" fromId="70" toId="73">
</dataflow>
<dataflow id="284" from="sum_1" to="store_ln59" fromId="20" toId="73">
</dataflow>
<dataflow id="285" from="icmp_ln58" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="286" from="icmp_ln58" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="287" from="icmp_ln58" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="288" from="ifzero" to="StgValue_18" fromId="45" toId="18">
</dataflow>
<dataflow id="289" from="icmp_ln58" to="StgValue_15" fromId="36" toId="15">
</dataflow>
</dataflows>


</stg>
