TimeQuest Timing Analyzer report for CII_Starter_USB_API
Wed Jul 10 17:30:24 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 16. Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 37. Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CII_Starter_USB_API                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; CII_Starter_USB_API.sdc ; OK     ; Wed Jul 10 17:30:20 2013 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                                                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0] } ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2] } ;
; CLOCK_50                                                                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; 82.01 MHz  ; 82.01 MHz       ; CLOCK_50                                                                                                  ;      ;
; 145.99 MHz ; 145.99 MHz      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 7.806  ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.905 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -2.143 ; -35.372       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 8.889 ; 0.000         ;
; CLOCK_50                                                                                                  ; 8.889 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.806 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 12.227     ;
; 7.959 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 12.080     ;
; 8.041 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.990     ;
; 8.049 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.984     ;
; 8.067 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.966     ;
; 8.071 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.960     ;
; 8.078 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.954     ;
; 8.194 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.843     ;
; 8.220 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.819     ;
; 8.224 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.813     ;
; 8.231 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.807     ;
; 8.277 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.754     ;
; 8.284 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.747     ;
; 8.310 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.723     ;
; 8.314 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.717     ;
; 8.321 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.711     ;
; 8.353 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.679     ;
; 8.430 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.607     ;
; 8.506 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.532     ;
; 8.520 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.511     ;
; 8.532 ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.501     ;
; 8.543 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.496     ;
; 8.548 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.486     ;
; 8.550 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.484     ;
; 8.552 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.482     ;
; 8.596 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.436     ;
; 8.621 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.412     ;
; 8.685 ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.354     ;
; 8.686 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.347     ;
; 8.689 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.344     ;
; 8.725 ; Laser_Controller:inst10|Ticks[4]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.306     ;
; 8.751 ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.282     ;
; 8.760 ; Laser_Controller:inst10|Ticks[12]      ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.273     ;
; 8.775 ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.258     ;
; 8.778 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.259     ;
; 8.783 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.249     ;
; 8.785 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.247     ;
; 8.787 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.245     ;
; 8.804 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.235     ;
; 8.808 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.229     ;
; 8.809 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.225     ;
; 8.811 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.223     ;
; 8.813 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 11.221     ;
; 8.813 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.219     ;
; 8.815 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 11.223     ;
; 8.815 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.217     ;
; 8.817 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.215     ;
; 8.820 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.213     ;
; 8.822 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.211     ;
; 8.823 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.210     ;
; 8.824 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.209     ;
; 8.856 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.175     ;
; 8.878 ; Laser_Controller:inst10|Ticks[4]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.159     ;
; 8.882 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.151     ;
; 8.886 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.145     ;
; 8.893 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.139     ;
; 8.904 ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.135     ;
; 8.913 ; Laser_Controller:inst10|Ticks[12]      ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.126     ;
; 8.921 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.110     ;
; 8.924 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.107     ;
; 8.947 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.086     ;
; 8.950 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.083     ;
; 8.951 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.080     ;
; 8.954 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.077     ;
; 8.958 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.074     ;
; 8.961 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.071     ;
; 8.968 ; Laser_Controller:inst10|Ticks[4]       ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 11.063     ;
; 8.977 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.056     ;
; 8.994 ; Laser_Controller:inst10|Ticks[13]      ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.039     ;
; 9.003 ; Laser_Controller:inst10|Ticks[12]      ; Laser_Controller:inst10|TicksToRun[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.030     ;
; 9.014 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 11.023     ;
; 9.019 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.013     ;
; 9.021 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.011     ;
; 9.023 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.009     ;
; 9.029 ; Laser_Controller:inst10|TicksToRun[0]  ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.010     ;
; 9.039 ; Laser_Controller:inst10|Ticks[0]       ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.992     ;
; 9.058 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|LaserState[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.973     ;
; 9.084 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.949     ;
; 9.088 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|LaserState[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.943     ;
; 9.090 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.948     ;
; 9.092 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.939     ;
; 9.095 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.938     ;
; 9.095 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.937     ;
; 9.097 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.936     ;
; 9.098 ; Laser_Controller:inst10|Ticks[9]       ; Laser_Controller:inst10|LaserState[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.935     ;
; 9.099 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.934     ;
; 9.157 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.874     ;
; 9.160 ; Laser_Controller:inst10|Ticks[3]       ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.871     ;
; 9.168 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|LaserState[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.864     ;
; 9.182 ; Laser_Controller:inst10|TicksToRun[0]  ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.863     ;
; 9.192 ; Laser_Controller:inst10|Ticks[0]       ; Laser_Controller:inst10|TicksToRun[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.845     ;
; 9.212 ; Laser_Controller:inst10|Ticks[2]       ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.819     ;
; 9.218 ; Laser_Controller:inst10|TicksToRun[11] ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.819     ;
; 9.233 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.799     ;
; 9.236 ; Laser_Controller:inst10|TicksToRun[9]  ; Laser_Controller:inst10|TicksToRun[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.796     ;
; 9.238 ; Laser_Controller:inst10|Ticks[10]      ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.795     ;
; 9.242 ; Laser_Controller:inst10|Ticks[1]       ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.789     ;
; 9.249 ; Laser_Controller:inst10|TicksToRun[5]  ; Laser_Controller:inst10|LaserState[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.783     ;
; 9.269 ; Laser_Controller:inst10|Ticks[11]      ; Laser_Controller:inst10|TicksToRun[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.770     ;
; 9.272 ; Laser_Controller:inst10|TicksToRun[10] ; Laser_Controller:inst10|LaserState[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.765     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                          ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 11.905 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 5.379      ;
; 11.905 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 5.379      ;
; 12.064 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 5.213      ;
; 12.131 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 5.147      ;
; 12.190 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 5.093      ;
; 12.190 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 5.093      ;
; 12.349 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 4.927      ;
; 12.416 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 4.861      ;
; 12.419 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 4.865      ;
; 12.455 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 4.821      ;
; 12.625 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.658      ;
; 12.625 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.658      ;
; 12.639 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.644      ;
; 12.639 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.644      ;
; 12.704 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.579      ;
; 12.784 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 4.492      ;
; 12.802 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.481      ;
; 12.851 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 4.426      ;
; 12.865 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 4.412      ;
; 13.139 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.144      ;
; 13.150 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.873      ;
; 13.150 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.873      ;
; 13.178 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.014     ; 6.846      ;
; 13.178 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.014     ; 6.846      ;
; 13.283 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.000      ;
; 13.297 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                           ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.985      ;
; 13.297 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                           ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.985      ;
; 13.346 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.677      ;
; 13.346 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.677      ;
; 13.348 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.675      ;
; 13.374 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 3.909      ;
; 13.376 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.014     ; 6.648      ;
; 13.378 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.659      ;
; 13.381 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.656      ;
; 13.386 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.651      ;
; 13.386 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.651      ;
; 13.406 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.632      ;
; 13.409 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.629      ;
; 13.414 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.624      ;
; 13.414 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.624      ;
; 13.456 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                           ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 3.819      ;
; 13.523 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                           ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 3.753      ;
; 13.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.479      ;
; 13.574 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.463      ;
; 13.576 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.461      ;
; 13.577 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.460      ;
; 13.578 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.459      ;
; 13.578 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.459      ;
; 13.579 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.458      ;
; 13.582 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.455      ;
; 13.582 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.455      ;
; 13.604 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.434      ;
; 13.606 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.432      ;
; 13.606 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.432      ;
; 13.607 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.431      ;
; 13.613 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.001      ; 6.426      ;
; 13.772 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.265      ;
; 13.774 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.263      ;
; 13.774 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.263      ;
; 13.775 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 6.262      ;
; 13.811 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                           ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.471      ;
; 13.843 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.180      ;
; 13.843 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 6.180      ;
; 14.006 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 6.032      ;
; 14.041 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.015     ; 5.982      ;
; 14.071 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.966      ;
; 14.074 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.963      ;
; 14.079 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.958      ;
; 14.079 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.958      ;
; 14.200 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.838      ;
; 14.269 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.012     ; 5.757      ;
; 14.269 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.768      ;
; 14.271 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.766      ;
; 14.271 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.766      ;
; 14.272 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.001     ; 5.765      ;
; 14.286 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.007      ; 5.759      ;
; 14.290 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.753     ; 2.995      ;
; 14.381 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.753     ; 2.904      ;
; 14.430 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.608      ;
; 14.522 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.761      ;
; 14.536 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.739      ;
; 14.540 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 2.744      ;
; 14.545 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.013     ; 5.480      ;
; 14.548 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.001      ; 5.491      ;
; 14.584 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.454      ;
; 14.663 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.012     ; 5.363      ;
; 14.683 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.001      ; 5.356      ;
; 14.704 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.007      ; 5.341      ;
; 14.704 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.007      ; 5.341      ;
; 14.780 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.010      ; 5.268      ;
; 14.781 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.494      ;
; 14.781 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.494      ;
; 14.783 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.492      ;
; 14.783 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.492      ;
; 14.784 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.491      ;
; 14.784 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.491      ;
; 14.785 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.763     ; 2.490      ;
; 14.806 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.477      ;
; 14.844 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.019     ; 5.175      ;
; 14.844 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.010      ; 5.204      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.143 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.897      ;
; -2.139 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.901      ;
; -2.139 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.901      ;
; -2.138 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.902      ;
; -2.138 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.902      ;
; -2.137 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.903      ;
; -2.134 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.906      ;
; -2.134 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.906      ;
; -2.133 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.907      ;
; -2.131 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.909      ;
; -2.130 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.910      ;
; -1.994 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.046      ;
; -1.993 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.047      ;
; -1.993 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.047      ;
; -1.989 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.051      ;
; -1.988 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.052      ;
; -1.486 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.755      ; 1.555      ;
; -0.433 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.755      ; 2.608      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[13]                                   ; Laser_Controller:inst10|TicksToRun[13]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[14]                                   ; Laser_Controller:inst10|TicksToRun[14]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[9]                                    ; Laser_Controller:inst10|TicksToRun[9]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[8]                                    ; Laser_Controller:inst10|TicksToRun[8]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[12]                                   ; Laser_Controller:inst10|TicksToRun[12]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[7]                                    ; Laser_Controller:inst10|TicksToRun[7]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[11]                                   ; Laser_Controller:inst10|TicksToRun[11]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[6]                                    ; Laser_Controller:inst10|TicksToRun[6]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[10]                                   ; Laser_Controller:inst10|TicksToRun[10]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[5]                                    ; Laser_Controller:inst10|TicksToRun[5]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDR_SEL                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDR_SEL                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.900      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.632 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.918      ;
; 0.635 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.921      ;
; 0.646 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.932      ;
; 0.651 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.937      ;
; 0.661 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.947      ;
; 0.722 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.008      ;
; 0.762 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.765 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.772 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.776 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.083      ;
; 0.799 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.085      ;
; 0.815 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.102      ;
; 0.904 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.189      ;
; 0.907 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.192      ;
; 0.945 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.231      ;
; 0.946 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.232      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.953 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.239      ;
; 0.958 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.244      ;
; 0.963 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.249      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.252      ;
; 0.967 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.970 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.258      ;
; 0.974 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.260      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.979 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.267      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.990 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.276      ;
; 1.001 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.287      ;
; 1.004 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.290      ;
; 1.007 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.293      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; 7.550 ; 7.550 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 7.451 ; 7.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 7.200 ; 7.200 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 7.253 ; 7.253 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 7.329 ; 7.329 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 7.091 ; 7.091 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 7.141 ; 7.141 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 7.550 ; 7.550 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 6.610 ; 6.610 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 6.716 ; 6.716 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 6.630 ; 6.630 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 6.844 ; 6.844 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 6.862 ; 6.862 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 6.642 ; 6.642 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 9.699 ; 9.699 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; 9.699 ; 9.699 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 6.885 ; 6.885 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; 6.885 ; 6.885 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; 5.094 ; 5.094 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; 5.059 ; 5.059 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; 5.320 ; 5.320 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; 7.441 ; 7.441 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 5.802 ; 5.802 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 5.761 ; 5.761 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 7.441 ; 7.441 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 5.770 ; 5.770 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 5.223 ; 5.223 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 5.890 ; 5.890 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 5.642 ; 5.642 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 6.081 ; 6.081 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 6.024 ; 6.024 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 5.821 ; 5.821 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; 4.421 ; 4.421 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; -6.362 ; -6.362 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -7.203 ; -7.203 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -6.952 ; -6.952 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -7.005 ; -7.005 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -6.848 ; -6.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -7.081 ; -7.081 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -6.843 ; -6.843 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -6.893 ; -6.893 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -7.302 ; -7.302 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -6.522 ; -6.522 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -6.362 ; -6.362 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -6.468 ; -6.468 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -6.382 ; -6.382 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -6.596 ; -6.596 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -6.614 ; -6.614 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -6.394 ; -6.394 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -6.453 ; -6.453 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -7.424 ; -7.424 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; -7.424 ; -7.424 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -5.495 ; -5.495 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; -5.495 ; -5.495 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; -4.644 ; -4.644 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; -4.232 ; -4.232 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; -4.811 ; -4.811 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; -4.868 ; -4.868 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; -3.643 ; -3.643 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; -4.861 ; -4.861 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -5.554 ; -5.554 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -5.513 ; -5.513 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -7.193 ; -7.193 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -6.029 ; -6.029 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -5.522 ; -5.522 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -5.457 ; -5.457 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -4.975 ; -4.975 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -4.861 ; -4.861 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -5.642 ; -5.642 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -5.394 ; -5.394 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -5.833 ; -5.833 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -5.055 ; -5.055 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -5.776 ; -5.776 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -5.573 ; -5.573 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -5.075 ; -5.075 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -5.055 ; -5.055 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.059  ; 7.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.928  ; 6.928  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.059  ; 7.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.484  ; 6.484  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.695  ; 5.695  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.551  ; 6.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.320  ; 5.320  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.591  ; 5.591  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.863  ; 5.863  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.577  ; 5.577  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.953  ; 5.953  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.848  ; 5.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.992  ; 5.992  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.366  ; 5.366  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.537  ; 5.537  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.186  ; 7.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.971  ; 5.971  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.867  ; 5.867  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.310  ; 6.310  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.552  ; 6.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.186  ; 7.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.164  ; 6.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.841  ; 5.841  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.684  ; 6.684  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.829  ; 5.829  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.323  ; 6.323  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.183  ; 6.183  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.586  ; 5.586  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.617  ; 5.617  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.733  ; 8.733  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 12.394 ; 12.394 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.155 ; 11.155 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.978 ; 10.978 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.260 ; 11.260 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.412 ; 11.412 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.684 ; 11.684 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 12.394 ; 12.394 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 12.034 ; 12.034 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.685 ; 11.685 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.965 ; 10.965 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.671 ; 10.671 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 10.033 ; 10.033 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.755  ; 9.755  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.879  ; 9.879  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.849  ; 9.849  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.839  ; 9.839  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.275 ; 10.275 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.757 ; 10.757 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.269  ; 9.269  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.821  ; 9.821  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.496  ; 9.496  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.142 ; 10.142 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.734  ; 9.734  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.687 ; 10.687 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.736  ; 9.736  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.622 ; 10.622 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.948 ; 10.948 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.585 ; 10.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.542  ; 8.542  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.865  ; 9.865  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 12.722 ; 12.722 ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 11.150 ; 11.150 ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 11.061 ; 11.061 ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 11.846 ; 11.846 ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 14.192 ; 14.192 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 10.384 ; 10.384 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.558  ; 9.558  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 11.130 ; 11.130 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 10.613 ; 10.613 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 11.809 ; 11.809 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 12.361 ; 12.361 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.544  ; 8.544  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.292  ; 9.292  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.347  ; 9.347  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.175  ; 9.175  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.298  ; 8.298  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 12.722 ; 12.722 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 11.140 ; 11.140 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 11.656 ; 11.656 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 12.185 ; 12.185 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 13.932 ; 13.932 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.338 ; 11.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 11.338 ; 11.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 11.071 ; 11.071 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.897 ; 10.897 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.801 ; 10.801 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.787 ; 10.787 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.858  ; 9.858  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.142 ; 10.142 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.562  ; 9.562  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.711  ; 9.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.556  ; 9.556  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.574  ; 9.574  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.890  ; 9.890  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.175 ; 10.175 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.318 ; 10.318 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.386 ; 10.386 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.397 ; 10.397 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.206 ; 10.206 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 10.175 ; 10.175 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.899  ; 9.899  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.904  ; 9.904  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 10.233 ; 10.233 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.708  ; 9.708  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.655  ; 9.655  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 10.487 ; 10.487 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.836 ; 10.836 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.224 ; 10.224 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 10.242 ; 10.242 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 10.462 ; 10.462 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.698 ; 10.698 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.585 ; 10.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 11.243 ; 11.243 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 10.663 ; 10.663 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.136  ; 9.136  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.320  ; 5.320  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.928  ; 6.928  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.059  ; 7.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.484  ; 6.484  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.695  ; 5.695  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.551  ; 6.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.320  ; 5.320  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.591  ; 5.591  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.863  ; 5.863  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.577  ; 5.577  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.953  ; 5.953  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.848  ; 5.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.992  ; 5.992  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.366  ; 5.366  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.537  ; 5.537  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.971  ; 5.971  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.867  ; 5.867  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.310  ; 6.310  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.552  ; 6.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.186  ; 7.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.164  ; 6.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.841  ; 5.841  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.684  ; 6.684  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.829  ; 5.829  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.323  ; 6.323  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.183  ; 6.183  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.586  ; 5.586  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.617  ; 5.617  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.733  ; 8.733  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 8.457  ; 8.457  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.788  ; 9.788  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.664  ; 9.664  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.465  ; 9.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.688  ; 9.688  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.223 ; 10.223 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 10.563 ; 10.563 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 10.235 ; 10.235 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.204 ; 10.204 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.988  ; 9.988  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 9.247  ; 9.247  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.457  ; 8.457  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.786  ; 8.786  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.508  ; 8.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.891  ; 8.891  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.521  ; 8.521  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.510  ; 8.510  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.941  ; 8.941  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.422  ; 9.422  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.603  ; 8.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.157  ; 9.157  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.155  ; 9.155  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 8.739  ; 8.739  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.411  ; 9.411  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.750  ; 8.750  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.739  ; 8.739  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.813  ; 9.813  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.690  ; 9.690  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.542  ; 8.542  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 10.965 ; 10.965 ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 9.050  ; 9.050  ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 9.132  ; 9.132  ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 9.749  ; 9.749  ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 12.208 ; 12.208 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 8.516  ; 8.516  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 10.384 ; 10.384 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.558  ; 9.558  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 9.201  ; 9.201  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 8.516  ; 8.516  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 10.856 ; 10.856 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 9.709  ; 9.709  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 10.604 ; 10.604 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 8.298  ; 8.298  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.544  ; 8.544  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.292  ; 9.292  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.347  ; 9.347  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.175  ; 9.175  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.298  ; 8.298  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 10.965 ; 10.965 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 9.040  ; 9.040  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 9.727  ; 9.727  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 10.088 ; 10.088 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 11.948 ; 11.948 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.362  ; 8.362  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.654  ; 9.654  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.763  ; 9.763  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.026 ; 10.026 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.819  ; 9.819  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.986  ; 8.986  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.928  ; 9.928  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.362  ; 8.362  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.513  ; 8.513  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.625  ; 8.625  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.970  ; 8.970  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.625  ; 9.625  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.120  ; 9.120  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.188  ; 9.188  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.922  ; 9.922  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.833  ; 9.833  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.952  ; 9.952  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.633  ; 9.633  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.694  ; 9.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.677  ; 9.677  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.503  ; 9.503  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.481  ; 9.481  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.657  ; 9.657  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.955  ; 9.955  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.909  ; 9.909  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.614  ; 9.614  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.877  ; 9.877  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.512  ; 9.512  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.335 ; 10.335 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.635  ; 9.635  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.525 ; 10.525 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 9.860  ; 9.860  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.219  ; 9.219  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.136  ; 9.136  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+--------------+--------+-------+-------+--------+
; Input Port      ; Output Port  ; RR     ; RF    ; FR    ; FF     ;
+-----------------+--------------+--------+-------+-------+--------+
; LaserLockIn397a ; LEDR_temp[0] ; 8.891  ;       ;       ; 8.891  ;
; LaserLockIn397b ; LEDR_temp[1] ; 8.522  ;       ;       ; 8.522  ;
; LaserLockIn729  ; LEDR_temp[3] ;        ; 8.915 ; 8.915 ;        ;
; LaserLockIn854  ; LEDR_temp[2] ; 10.137 ;       ;       ; 10.137 ;
+-----------------+--------------+--------+-------+-------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+--------------+--------+-------+-------+--------+
; Input Port      ; Output Port  ; RR     ; RF    ; FR    ; FF     ;
+-----------------+--------------+--------+-------+-------+--------+
; LaserLockIn397a ; LEDR_temp[0] ; 8.891  ;       ;       ; 8.891  ;
; LaserLockIn397b ; LEDR_temp[1] ; 8.522  ;       ;       ; 8.522  ;
; LaserLockIn729  ; LEDR_temp[3] ;        ; 8.915 ; 8.915 ;        ;
; LaserLockIn854  ; LEDR_temp[2] ; 10.137 ;       ;       ; 10.137 ;
+-----------------+--------------+--------+-------+-------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.994  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.751  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.751  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.740  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.740  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.379  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.349  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.389  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.389  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.603  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.603  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.597  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.597  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.994  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.994  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.994  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.994  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.226  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.510  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.510  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.226  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.226  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.819  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.819  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 9.085  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 9.075  ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.060 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.973 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.983 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.692 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.702 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.385 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.385 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.060 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.070 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.659 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 10.659 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.662 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.655 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.675 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.672 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.953 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.935 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.994 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.751 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.751 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.740 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.740 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.379 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.349 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.389 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.389 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.603 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.603 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.597 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.597 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.994 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.994 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.994 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.994 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.226 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.510 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.510 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.226 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.226 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.819 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.819 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 9.085 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 9.075 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.616 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.529 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.539 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.248 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.258 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.941 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.941 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.616 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.626 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.215 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.215 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.218 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.211 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.231 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.228 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.509 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.491 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.751     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.751     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.740     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.740     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.379     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.349     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.389     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.389     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.603     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.603     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.510     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.510     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.819     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.819     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 9.085     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 9.075     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.060    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.973    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.983    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.692    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.702    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.385    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.385    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.060    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.070    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.659    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 10.659    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.662    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.655    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.675    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.672    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.953    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.935    ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.751     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.751     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.740     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.740     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.379     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.349     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.389     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.389     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.603     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.603     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.994     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.510     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.510     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.226     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.819     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.819     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 9.085     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 9.075     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.616     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.529     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.539     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.248     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.258     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.941     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.941     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.616     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.626     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.215     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.215     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.218     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.211     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.231     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.228     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.509     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.491     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 15.362 ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 15.881 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -1.823 ; -31.440       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 9.000 ; 0.000         ;
; CLOCK_50                                                                                                  ; 9.000 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.362 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.664      ;
; 15.407 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.618      ;
; 15.472 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.554      ;
; 15.502 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.531      ;
; 15.522 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.502      ;
; 15.527 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.497      ;
; 15.539 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.487      ;
; 15.547 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.485      ;
; 15.584 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.441      ;
; 15.598 ; Laser_Controller:inst10|Ticks[3]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.426      ;
; 15.605 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.420      ;
; 15.612 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.421      ;
; 15.638 ; Laser_Controller:inst10|Ticks[11]                  ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.388      ;
; 15.649 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.377      ;
; 15.662 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.369      ;
; 15.667 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.364      ;
; 15.675 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.351      ;
; 15.687 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.339      ;
; 15.699 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.325      ;
; 15.704 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.320      ;
; 15.727 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.299      ;
; 15.734 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.299      ;
; 15.737 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.291      ;
; 15.738 ; Laser_Controller:inst10|Ticks[3]                   ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.293      ;
; 15.742 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.286      ;
; 15.743 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.285      ;
; 15.743 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.283      ;
; 15.745 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.287      ;
; 15.746 ; Laser_Controller:inst10|Ticks[4]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.278      ;
; 15.772 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.253      ;
; 15.775 ; Laser_Controller:inst10|Ticks[3]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.249      ;
; 15.778 ; Laser_Controller:inst10|Ticks[11]                  ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.255      ;
; 15.779 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.253      ;
; 15.782 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.243      ;
; 15.782 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.245      ;
; 15.787 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.240      ;
; 15.788 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.239      ;
; 15.788 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.237      ;
; 15.797 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[18]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.229      ;
; 15.815 ; Laser_Controller:inst10|Ticks[11]                  ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.211      ;
; 15.815 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.218      ;
; 15.827 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.206      ;
; 15.834 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.192      ;
; 15.837 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|LaserState[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.189      ;
; 15.842 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[18]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.183      ;
; 15.844 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.189      ;
; 15.847 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.181      ;
; 15.852 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.176      ;
; 15.852 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.174      ;
; 15.853 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.175      ;
; 15.853 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.173      ;
; 15.856 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.170      ;
; 15.857 ; Laser_Controller:inst10|Ticks[0]                   ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.167      ;
; 15.864 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.162      ;
; 15.869 ; Laser_Controller:inst10|TicksToRun[0]              ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.163      ;
; 15.870 ; Laser_Controller:inst10|Ticks[14]                  ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.156      ;
; 15.879 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.146      ;
; 15.886 ; Laser_Controller:inst10|Ticks[4]                   ; Laser_Controller:inst10|TicksToRun[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.145      ;
; 15.887 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|LaserState[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.137      ;
; 15.892 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|LaserState[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.132      ;
; 15.894 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.137      ;
; 15.897 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.129      ;
; 15.899 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.132      ;
; 15.901 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|LaserState[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.124      ;
; 15.902 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.124      ;
; 15.902 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.124      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|oCountData[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.123      ;
; 15.903 ; Laser_Controller:inst10|Ticks[2]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.121      ;
; 15.907 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|TicksToRun[18]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.119      ;
; 15.907 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.119      ;
; 15.908 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.118      ;
; 15.908 ; Laser_Controller:inst10|Ticks[1]                   ; Laser_Controller:inst10|TicksToRun[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.116      ;
; 15.923 ; Laser_Controller:inst10|Ticks[4]                   ; Laser_Controller:inst10|TicksToRun[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.101      ;
; 15.925 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.105      ;
; 15.933 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|LaserState[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.093      ;
; 15.941 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.104      ;
; 15.944 ; Laser_Controller:inst10|Ticks[10]                  ; Laser_Controller:inst10|LaserState[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.082      ;
; 15.946 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|LaserState[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 4.084      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
; 15.948 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|oCountData[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.077      ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.881 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 2.093      ;
; 15.881 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 2.093      ;
; 15.970 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 2.002      ;
; 15.970 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 2.002      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.932      ;
; 16.044 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.926      ;
; 16.105 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.867      ;
; 16.105 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.867      ;
; 16.125 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.841      ;
; 16.127 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.845      ;
; 16.127 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.845      ;
; 16.133 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.835      ;
; 16.139 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.827      ;
; 16.174 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.801      ;
; 16.263 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.710      ;
; 16.268 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.700      ;
; 16.276 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.697      ;
; 16.282 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.684      ;
; 16.290 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.678      ;
; 16.381 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.591      ;
; 16.381 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.591      ;
; 16.420 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.553      ;
; 16.450 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.523      ;
; 16.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.486      ;
; 16.536 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.066     ; 1.430      ;
; 16.544 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.424      ;
; 16.674 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.299      ;
; 16.815 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.159      ;
; 16.845 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.123      ;
; 16.852 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.122      ;
; 16.908 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.067      ;
; 16.920 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.053      ;
; 16.962 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.006      ;
; 16.963 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.005      ;
; 16.963 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.005      ;
; 16.964 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.004      ;
; 16.964 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.004      ;
; 16.964 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.009      ;
; 16.965 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.003      ;
; 16.965 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.003      ;
; 16.966 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.007      ;
; 17.015 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.958      ;
; 17.035 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.938      ;
; 17.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.937      ;
; 17.041 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.932      ;
; 17.053 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.920      ;
; 17.053 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.916      ;
; 17.054 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.919      ;
; 17.054 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.919      ;
; 17.054 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.919      ;
; 17.055 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.918      ;
; 17.055 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.914      ;
; 17.058 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.915      ;
; 17.058 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.911      ;
; 17.089 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.884      ;
; 17.089 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.884      ;
; 17.089 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.884      ;
; 17.090 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.883      ;
; 17.090 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.883      ;
; 17.092 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.881      ;
; 17.093 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.884      ;
; 17.095 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.882      ;
; 17.095 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.882      ;
; 17.110 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.859      ;
; 17.111 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.858      ;
; 17.111 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.858      ;
; 17.134 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[7]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.046     ; 0.852      ;
; 17.138 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[2]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.829      ;
; 17.159 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 0.813      ;
; 17.167 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.801      ;
; 17.168 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.800      ;
; 17.168 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.800      ;
; 17.169 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.799      ;
; 17.170 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.798      ;
; 17.174 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.794      ;
; 17.176 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.792      ;
; 17.177 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.800      ;
; 17.179 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[15]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.046     ; 0.807      ;
; 17.180 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.787      ;
; 17.180 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.787      ;
; 17.184 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.783      ;
; 17.185 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.782      ;
; 17.185 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.783      ;
; 17.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.781      ;
; 17.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.781      ;
; 17.194 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.781      ;
; 17.195 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.780      ;
; 17.195 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.780      ;
; 17.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.771      ;
; 17.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.771      ;
; 17.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.778      ;
; 17.198 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.777      ;
; 17.198 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.777      ;
; 17.199 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.776      ;
; 17.199 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.776      ;
; 17.199 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.776      ;
; 17.200 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.775      ;
; 17.200 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.767      ;
; 17.201 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.774      ;
; 17.202 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 0.765      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.823 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.387      ;
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.819 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.391      ;
; -1.819 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.391      ;
; -1.817 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.393      ;
; -1.817 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.393      ;
; -1.816 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.394      ;
; -1.815 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.395      ;
; -1.815 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.395      ;
; -1.736 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.474      ;
; -1.735 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.475      ;
; -1.734 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.476      ;
; -1.732 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.478      ;
; -1.731 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.479      ;
; -1.550 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.059      ; 0.661      ;
; -1.221 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.059      ; 0.990      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[13]                                   ; Laser_Controller:inst10|TicksToRun[13]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[14]                                   ; Laser_Controller:inst10|TicksToRun[14]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[9]                                    ; Laser_Controller:inst10|TicksToRun[9]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[8]                                    ; Laser_Controller:inst10|TicksToRun[8]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[12]                                   ; Laser_Controller:inst10|TicksToRun[12]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[7]                                    ; Laser_Controller:inst10|TicksToRun[7]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[11]                                   ; Laser_Controller:inst10|TicksToRun[11]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[6]                                    ; Laser_Controller:inst10|TicksToRun[6]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[10]                                   ; Laser_Controller:inst10|TicksToRun[10]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[5]                                    ; Laser_Controller:inst10|TicksToRun[5]                                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDR_SEL                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDR_SEL                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.252 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.260 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.412      ;
; 0.265 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.292 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.446      ;
; 0.302 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.454      ;
; 0.306 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.458      ;
; 0.314 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.466      ;
; 0.323 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.350 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.501      ;
; 0.352 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.503      ;
; 0.355 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 4.114 ; 4.114 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 4.155 ; 4.155 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 4.198 ; 4.198 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 3.933 ; 3.933 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 3.836 ; 3.836 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 3.831 ; 3.831 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 3.981 ; 3.981 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 3.849 ; 3.849 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 5.177 ; 5.177 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; 5.177 ; 5.177 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; 2.302 ; 2.302 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; 2.082 ; 2.082 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; 2.380 ; 2.380 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; 2.411 ; 2.411 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; 1.760 ; 1.760 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; 3.114 ; 3.114 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 2.560 ; 2.560 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 2.566 ; 2.566 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 3.114 ; 3.114 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 2.690 ; 2.690 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 2.560 ; 2.560 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 2.499 ; 2.499 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 2.288 ; 2.288 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 2.237 ; 2.237 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 2.587 ; 2.587 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 2.498 ; 2.498 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 2.657 ; 2.657 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 2.381 ; 2.381 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 2.679 ; 2.679 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 2.588 ; 2.588 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 2.411 ; 2.411 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 2.400 ; 2.400 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; 2.016 ; 2.016 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -3.994 ; -3.994 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -4.035 ; -4.035 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -3.962 ; -3.962 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -4.078 ; -4.078 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -3.966 ; -3.966 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -4.169 ; -4.169 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -3.813 ; -3.813 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -3.716 ; -3.716 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -3.854 ; -3.854 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -3.729 ; -3.729 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -3.766 ; -3.766 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -4.242 ; -4.242 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; -4.242 ; -4.242 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; -2.145 ; -2.145 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; -1.960 ; -1.960 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; -2.239 ; -2.239 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; -2.252 ; -2.252 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; -1.640 ; -1.640 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -2.440 ; -2.440 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -2.446 ; -2.446 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -2.994 ; -2.994 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -2.570 ; -2.570 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -2.440 ; -2.440 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -2.379 ; -2.379 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -2.168 ; -2.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -2.378 ; -2.378 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -2.537 ; -2.537 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -2.261 ; -2.261 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -2.559 ; -2.559 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -2.468 ; -2.468 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -2.291 ; -2.291 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -2.280 ; -2.280 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; -1.896 ; -1.896 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.769  ; 2.769  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.594  ; 2.594  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.330  ; 2.330  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.598  ; 2.598  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.123  ; 2.123  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.509  ; 2.509  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.206  ; 2.206  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.380  ; 2.380  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.397  ; 2.397  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.197  ; 2.197  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.291  ; 2.291  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.374  ; 2.374  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.392  ; 2.392  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.377  ; 2.377  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.529  ; 2.529  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.356  ; 2.356  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.690  ; 2.690  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.498  ; 2.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.405  ; 2.405  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.232  ; 2.232  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.246  ; 2.246  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.493  ; 4.493  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 5.986  ; 5.986  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.476  ; 5.476  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.568  ; 5.568  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.671  ; 5.671  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.986  ; 5.986  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.744  ; 5.744  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.608  ; 5.608  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.656  ; 5.656  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.911  ; 4.911  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.961  ; 4.961  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.960  ; 4.960  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.957  ; 4.957  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.160  ; 5.160  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.313  ; 5.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.931  ; 4.931  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.858  ; 4.858  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 5.531  ; 5.531  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.087  ; 5.087  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.881  ; 4.881  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.881  ; 4.881  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.370  ; 5.370  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.205  ; 5.205  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.531  ; 5.531  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 6.159  ; 6.159  ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 5.454  ; 5.454  ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 5.599  ; 5.599  ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 5.849  ; 5.849  ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 6.147  ; 6.147  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 5.315  ; 5.315  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 5.539  ; 5.539  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 5.281  ; 5.281  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 6.147  ; 6.147  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 5.684  ; 5.684  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.407  ; 4.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.706  ; 4.706  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.421  ; 4.421  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.296  ; 4.296  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 6.159  ; 6.159  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.822  ; 5.822  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.992  ; 5.992  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 6.700  ; 6.700  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.595  ; 5.595  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.595  ; 5.595  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.400  ; 5.400  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.376  ; 5.376  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.302  ; 5.302  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.334  ; 5.334  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.058  ; 5.058  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.067  ; 5.067  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.832  ; 4.832  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.919  ; 4.919  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.844  ; 4.844  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.077  ; 5.077  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.189  ; 5.189  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.293  ; 5.293  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.193  ; 5.193  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.417  ; 5.417  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.075  ; 5.075  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.074  ; 5.074  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.948  ; 4.948  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.962  ; 4.962  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.122  ; 5.122  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.899  ; 4.899  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.898  ; 4.898  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.236  ; 5.236  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.333  ; 5.333  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.133  ; 5.133  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.141  ; 5.141  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.239  ; 5.239  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.300  ; 5.300  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.250  ; 5.250  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.417  ; 5.417  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.501  ; 5.501  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.123  ; 2.123  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.769  ; 2.769  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.594  ; 2.594  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.330  ; 2.330  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.598  ; 2.598  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.123  ; 2.123  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.509  ; 2.509  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.206  ; 2.206  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.380  ; 2.380  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.397  ; 2.397  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.197  ; 2.197  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.291  ; 2.291  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.374  ; 2.374  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.392  ; 2.392  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.377  ; 2.377  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.529  ; 2.529  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.356  ; 2.356  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.690  ; 2.690  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.498  ; 2.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.405  ; 2.405  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.232  ; 2.232  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.246  ; 2.246  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.493  ; 4.493  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.850  ; 4.850  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.789  ; 4.789  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.145  ; 5.145  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.276  ; 5.276  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.053  ; 5.053  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.971  ; 4.971  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.711  ; 4.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.525  ; 4.525  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.534  ; 4.534  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.432  ; 4.432  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.592  ; 4.592  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.441  ; 4.441  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.434  ; 4.434  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.785  ; 4.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.452  ; 4.452  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.652  ; 4.652  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.731  ; 4.731  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.761  ; 4.761  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.516  ; 4.516  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.987  ; 4.987  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.734  ; 4.734  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.739  ; 4.739  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.908  ; 4.908  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.850  ; 4.850  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.559  ; 4.559  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 5.018  ; 5.018  ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 5.997  ; 5.997  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.450  ; 4.450  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 5.315  ; 5.315  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 4.722  ; 4.722  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 4.450  ; 4.450  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 5.355  ; 5.355  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 5.285  ; 5.285  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.296  ; 4.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.407  ; 4.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.706  ; 4.706  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.421  ; 4.421  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.296  ; 4.296  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 4.607  ; 4.607  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.161  ; 5.161  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.951  ; 4.951  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.913  ; 4.913  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.928  ; 4.928  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.592  ; 4.592  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.424  ; 4.424  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.429  ; 4.429  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.397  ; 4.397  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.583  ; 4.583  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.820  ; 4.820  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.693  ; 4.693  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.702  ; 4.702  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.940  ; 4.940  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.923  ; 4.923  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.799  ; 4.799  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.016  ; 5.016  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.913  ; 4.913  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.910  ; 4.910  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.912  ; 4.912  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.856  ; 4.856  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.849  ; 4.849  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.799  ; 4.799  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.941  ; 4.941  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.870  ; 4.870  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.958  ; 4.958  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.833  ; 4.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.121  ; 5.121  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.846  ; 4.846  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.192  ; 5.192  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.946  ; 4.946  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.699  ; 4.699  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-----------------+--------------+-------+-------+-------+-------+
; Input Port      ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-----------------+--------------+-------+-------+-------+-------+
; LaserLockIn397a ; LEDR_temp[0] ; 4.732 ;       ;       ; 4.732 ;
; LaserLockIn397b ; LEDR_temp[1] ; 4.590 ;       ;       ; 4.590 ;
; LaserLockIn729  ; LEDR_temp[3] ;       ; 4.768 ; 4.768 ;       ;
; LaserLockIn854  ; LEDR_temp[2] ; 5.278 ;       ;       ; 5.278 ;
+-----------------+--------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-----------------+--------------+-------+-------+-------+-------+
; Input Port      ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-----------------+--------------+-------+-------+-------+-------+
; LaserLockIn397a ; LEDR_temp[0] ; 4.732 ;       ;       ; 4.732 ;
; LaserLockIn397b ; LEDR_temp[1] ; 4.590 ;       ;       ; 4.590 ;
; LaserLockIn729  ; LEDR_temp[3] ;       ; 4.768 ; 4.768 ;       ;
; LaserLockIn854  ; LEDR_temp[2] ; 5.278 ;       ;       ; 5.278 ;
+-----------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                               ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.706 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.706 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.697 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.697 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.551 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.521 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.561 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.561 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.621 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.621 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.616 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.616 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.424 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.424 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.548 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.548 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.643 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.633 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.007 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.369 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.379 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.264 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.274 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.142 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.142 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.007 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.017 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.234 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.234 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.234 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.227 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.247 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.244 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.349 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.334 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.706 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.706 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.697 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.697 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.551 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.521 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.561 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.561 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.621 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.621 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.616 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.616 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.386 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.424 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.424 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.321 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.548 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.548 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.643 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.633 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.458 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.820 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.830 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.715 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.725 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.593 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.593 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.458 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.468 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.685 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.685 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.685 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.678 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.698 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.695 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.800 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.785 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.706     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.706     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.697     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.697     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.551     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.521     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.561     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.561     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.621     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.621     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.616     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.616     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.424     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.424     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.643     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.633     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.007     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.369     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.379     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.264     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.274     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.142     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.142     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.007     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.017     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.234     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.234     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.234     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.227     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.247     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.244     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.349     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.334     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.706     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.706     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.697     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.697     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.551     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.521     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.561     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.561     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.621     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.621     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.616     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.616     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.386     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.424     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.424     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.321     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.548     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.643     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.633     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.458     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.820     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.830     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.715     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.725     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.593     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.593     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.458     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.468     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.685     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.685     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.685     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.678     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.698     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.695     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.800     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.785     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                                                      ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                           ; 7.806  ; -2.143  ; N/A      ; N/A     ; 8.889               ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.905 ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                                                                                  ; 7.806  ; -2.143  ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                                                                            ; 0.0    ; -35.372 ; 0.0      ; 0.0     ; 0.0                 ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                  ; 0.000  ; -35.372 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; 7.550 ; 7.550 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; 7.451 ; 7.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; 7.200 ; 7.200 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; 7.253 ; 7.253 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; 7.329 ; 7.329 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; 7.091 ; 7.091 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; 7.141 ; 7.141 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; 7.550 ; 7.550 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 6.610 ; 6.610 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 6.716 ; 6.716 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 6.630 ; 6.630 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 6.844 ; 6.844 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 6.862 ; 6.862 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 6.642 ; 6.642 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 9.699 ; 9.699 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; 9.699 ; 9.699 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; 6.885 ; 6.885 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; 6.885 ; 6.885 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; 5.094 ; 5.094 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; 5.059 ; 5.059 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; 5.320 ; 5.320 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; 7.441 ; 7.441 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; 5.802 ; 5.802 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; 5.761 ; 5.761 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; 7.441 ; 7.441 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; 6.277 ; 6.277 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; 5.770 ; 5.770 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; 5.223 ; 5.223 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; 5.890 ; 5.890 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; 5.642 ; 5.642 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; 6.081 ; 6.081 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; 6.024 ; 6.024 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; 5.821 ; 5.821 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; 4.421 ; 4.421 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]      ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -3.994 ; -3.994 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -4.035 ; -4.035 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -3.962 ; -3.962 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -4.078 ; -4.078 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -3.966 ; -3.966 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -4.169 ; -4.169 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -3.813 ; -3.813 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -3.716 ; -3.716 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -3.711 ; -3.711 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -3.854 ; -3.854 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -3.729 ; -3.729 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -3.766 ; -3.766 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -4.242 ; -4.242 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]         ; CLOCK_50   ; -4.242 ; -4.242 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]          ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]         ; CLOCK_50   ; -2.502 ; -2.502 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397a ; CLOCK_50   ; -2.145 ; -2.145 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397b ; CLOCK_50   ; -1.960 ; -1.960 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729  ; CLOCK_50   ; -2.239 ; -2.239 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn854  ; CLOCK_50   ; -2.252 ; -2.252 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn     ; CLOCK_50   ; -1.640 ; -1.640 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]      ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]     ; CLOCK_50   ; -2.440 ; -2.440 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]     ; CLOCK_50   ; -2.446 ; -2.446 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]     ; CLOCK_50   ; -2.994 ; -2.994 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]     ; CLOCK_50   ; -2.570 ; -2.570 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]     ; CLOCK_50   ; -2.440 ; -2.440 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]     ; CLOCK_50   ; -2.379 ; -2.379 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]     ; CLOCK_50   ; -2.168 ; -2.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]     ; CLOCK_50   ; -2.117 ; -2.117 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]     ; CLOCK_50   ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]     ; CLOCK_50   ; -2.378 ; -2.378 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]    ; CLOCK_50   ; -2.537 ; -2.537 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]    ; CLOCK_50   ; -2.261 ; -2.261 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]    ; CLOCK_50   ; -2.559 ; -2.559 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]    ; CLOCK_50   ; -2.468 ; -2.468 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]    ; CLOCK_50   ; -2.291 ; -2.291 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]    ; CLOCK_50   ; -2.280 ; -2.280 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn        ; CLOCK_50   ; -1.896 ; -1.896 ; Rise       ; CLOCK_50                                                                                                  ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.059  ; 7.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.928  ; 6.928  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.355  ; 6.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.059  ; 7.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.484  ; 6.484  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.695  ; 5.695  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.551  ; 6.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.320  ; 5.320  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.591  ; 5.591  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.863  ; 5.863  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.577  ; 5.577  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.953  ; 5.953  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.848  ; 5.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.992  ; 5.992  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.366  ; 5.366  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.537  ; 5.537  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.186  ; 7.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.802  ; 5.802  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.971  ; 5.971  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.867  ; 5.867  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.310  ; 6.310  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.552  ; 6.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.186  ; 7.186  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.164  ; 6.164  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.898  ; 6.898  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.841  ; 5.841  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.684  ; 6.684  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.829  ; 5.829  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.323  ; 6.323  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.183  ; 6.183  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.586  ; 5.586  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.423  ; 5.423  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.617  ; 5.617  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.733  ; 8.733  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 12.394 ; 12.394 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.155 ; 11.155 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.978 ; 10.978 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.260 ; 11.260 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.412 ; 11.412 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.684 ; 11.684 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 12.394 ; 12.394 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 12.034 ; 12.034 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.685 ; 11.685 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.779 ; 11.779 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.965 ; 10.965 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.165 ; 10.165 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.671 ; 10.671 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 10.033 ; 10.033 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.755  ; 9.755  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.879  ; 9.879  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.849  ; 9.849  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.839  ; 9.839  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.275 ; 10.275 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.757 ; 10.757 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.269  ; 9.269  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.821  ; 9.821  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.496  ; 9.496  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 10.142 ; 10.142 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.734  ; 9.734  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.687 ; 10.687 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.736  ; 9.736  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.622 ; 10.622 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 10.948 ; 10.948 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.585 ; 10.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.542  ; 8.542  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.865  ; 9.865  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 12.722 ; 12.722 ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 11.150 ; 11.150 ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 11.061 ; 11.061 ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 11.846 ; 11.846 ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 14.192 ; 14.192 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 10.384 ; 10.384 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 9.558  ; 9.558  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 11.130 ; 11.130 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 10.613 ; 10.613 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 11.809 ; 11.809 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 12.361 ; 12.361 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 8.544  ; 8.544  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.292  ; 9.292  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.347  ; 9.347  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.175  ; 9.175  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.783  ; 8.783  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.298  ; 8.298  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 12.722 ; 12.722 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 11.140 ; 11.140 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 11.656 ; 11.656 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 12.185 ; 12.185 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 13.932 ; 13.932 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.338 ; 11.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 11.338 ; 11.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 11.071 ; 11.071 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.897 ; 10.897 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.801 ; 10.801 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.787 ; 10.787 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.858  ; 9.858  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.142 ; 10.142 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.562  ; 9.562  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.711  ; 9.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.556  ; 9.556  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.574  ; 9.574  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.890  ; 9.890  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.175 ; 10.175 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.318 ; 10.318 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.386 ; 10.386 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.737 ; 10.737 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.397 ; 10.397 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.206 ; 10.206 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 10.175 ; 10.175 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.899  ; 9.899  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.904  ; 9.904  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 10.233 ; 10.233 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.708  ; 9.708  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.655  ; 9.655  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 10.487 ; 10.487 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.836 ; 10.836 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.224 ; 10.224 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 10.242 ; 10.242 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 10.462 ; 10.462 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.698 ; 10.698 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.585 ; 10.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 11.113 ; 11.113 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 11.243 ; 11.243 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 10.663 ; 10.663 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.136  ; 9.136  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.123  ; 2.123  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.769  ; 2.769  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.594  ; 2.594  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.330  ; 2.330  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.598  ; 2.598  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.123  ; 2.123  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.509  ; 2.509  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.206  ; 2.206  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.380  ; 2.380  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.443  ; 2.443  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.397  ; 2.397  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.197  ; 2.197  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.291  ; 2.291  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.374  ; 2.374  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.392  ; 2.392  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.377  ; 2.377  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.419  ; 2.419  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.529  ; 2.529  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.503  ; 2.503  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.667  ; 2.667  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.295  ; 2.295  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.356  ; 2.356  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.690  ; 2.690  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.408  ; 2.408  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.498  ; 2.498  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.405  ; 2.405  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.232  ; 2.232  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.246  ; 2.246  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.493  ; 4.493  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.850  ; 4.850  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.789  ; 4.789  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.145  ; 5.145  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.276  ; 5.276  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.053  ; 5.053  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.971  ; 4.971  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.711  ; 4.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.525  ; 4.525  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.534  ; 4.534  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.432  ; 4.432  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.592  ; 4.592  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.441  ; 4.441  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.434  ; 4.434  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.785  ; 4.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.452  ; 4.452  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.652  ; 4.652  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.731  ; 4.731  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.761  ; 4.761  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.516  ; 4.516  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.987  ; 4.987  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.734  ; 4.734  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.739  ; 4.739  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.908  ; 4.908  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.850  ; 4.850  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.559  ; 4.559  ; Rise       ; CLOCK_50                                                                                                  ;
; L397a          ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
; L397b          ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50                                                                                                  ;
; L729           ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; CLOCK_50                                                                                                  ;
; L854           ; CLOCK_50   ; 5.018  ; 5.018  ; Rise       ; CLOCK_50                                                                                                  ;
; L866           ; CLOCK_50   ; 5.997  ; 5.997  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.450  ; 4.450  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[0]       ; CLOCK_50   ; 5.315  ; 5.315  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[3]       ; CLOCK_50   ; 4.722  ; 4.722  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[4]       ; CLOCK_50   ; 4.450  ; 4.450  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[5]       ; CLOCK_50   ; 5.355  ; 5.355  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[6]       ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[7]       ; CLOCK_50   ; 5.285  ; 5.285  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.296  ; 4.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.407  ; 4.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.706  ; 4.706  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.823  ; 4.823  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.421  ; 4.421  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.296  ; 4.296  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397a      ; CLOCK_50   ; 5.444  ; 5.444  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397b      ; CLOCK_50   ; 4.607  ; 4.607  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.005  ; 5.005  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.161  ; 5.161  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser866       ; CLOCK_50   ; 5.908  ; 5.908  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.951  ; 4.951  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.913  ; 4.913  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.928  ; 4.928  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.969  ; 4.969  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.592  ; 4.592  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.424  ; 4.424  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.429  ; 4.429  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.397  ; 4.397  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.583  ; 4.583  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.820  ; 4.820  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.693  ; 4.693  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.702  ; 4.702  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.940  ; 4.940  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.923  ; 4.923  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.799  ; 4.799  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.016  ; 5.016  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.913  ; 4.913  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.910  ; 4.910  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.912  ; 4.912  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.856  ; 4.856  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.849  ; 4.849  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.799  ; 4.799  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.941  ; 4.941  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.870  ; 4.870  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.958  ; 4.958  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.833  ; 4.833  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.121  ; 5.121  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.846  ; 4.846  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.192  ; 5.192  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.946  ; 4.946  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.699  ; 4.699  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+-----------------+--------------+--------+-------+-------+--------+
; Input Port      ; Output Port  ; RR     ; RF    ; FR    ; FF     ;
+-----------------+--------------+--------+-------+-------+--------+
; LaserLockIn397a ; LEDR_temp[0] ; 8.891  ;       ;       ; 8.891  ;
; LaserLockIn397b ; LEDR_temp[1] ; 8.522  ;       ;       ; 8.522  ;
; LaserLockIn729  ; LEDR_temp[3] ;        ; 8.915 ; 8.915 ;        ;
; LaserLockIn854  ; LEDR_temp[2] ; 10.137 ;       ;       ; 10.137 ;
+-----------------+--------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+-----------------+--------------+-------+-------+-------+-------+
; Input Port      ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-----------------+--------------+-------+-------+-------+-------+
; LaserLockIn397a ; LEDR_temp[0] ; 4.732 ;       ;       ; 4.732 ;
; LaserLockIn397b ; LEDR_temp[1] ; 4.590 ;       ;       ; 4.590 ;
; LaserLockIn729  ; LEDR_temp[3] ;       ; 4.768 ; 4.768 ;       ;
; LaserLockIn854  ; LEDR_temp[2] ; 5.278 ;       ;       ; 5.278 ;
+-----------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1475     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 197      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 81851    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1475     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 197      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 81851    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 323   ; 323  ;
; Unconstrained Output Ports      ; 139   ; 139  ;
; Unconstrained Output Port Paths ; 423   ; 423  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 10 17:30:16 2013
Info: Command: quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Reading SDC File: 'CII_Starter_USB_API.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID
    Info: create_clock -period "2.500 ns" \
             -name {TCK} {TCK}
Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 7.806
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.806         0.000 CLOCK_50 
    Info:    11.905         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -2.143
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.143       -35.372 CLOCK_50 
    Info:     0.445         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.889
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.889         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.889         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 15.362
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.362         0.000 CLOCK_50 
    Info:    15.881         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -1.823
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.823       -31.440 CLOCK_50 
    Info:     0.215         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.000         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Wed Jul 10 17:30:24 2013
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:04


