#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar  8 19:39:16 2023
# Process ID: 7108
# Current directory: C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dct/xsim_script.tcl}
# Log file: C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/sim/verilog/xsim.log
# Journal file: C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/sim/verilog\xsim.jou
# Running On: DESKTOP-1OHP5OJ, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 8, Host memory: 16953 MB
#-----------------------------------------------------------
source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -view {{dct_dataflow_ana.wcfg}} -tclbatch {dct.tcl} -protoinst {dct.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dct.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct//AESL_inst_dct_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/Loop_Col_DCT_Loop_proc_U0/Loop_Col_DCT_Loop_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/Loop_Row_DCT_Loop_proc_U0/Loop_Row_DCT_Loop_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/Loop_Xpose_Col_Outer_Loop_proc_U0/Loop_Xpose_Col_Outer_Loop_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/Loop_Xpose_Row_Outer_Loop_proc_U0/Loop_Xpose_Row_Outer_Loop_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/read_data_U0/read_data_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/write_data_U0/write_data_U0_activity
Time resolution is 1 ps
open_wave_config dct_dataflow_ana.wcfg
source dct.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q0 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d0 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address1 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q0 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d0 -into $return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_start -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_done -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_ready -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dct_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_dct_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_dct_top/output_r_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_q1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/output_r_d1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/output_r_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_address1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/output_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/output_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/output_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_dct_top/input_r_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_q1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/input_r_d1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/input_r_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_address1 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/input_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/input_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_dct_top/input_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_address0 -into $tb_return_group -radix hex
## save_wave_config dct.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [81.49%] @ "4185000"
// RTL Simulation : 2 / 10 [81.73%] @ "4845000"
// RTL Simulation : 3 / 10 [81.73%] @ "5515000"
// RTL Simulation : 4 / 10 [81.73%] @ "6175000"
// RTL Simulation : 5 / 10 [81.97%] @ "6845000"
// RTL Simulation : 6 / 10 [81.97%] @ "7505000"
// RTL Simulation : 7 / 10 [81.97%] @ "8175000"
// RTL Simulation : 8 / 10 [81.97%] @ "8835000"
// RTL Simulation : 9 / 10 [81.97%] @ "9505000"
// RTL Simulation : 10 / 10 [100.00%] @ "10165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10225 ns : File "C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/sim/verilog/dct.autotb.v" Line 292
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar  8 19:39:20 2023...
