{
  "Top": "sobel_hls",
  "RtlTop": "sobel_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "S_AXIS": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "S_AXIS",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "M_AXIS": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "M_AXIS",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "9843",
    "Latency": "9842"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel_hls",
    "Version": "1.0",
    "DisplayName": "Sobel_hls",
    "Revision": "2113814177",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["D:\/Semester1\/CEG5203\/workspace\/project-fpga\/vitis2023\/myip_v1_0_HLS.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sobel_hls_frame_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.vhd",
      "impl\/vhdl\/sobel_hls_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/sobel_hls_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_hls_regslice_both.vhd",
      "impl\/vhdl\/sobel_hls_sobel_hls_Pipeline_1.vhd",
      "impl\/vhdl\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.vhd",
      "impl\/vhdl\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.vhd",
      "impl\/vhdl\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8.vhd",
      "impl\/vhdl\/sobel_hls_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/sobel_hls_urem_6ns_3ns_2_10_1.vhd",
      "impl\/vhdl\/sobel_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sobel_hls_frame_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/sobel_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1.v",
      "impl\/verilog\/sobel_hls_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/sobel_hls_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_hls_regslice_both.v",
      "impl\/verilog\/sobel_hls_sobel_hls_Pipeline_1.v",
      "impl\/verilog\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2.v",
      "impl\/verilog\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.v",
      "impl\/verilog\/sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8.v",
      "impl\/verilog\/sobel_hls_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/sobel_hls_urem_6ns_3ns_2_10_1.v",
      "impl\/verilog\/sobel_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "S_AXIS:M_AXIS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "S_AXIS": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "S_AXIS_",
      "ports": [
        "S_AXIS_TDATA",
        "S_AXIS_TKEEP",
        "S_AXIS_TLAST",
        "S_AXIS_TREADY",
        "S_AXIS_TSTRB",
        "S_AXIS_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "S_AXIS"
        }]
    },
    "M_AXIS": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "M_AXIS_",
      "ports": [
        "M_AXIS_TDATA",
        "M_AXIS_TKEEP",
        "M_AXIS_TLAST",
        "M_AXIS_TREADY",
        "M_AXIS_TSTRB",
        "M_AXIS_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "M_AXIS"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "S_AXIS_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "M_AXIS_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel_hls",
      "Instances": [
        {
          "ModuleName": "sobel_hls_Pipeline_1",
          "InstanceName": "grp_sobel_hls_Pipeline_1_fu_98"
        },
        {
          "ModuleName": "sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2",
          "InstanceName": "grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104"
        },
        {
          "ModuleName": "sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4",
          "InstanceName": "grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125"
        },
        {
          "ModuleName": "sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8",
          "InstanceName": "grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139"
        }
      ]
    },
    "Info": {
      "sobel_hls_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_hls": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sobel_hls_Pipeline_1": {
        "Latency": {
          "LatencyBest": "2502",
          "LatencyAvg": "2502",
          "LatencyWorst": "2502",
          "PipelineII": "2502",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.473"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2500",
            "Latency": "2500",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2": {
        "Latency": {
          "LatencyBest": "2510",
          "LatencyAvg": "2510",
          "LatencyWorst": "2510",
          "PipelineII": "2510",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.248"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_1_VITIS_LOOP_33_2",
            "TripCount": "2500",
            "Latency": "2508",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "444",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "492",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4": {
        "Latency": {
          "LatencyBest": "2317",
          "LatencyAvg": "2317",
          "LatencyWorst": "2317",
          "PipelineII": "2317",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.641"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_3_VITIS_LOOP_41_4",
            "TripCount": "2304",
            "Latency": "2315",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "604",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1847",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8": {
        "Latency": {
          "LatencyBest": "2505",
          "LatencyAvg": "2505",
          "LatencyWorst": "2505",
          "PipelineII": "2505",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.800"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_7_VITIS_LOOP_57_8",
            "TripCount": "2500",
            "Latency": "2503",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "204",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sobel_hls": {
        "Latency": {
          "LatencyBest": "9842",
          "LatencyAvg": "9842",
          "LatencyWorst": "9842",
          "PipelineII": "9843",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.641"
        },
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3",
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1124",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3074",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-08 22:17:44 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
