

================================================================
== Vivado HLS Report for 'yuv_filter_rgb2yuv'
================================================================
* Date:           Fri May 08 13:11:22 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.53|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40006|  2457606|  40006|  2457606|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40004|  2457604|         6|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      6|      0|    333|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    287|      9|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    287|    424|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_247_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_13_fu_431_p2               |     *    |      1|  0|   0|           8|           7|
    |tmp_14_fu_523_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_6_fu_404_p2                |     *    |      1|  0|   0|           8|           7|
    |tmp_7_fu_512_p2                |     *    |      1|  0|   0|           8|           8|
    |tmp_8_fu_372_p2                |     *    |      1|  0|   0|           8|           5|
    |indvar_flatten_next_fu_258_p2  |     +    |      0|  0|  32|          32|           1|
    |out_channels_ch1_din           |     +    |      0|  0|   8|           8|           5|
    |p_addr1_fu_328_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_322_p2               |     +    |      0|  0|  13|          27|          27|
    |tmp1_fu_378_p2                 |     +    |      0|  0|  10|          10|           8|
    |tmp2_fu_491_p2                 |     +    |      0|  0|  13|          16|          16|
    |tmp5_fu_532_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_11_fu_579_p2               |     +    |      0|  0|  13|          16|          16|
    |tmp_1_fu_497_p2                |     +    |      0|  0|  13|          16|          16|
    |tmp_9_fu_388_p2                |     +    |      0|  0|  15|          15|          15|
    |x_s_fu_277_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_1_fu_291_p2                  |     +    |      0|  0|  16|          16|           1|
    |p_neg_fu_437_p2                |     -    |      0|  0|  13|           1|          13|
    |tmp_15_fu_458_p2               |     -    |      0|  0|  14|          14|          14|
    |tmp_s_fu_573_p2                |     -    |      0|  0|  13|          16|          16|
    |x_mid2_fu_283_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_269_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_253_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_264_p2             |   icmp   |      0|  0|  20|          16|          16|
    |ap_sig_bdd_119                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_84                  |    or    |      0|  0|   1|           1|           1|
    |out_channels_ch2_din           |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_din           |    xor   |      0|  0|   9|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      6|  0| 333|         370|         328|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |indvar_flatten_reg_205  |  32|          2|   32|         64|
    |x_phi_fu_220_p4         |  16|          2|   16|         32|
    |x_reg_216               |  16|          2|   16|         32|
    |y_reg_227               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |B_reg_672                            |   8|   0|    8|          0|
    |G_reg_665                            |   8|   0|    8|          0|
    |R_reg_658                            |   8|   0|    8|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                |   1|   0|    1|          0|
    |ap_reg_ppstg_G_reg_665_pp0_it3       |   8|   0|    8|          0|
    |ap_reg_ppstg_p_shl3_reg_690_pp0_it4  |   8|   0|   12|          4|
    |bound_reg_612                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_617             |   1|   0|    1|          0|
    |indvar_flatten_reg_205               |  32|   0|   32|          0|
    |p_shl3_reg_690                       |   8|   0|   12|          4|
    |tmp3_cast_reg_685                    |  13|   0|   16|          3|
    |tmp4_reg_715                         |  15|   0|   16|          1|
    |tmp_15_cast_reg_695                  |  15|   0|   16|          1|
    |tmp_15_reg_700                       |  13|   0|   14|          1|
    |tmp_18_reg_720                       |   8|   0|    8|          0|
    |tmp_23_cast_reg_705                  |  14|   0|   16|          2|
    |tmp_5_reg_710                        |   8|   0|    8|          0|
    |tmp_9_reg_680                        |  14|   0|   15|          1|
    |x_mid2_reg_631                       |  16|   0|   16|          0|
    |x_reg_216                            |  16|   0|   16|          0|
    |y_mid2_reg_626                       |  16|   0|   16|          0|
    |y_reg_227                            |  16|   0|   16|          0|
    |B_reg_672                            |   0|   8|    8|          0|
    |exitcond_flatten_reg_617             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 287|   9|  313|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_done                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|in_channels_ch1_address0  | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0       | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0        |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0  | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0       | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0        |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0  | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0       | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0        |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|in_width                  |  in |   16|   ap_none  |      in_width      |    pointer   |
|in_height                 |  in |   16|   ap_none  |      in_height     |    pointer   |
|out_channels_ch1_din      | out |    8|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch1_full_n   |  in |    1|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch1_write    | out |    1|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch2_din      | out |    8|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch2_full_n   |  in |    1|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch2_write    | out |    1|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch3_din      | out |    8|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_channels_ch3_full_n   |  in |    1|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_channels_ch3_write    | out |    1|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_width_din             | out |   16|   ap_fifo  |      out_width     |    pointer   |
|out_width_full_n          |  in |    1|   ap_fifo  |      out_width     |    pointer   |
|out_width_write           | out |    1|   ap_fifo  |      out_width     |    pointer   |
|out_height_din            | out |   16|   ap_fifo  |     out_height     |    pointer   |
|out_height_full_n         |  in |    1|   ap_fifo  |     out_height     |    pointer   |
|out_height_write          | out |    1|   ap_fifo  |     out_height     |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @str62, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str62, [8 x i8]* @str62, [8 x i8]* @str62)

ST_1: empty_47 [1/1] 0.00ns
:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @str61, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str61, [8 x i8]* @str61, [8 x i8]* @str61)

ST_1: empty_48 [1/1] 0.00ns
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @str60, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str60, [8 x i8]* @str60, [8 x i8]* @str60)

ST_1: empty_49 [1/1] 0.00ns
:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @str59, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str59, [8 x i8]* @str59, [8 x i8]* @str59)

ST_1: empty_50 [1/1] 0.00ns
:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @str58, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str58, [8 x i8]* @str58, [8 x i8]* @str58)

ST_1: width [1/1] 0.00ns
:5  %width = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: height [1/1] 0.00ns
:6  %height = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: stg_16 [1/1] 1.87ns
:7  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: stg_17 [1/1] 1.87ns
:8  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)

ST_1: cast [1/1] 0.00ns
:9  %cast = zext i16 %width to i32

ST_1: cast1 [1/1] 0.00ns
:10  %cast1 = zext i16 %height to i32

ST_1: bound [1/1] 6.38ns
:11  %bound = mul i32 %cast, %cast1

ST_1: stg_21 [1/1] 1.57ns
:12  br label %1


 <State 2>: 5.61ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x [1/1] 0.00ns
:1  %x = phi i16 [ 0, %0 ], [ %x_mid2, %.reset ]

ST_2: y [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_1, %.reset ]

ST_2: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 2.28ns
.reset:2  %exitcond = icmp eq i16 %y, %height

ST_2: y_mid2 [1/1] 1.37ns
.reset:3  %y_mid2 = select i1 %exitcond, i16 0, i16 %y

ST_2: x_s [1/1] 1.96ns
.reset:4  %x_s = add i16 %x, 1

ST_2: x_mid2 [1/1] 1.37ns
.reset:5  %x_mid2 = select i1 %exitcond, i16 %x_s, i16 %x

ST_2: y_1 [1/1] 1.96ns
.reset:76  %y_1 = add i16 %y_mid2, 1


 <State 3>: 6.21ns
ST_3: tmp_2_trn_cast [1/1] 0.00ns
.reset:9  %tmp_2_trn_cast = zext i16 %y_mid2 to i27

ST_3: tmp [1/1] 0.00ns
.reset:10  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x_mid2, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
.reset:11  %p_shl_cast = zext i26 %tmp to i27

ST_3: tmp_2 [1/1] 0.00ns
.reset:12  %tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x_mid2, i8 0)

ST_3: p_shl7_cast [1/1] 0.00ns
.reset:13  %p_shl7_cast = zext i24 %tmp_2 to i27

ST_3: p_addr [1/1] 1.91ns
.reset:14  %p_addr = add i27 %p_shl_cast, %p_shl7_cast

ST_3: p_addr1 [1/1] 1.91ns
.reset:15  %p_addr1 = add i27 %p_addr, %tmp_2_trn_cast

ST_3: tmp_4 [1/1] 0.00ns
.reset:16  %tmp_4 = zext i27 %p_addr1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_4

ST_3: R [2/2] 2.39ns
.reset:18  %R = load i8* %in_channels_ch1_addr, align 1

ST_3: in_channels_ch2_addr [1/1] 0.00ns
.reset:19  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_4

ST_3: G [2/2] 2.39ns
.reset:20  %G = load i8* %in_channels_ch2_addr, align 1

ST_3: in_channels_ch3_addr [1/1] 0.00ns
.reset:21  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_4

ST_3: B [2/2] 2.39ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 4>: 2.39ns
ST_4: R [1/2] 2.39ns
.reset:18  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G [1/2] 2.39ns
.reset:20  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B [1/2] 2.39ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 6.38ns
ST_5: tmp_3_cast1 [1/1] 0.00ns
.reset:23  %tmp_3_cast1 = zext i8 %R to i15

ST_5: p_shl5 [1/1] 0.00ns
.reset:24  %p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_5: p_shl5_cast [1/1] 0.00ns
.reset:25  %p_shl5_cast = zext i14 %p_shl5 to i15

ST_5: p_shl6 [1/1] 0.00ns
.reset:26  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_5: p_shl6_cast_cast [1/1] 0.00ns
.reset:27  %p_shl6_cast_cast = zext i9 %p_shl6 to i10

ST_5: tmp_5_cast1_cast [1/1] 0.00ns
.reset:29  %tmp_5_cast1_cast = zext i8 %G to i13

ST_5: tmp_7_cast1 [1/1] 0.00ns
.reset:32  %tmp_7_cast1 = zext i8 %B to i13

ST_5: tmp_8 [1/1] 3.36ns
.reset:33  %tmp_8 = mul i13 %tmp_7_cast1, 25

ST_5: tmp1 [1/1] 1.84ns
.reset:34  %tmp1 = add i10 %p_shl6_cast_cast, 128

ST_5: tmp1_cast [1/1] 0.00ns
.reset:35  %tmp1_cast = zext i10 %tmp1 to i15

ST_5: tmp_9 [1/1] 1.96ns
.reset:36  %tmp_9 = add i15 %tmp1_cast, %p_shl5_cast

ST_5: tmp3 [1/1] 3.02ns
.reset:39  %tmp3 = add i13 %tmp_8, %tmp_5_cast1_cast

ST_5: tmp3_cast [1/1] 0.00ns
.reset:40  %tmp3_cast = zext i13 %tmp3 to i16

ST_5: tmp_6 [1/1] 3.36ns
.reset:44  %tmp_6 = mul i15 %tmp_3_cast1, -38

ST_5: p_shl3 [1/1] 0.00ns
.reset:48  %p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_5: p_shl3_cast7 [1/1] 0.00ns
.reset:49  %p_shl3_cast7 = zext i12 %p_shl3 to i13

ST_5: tmp_10 [1/1] 3.02ns
.reset:52  %tmp_10 = add i15 %tmp_6, 128

ST_5: tmp_15_cast [1/1] 0.00ns
.reset:53  %tmp_15_cast = sext i15 %tmp_10 to i16

ST_5: tmp_13 [1/1] 3.36ns
.reset:58  %tmp_13 = mul i15 %tmp_3_cast1, 122

ST_5: p_neg [1/1] 1.84ns
.reset:60  %p_neg = sub i13 0, %p_shl3_cast7

ST_5: p_neg_cast [1/1] 0.00ns
.reset:61  %p_neg_cast = sext i13 %p_neg to i14

ST_5: p_shl1 [1/1] 0.00ns
.reset:62  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_5: p_shl1_cast [1/1] 0.00ns
.reset:63  %p_shl1_cast = zext i9 %p_shl1 to i14

ST_5: tmp_15 [1/1] 1.96ns
.reset:64  %tmp_15 = sub i14 %p_neg_cast, %p_shl1_cast

ST_5: tmp_16 [1/1] 3.02ns
.reset:66  %tmp_16 = add i15 %tmp_13, 128

ST_5: tmp_23_cast [1/1] 0.00ns
.reset:67  %tmp_23_cast = zext i15 %tmp_16 to i16


 <State 6>: 6.38ns
ST_6: tmp_5_cast1 [1/1] 0.00ns
.reset:28  %tmp_5_cast1 = zext i8 %G to i16

ST_6: p_shl4 [1/1] 0.00ns
.reset:30  %p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_6: p_shl4_cast [1/1] 0.00ns
.reset:31  %p_shl4_cast = zext i15 %p_shl4 to i16

ST_6: tmp_9_cast [1/1] 0.00ns
.reset:37  %tmp_9_cast = zext i15 %tmp_9 to i16

ST_6: tmp2 [1/1] 1.73ns
.reset:38  %tmp2 = add i16 %p_shl4_cast, %tmp_9_cast

ST_6: tmp_1 [1/1] 1.73ns
.reset:41  %tmp_1 = add i16 %tmp3_cast, %tmp2

ST_6: tmp_5 [1/1] 0.00ns
.reset:42  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_1, i32 8, i32 15)

ST_6: tmp_7 [1/1] 3.36ns
.reset:45  %tmp_7 = mul i16 %tmp_5_cast1, -74

ST_6: tmp4 [1/1] 3.02ns
.reset:54  %tmp4 = add i16 %tmp_7, %tmp_15_cast

ST_6: tmp_14 [1/1] 3.36ns
.reset:59  %tmp_14 = mul i16 %tmp_5_cast1, -94

ST_6: tmp_22_cast [1/1] 0.00ns
.reset:65  %tmp_22_cast = sext i14 %tmp_15 to i16

ST_6: tmp5 [1/1] 3.02ns
.reset:68  %tmp5 = add i16 %tmp_23_cast, %tmp_22_cast

ST_6: tmp_17 [1/1] 3.02ns
.reset:69  %tmp_17 = add i16 %tmp5, %tmp_14

ST_6: tmp_18 [1/1] 0.00ns
.reset:70  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_17, i32 8, i32 15)


 <State 7>: 6.53ns
ST_7: stg_90 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @str2)

ST_7: stg_91 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_7: stg_92 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_7: tmp_3 [1/1] 0.00ns
.reset:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_7: stg_94 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: Y [1/1] 1.72ns
.reset:43  %Y = add i8 %tmp_5, 16

ST_7: p_shl2 [1/1] 0.00ns
.reset:46  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_7: p_shl2_cast [1/1] 0.00ns
.reset:47  %p_shl2_cast = zext i15 %p_shl2 to i16

ST_7: p_shl3_cast [1/1] 0.00ns
.reset:50  %p_shl3_cast = zext i12 %p_shl3 to i16

ST_7: tmp_s [1/1] 1.73ns
.reset:51  %tmp_s = sub i16 %p_shl2_cast, %p_shl3_cast

ST_7: tmp_11 [1/1] 1.73ns
.reset:55  %tmp_11 = add i16 %tmp4, %tmp_s

ST_7: tmp_12 [1/1] 0.00ns
.reset:56  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_11, i32 8, i32 15)

ST_7: U [1/1] 1.37ns
.reset:57  %U = xor i8 %tmp_12, -128

ST_7: V [1/1] 1.37ns
.reset:71  %V = xor i8 %tmp_18, -128

ST_7: stg_104 [1/1] 1.70ns
.reset:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %Y)

ST_7: stg_105 [1/1] 1.70ns
.reset:73  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %U)

ST_7: stg_106 [1/1] 1.70ns
.reset:74  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %V)

ST_7: empty_51 [1/1] 0.00ns
.reset:75  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_3)

ST_7: stg_108 [1/1] 0.00ns
.reset:77  br label %1


 <State 8>: 0.00ns
ST_8: stg_109 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9455baed00; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9455baf570; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9455baebe0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9455baf840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9455baf210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9455baed90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9455bb04a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9455bafcc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9455baff00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9455baf720; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000]
empty_47             (specinterface    ) [ 000000000]
empty_48             (specinterface    ) [ 000000000]
empty_49             (specinterface    ) [ 000000000]
empty_50             (specinterface    ) [ 000000000]
width                (read             ) [ 000000000]
height               (read             ) [ 001111110]
stg_16               (write            ) [ 000000000]
stg_17               (write            ) [ 000000000]
cast                 (zext             ) [ 000000000]
cast1                (zext             ) [ 000000000]
bound                (mul              ) [ 001111110]
stg_21               (br               ) [ 011111110]
indvar_flatten       (phi              ) [ 001000000]
x                    (phi              ) [ 001000000]
y                    (phi              ) [ 001000000]
exitcond_flatten     (icmp             ) [ 001111110]
indvar_flatten_next  (add              ) [ 011111110]
stg_27               (br               ) [ 000000000]
exitcond             (icmp             ) [ 000000000]
y_mid2               (select           ) [ 001100000]
x_s                  (add              ) [ 000000000]
x_mid2               (select           ) [ 011111110]
y_1                  (add              ) [ 011111110]
tmp_2_trn_cast       (zext             ) [ 000000000]
tmp                  (bitconcatenate   ) [ 000000000]
p_shl_cast           (zext             ) [ 000000000]
tmp_2                (bitconcatenate   ) [ 000000000]
p_shl7_cast          (zext             ) [ 000000000]
p_addr               (add              ) [ 000000000]
p_addr1              (add              ) [ 000000000]
tmp_4                (zext             ) [ 000000000]
in_channels_ch1_addr (getelementptr    ) [ 001010000]
in_channels_ch2_addr (getelementptr    ) [ 001010000]
in_channels_ch3_addr (getelementptr    ) [ 001010000]
R                    (load             ) [ 001001000]
G                    (load             ) [ 001001100]
B                    (load             ) [ 001001110]
tmp_3_cast1          (zext             ) [ 000000000]
p_shl5               (bitconcatenate   ) [ 000000000]
p_shl5_cast          (zext             ) [ 000000000]
p_shl6               (bitconcatenate   ) [ 000000000]
p_shl6_cast_cast     (zext             ) [ 000000000]
tmp_5_cast1_cast     (zext             ) [ 000000000]
tmp_7_cast1          (zext             ) [ 000000000]
tmp_8                (mul              ) [ 000000000]
tmp1                 (add              ) [ 000000000]
tmp1_cast            (zext             ) [ 000000000]
tmp_9                (add              ) [ 001000100]
tmp3                 (add              ) [ 000000000]
tmp3_cast            (zext             ) [ 001000100]
tmp_6                (mul              ) [ 000000000]
p_shl3               (bitconcatenate   ) [ 001000110]
p_shl3_cast7         (zext             ) [ 000000000]
tmp_10               (add              ) [ 000000000]
tmp_15_cast          (sext             ) [ 001000100]
tmp_13               (mul              ) [ 000000000]
p_neg                (sub              ) [ 000000000]
p_neg_cast           (sext             ) [ 000000000]
p_shl1               (bitconcatenate   ) [ 000000000]
p_shl1_cast          (zext             ) [ 000000000]
tmp_15               (sub              ) [ 001000100]
tmp_16               (add              ) [ 000000000]
tmp_23_cast          (zext             ) [ 001000100]
tmp_5_cast1          (zext             ) [ 000000000]
p_shl4               (bitconcatenate   ) [ 000000000]
p_shl4_cast          (zext             ) [ 000000000]
tmp_9_cast           (zext             ) [ 000000000]
tmp2                 (add              ) [ 000000000]
tmp_1                (add              ) [ 000000000]
tmp_5                (partselect       ) [ 001000010]
tmp_7                (mul              ) [ 000000000]
tmp4                 (add              ) [ 001000010]
tmp_14               (mul              ) [ 000000000]
tmp_22_cast          (sext             ) [ 000000000]
tmp5                 (add              ) [ 000000000]
tmp_17               (add              ) [ 000000000]
tmp_18               (partselect       ) [ 001000010]
stg_90               (specloopname     ) [ 000000000]
stg_91               (speclooptripcount) [ 000000000]
stg_92               (specloopname     ) [ 000000000]
tmp_3                (specregionbegin  ) [ 000000000]
stg_94               (specpipeline     ) [ 000000000]
Y                    (add              ) [ 000000000]
p_shl2               (bitconcatenate   ) [ 000000000]
p_shl2_cast          (zext             ) [ 000000000]
p_shl3_cast          (zext             ) [ 000000000]
tmp_s                (sub              ) [ 000000000]
tmp_11               (add              ) [ 000000000]
tmp_12               (partselect       ) [ 000000000]
U                    (xor              ) [ 000000000]
V                    (xor              ) [ 000000000]
stg_104              (write            ) [ 000000000]
stg_105              (write            ) [ 000000000]
stg_106              (write            ) [ 000000000]
empty_51             (specregionend    ) [ 000000000]
stg_108              (br               ) [ 011111110]
stg_109              (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str60"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str59"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str58"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="width_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="height_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_16_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_16/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_17_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_104_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_104/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_105_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_105/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_106_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_106/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="in_channels_ch1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="27" slack="0"/>
<pin id="173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="22" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_channels_ch2_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="27" slack="0"/>
<pin id="185" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="22" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="in_channels_ch3_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="27" slack="0"/>
<pin id="197" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="y_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="y_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="cast1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bound_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_flatten_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten_next_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="y_mid2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_s/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="x_mid2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="0"/>
<pin id="287" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="y_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_2_trn_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="26" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_shl_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="26" slack="0"/>
<pin id="309" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="1"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl7_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_addr_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="26" slack="0"/>
<pin id="324" dir="0" index="1" bw="24" slack="0"/>
<pin id="325" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_addr1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="27" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="27" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_3_cast1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast1/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_shl5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="1"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl5_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="0"/>
<pin id="353" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl6_cast_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_cast/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_cast1_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast1_cast/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_cast1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="0"/>
<pin id="375" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp1_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_9_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="14" slack="0"/>
<pin id="391" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp3_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="7" slack="0"/>
<pin id="407" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_shl3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl3_cast7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast7/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="9" slack="0"/>
<pin id="424" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_15_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_13_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_neg_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="12" slack="0"/>
<pin id="440" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_neg_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="0"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_shl1_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="0"/>
<pin id="456" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_15_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="0" index="1" bw="9" slack="0"/>
<pin id="461" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_16_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_23_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_5_cast1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast1/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_shl4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="2"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl4_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_9_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="0"/>
<pin id="493" dir="0" index="1" bw="15" slack="0"/>
<pin id="494" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="1"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="15" slack="1"/>
<pin id="521" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_14_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_22_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="1"/>
<pin id="534" dir="0" index="1" bw="14" slack="0"/>
<pin id="535" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_17_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_18_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="5" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="Y_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="1"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_shl2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="3"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_shl2_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_shl3_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="2"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_s_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="0" index="1" bw="12" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_11_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_12_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="U_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="V_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/7 "/>
</bind>
</comp>

<comp id="607" class="1005" name="height_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="612" class="1005" name="bound_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="617" class="1005" name="exitcond_flatten_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="621" class="1005" name="indvar_flatten_next_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="626" class="1005" name="y_mid2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="x_mid2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="y_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="in_channels_ch1_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="22" slack="1"/>
<pin id="645" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="in_channels_ch2_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="22" slack="1"/>
<pin id="650" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="in_channels_ch3_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="22" slack="1"/>
<pin id="655" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="R_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="665" class="1005" name="G_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="672" class="1005" name="B_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_9_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="15" slack="1"/>
<pin id="682" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp3_cast_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_cast "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_shl3_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="2"/>
<pin id="692" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_shl3 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_15_cast_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="1"/>
<pin id="697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_15_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="1"/>
<pin id="702" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_23_cast_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_5_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp4_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_18_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="120" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="126" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="116" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="116" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="116" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="120" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="126" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="209" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="209" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="231" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="231" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="220" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="264" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="220" pin="4"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="269" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="307" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="297" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="362" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="351" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="372" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="366" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="341" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="404" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="341" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="74" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="417" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="431" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="477" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="86" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="474" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="474" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="523" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="557"><net_src comp="112" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="558"><net_src comp="553" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="566" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="84" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="86" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="598"><net_src comp="584" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="114" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="594" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="606"><net_src comp="601" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="610"><net_src comp="126" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="615"><net_src comp="247" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="620"><net_src comp="253" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="258" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="629"><net_src comp="269" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="634"><net_src comp="283" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="641"><net_src comp="291" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="646"><net_src comp="169" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="651"><net_src comp="181" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="656"><net_src comp="193" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="661"><net_src comp="176" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="668"><net_src comp="188" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="675"><net_src comp="200" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="683"><net_src comp="388" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="688"><net_src comp="400" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="693"><net_src comp="410" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="698"><net_src comp="427" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="703"><net_src comp="458" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="708"><net_src comp="470" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="713"><net_src comp="502" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="718"><net_src comp="518" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="723"><net_src comp="543" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="601" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: in_width | {}
	Port: in_height | {}
	Port: out_channels_ch1 | {7 }
	Port: out_channels_ch2 | {7 }
	Port: out_channels_ch3 | {7 }
	Port: out_width | {1 }
	Port: out_height | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_27 : 2
		exitcond : 1
		y_mid2 : 2
		x_s : 1
		x_mid2 : 2
		y_1 : 3
	State 3
		p_shl_cast : 1
		p_shl7_cast : 1
		p_addr : 2
		p_addr1 : 3
		tmp_4 : 4
		in_channels_ch1_addr : 5
		R : 6
		in_channels_ch2_addr : 5
		G : 6
		in_channels_ch3_addr : 5
		B : 6
	State 4
	State 5
		p_shl5_cast : 1
		p_shl6_cast_cast : 1
		tmp_8 : 1
		tmp1 : 2
		tmp1_cast : 3
		tmp_9 : 4
		tmp3 : 2
		tmp3_cast : 3
		tmp_6 : 1
		p_shl3_cast7 : 1
		tmp_10 : 2
		tmp_15_cast : 3
		tmp_13 : 1
		p_neg : 2
		p_neg_cast : 3
		p_shl1_cast : 1
		tmp_15 : 4
		tmp_16 : 2
		tmp_23_cast : 3
	State 6
		p_shl4_cast : 1
		tmp2 : 2
		tmp_1 : 3
		tmp_5 : 4
		tmp_7 : 1
		tmp4 : 2
		tmp_14 : 1
		tmp5 : 1
		tmp_17 : 2
		tmp_18 : 3
	State 7
		p_shl2_cast : 1
		tmp_s : 2
		tmp_11 : 3
		tmp_12 : 4
		U : 5
		stg_104 : 1
		stg_105 : 5
		empty_51 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_258 |    0    |    0    |    32   |
|          |         x_s_fu_277         |    0    |    0    |    16   |
|          |         y_1_fu_291         |    0    |    0    |    16   |
|          |        p_addr_fu_322       |    0    |    0    |   13.5  |
|          |       p_addr1_fu_328       |    0    |    0    |   13.5  |
|          |         tmp1_fu_378        |    0    |    0    |    9    |
|          |        tmp_9_fu_388        |    0    |    0    |    14   |
|          |         tmp3_fu_394        |    0    |    0    |    0    |
|    add   |        tmp_10_fu_421       |    0    |    0    |    0    |
|          |        tmp_16_fu_464       |    0    |    0    |    0    |
|          |         tmp2_fu_491        |    0    |    0    |   13.5  |
|          |        tmp_1_fu_497        |    0    |    0    |   13.5  |
|          |         tmp4_fu_518        |    0    |    0    |    0    |
|          |         tmp5_fu_532        |    0    |    0    |    15   |
|          |        tmp_17_fu_537       |    0    |    0    |    0    |
|          |          Y_fu_553          |    0    |    0    |    8    |
|          |        tmp_11_fu_579       |    0    |    0    |   13.5  |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_253  |    0    |    0    |    40   |
|          |       exitcond_fu_264      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |        p_neg_fu_437        |    0    |    0    |    12   |
|    sub   |        tmp_15_fu_458       |    0    |    0    |    13   |
|          |        tmp_s_fu_573        |    0    |    0    |   13.5  |
|----------|----------------------------|---------|---------|---------|
|  select  |        y_mid2_fu_269       |    0    |    0    |    16   |
|          |        x_mid2_fu_283       |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    xor   |          U_fu_594          |    0    |    0    |    8    |
|          |          V_fu_601          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |        bound_fu_247        |    1    |    0    |    0    |
|          |        tmp_8_fu_372        |    0    |    0    |    0    |
|    mul   |        tmp_6_fu_404        |    0    |    0    |    0    |
|          |        tmp_13_fu_431       |    0    |    0    |    0    |
|          |        tmp_7_fu_512        |    0    |    0    |    0    |
|          |        tmp_14_fu_523       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |      width_read_fu_120     |    0    |    0    |    0    |
|          |     height_read_fu_126     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     stg_16_write_fu_132    |    0    |    0    |    0    |
|          |     stg_17_write_fu_140    |    0    |    0    |    0    |
|   write  |    stg_104_write_fu_148    |    0    |    0    |    0    |
|          |    stg_105_write_fu_155    |    0    |    0    |    0    |
|          |    stg_106_write_fu_162    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         cast_fu_239        |    0    |    0    |    0    |
|          |        cast1_fu_243        |    0    |    0    |    0    |
|          |    tmp_2_trn_cast_fu_297   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_307     |    0    |    0    |    0    |
|          |     p_shl7_cast_fu_318     |    0    |    0    |    0    |
|          |        tmp_4_fu_334        |    0    |    0    |    0    |
|          |     tmp_3_cast1_fu_341     |    0    |    0    |    0    |
|          |     p_shl5_cast_fu_351     |    0    |    0    |    0    |
|          |   p_shl6_cast_cast_fu_362  |    0    |    0    |    0    |
|          |   tmp_5_cast1_cast_fu_366  |    0    |    0    |    0    |
|   zext   |     tmp_7_cast1_fu_369     |    0    |    0    |    0    |
|          |      tmp1_cast_fu_384      |    0    |    0    |    0    |
|          |      tmp3_cast_fu_400      |    0    |    0    |    0    |
|          |     p_shl3_cast7_fu_417    |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_454     |    0    |    0    |    0    |
|          |     tmp_23_cast_fu_470     |    0    |    0    |    0    |
|          |     tmp_5_cast1_fu_474     |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_484     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_488     |    0    |    0    |    0    |
|          |     p_shl2_cast_fu_566     |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_570     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_300         |    0    |    0    |    0    |
|          |        tmp_2_fu_311        |    0    |    0    |    0    |
|          |        p_shl5_fu_344       |    0    |    0    |    0    |
|bitconcatenate|        p_shl6_fu_355       |    0    |    0    |    0    |
|          |        p_shl3_fu_410       |    0    |    0    |    0    |
|          |        p_shl1_fu_447       |    0    |    0    |    0    |
|          |        p_shl4_fu_477       |    0    |    0    |    0    |
|          |        p_shl2_fu_559       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_15_cast_fu_427     |    0    |    0    |    0    |
|   sext   |      p_neg_cast_fu_443     |    0    |    0    |    0    |
|          |     tmp_22_cast_fu_529     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_5_fu_502        |    0    |    0    |    0    |
|partselect|        tmp_18_fu_543       |    0    |    0    |    0    |
|          |        tmp_12_fu_584       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   324   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_672         |    8   |
|          G_reg_665         |    8   |
|          R_reg_658         |    8   |
|        bound_reg_612       |   32   |
|  exitcond_flatten_reg_617  |    1   |
|       height_reg_607       |   16   |
|in_channels_ch1_addr_reg_643|   22   |
|in_channels_ch2_addr_reg_648|   22   |
|in_channels_ch3_addr_reg_653|   22   |
| indvar_flatten_next_reg_621|   32   |
|   indvar_flatten_reg_205   |   32   |
|       p_shl3_reg_690       |   12   |
|      tmp3_cast_reg_685     |   16   |
|        tmp4_reg_715        |   16   |
|     tmp_15_cast_reg_695    |   16   |
|       tmp_15_reg_700       |   14   |
|       tmp_18_reg_720       |    8   |
|     tmp_23_cast_reg_705    |   16   |
|        tmp_5_reg_710       |    8   |
|        tmp_9_reg_680       |   15   |
|       x_mid2_reg_631       |   16   |
|          x_reg_216         |   16   |
|         y_1_reg_638        |   16   |
|       y_mid2_reg_626       |   16   |
|          y_reg_227         |   16   |
+----------------------------+--------+
|            Total           |   404  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_188 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_200 |  p0  |   2  |  22  |   44   ||    22   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  4.713  ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   324  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   404  |   390  |
+-----------+--------+--------+--------+--------+
