#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000c9bfe0 .scope module, "buffer3" "buffer3" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "zflag";
    .port_info 2 /INPUT 32 "entrada";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 6 "zflagSalida";
    .port_info 5 /OUTPUT 32 "salida";
    .port_info 6 /OUTPUT 5 "rdSalida";
o0000000000b778d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000b6fdc0_0 .net "clk", 0 0, o0000000000b778d8;  0 drivers
o0000000000b77908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000b70720_0 .net "entrada", 31 0, o0000000000b77908;  0 drivers
o0000000000b77938 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000b70400_0 .net "rd", 4 0, o0000000000b77938;  0 drivers
v0000000000b70540_0 .var "rdSalida", 4 0;
v0000000000b6ffa0_0 .var "salida", 31 0;
o0000000000b779c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000b70040_0 .net "zflag", 0 0, o0000000000b779c8;  0 drivers
v0000000000b6fc80_0 .var "zflagSalida", 5 0;
E_0000000000b72560 .event posedge, v0000000000b6fdc0_0;
S_0000000000b42f20 .scope module, "mips_tb" "mips_tb" 3 2;
 .timescale -9 -12;
v0000000000bd0a20_0 .var "clk", 0 0;
v0000000000bd05c0_0 .net "salida", 0 0, L_0000000000bd00c0;  1 drivers
S_0000000000b430b0 .scope module, "mipsx" "fetch" 3 7, 4 1 0, S_0000000000b42f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "salida";
v0000000000bcd9d0_0 .net "AluOP_buffer2", 2 0, v0000000000bcd110_0;  1 drivers
v0000000000bcde30_0 .net "Data1", 31 0, v0000000000bced30_0;  1 drivers
v0000000000bcd1b0_0 .net "Data2", 31 0, v0000000000bce650_0;  1 drivers
v0000000000bcd610_0 .net "RegDsr_buffer2", 0 0, v0000000000bcedd0_0;  1 drivers
o0000000000b7a6f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000bcd390_0 name=_s24
v0000000000bcd750_0 .net "ban_alu", 31 0, v0000000000bce8d0_0;  1 drivers
v0000000000bcdc50_0 .net "ban_buffer", 4 0, v0000000000bce830_0;  1 drivers
o0000000000b78238 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bcdd90_0 .net "buf2_ban", 0 0, o0000000000b78238;  0 drivers
v0000000000bcdf70_0 .net "buffer1", 31 0, L_0000000000bcf080;  1 drivers
v0000000000bce010_0 .net "buffer2_aluco", 2 0, v0000000000bce6f0_0;  1 drivers
v0000000000bce0b0_0 .net "buffer2_ban", 0 0, v0000000000bcd570_0;  1 drivers
v0000000000bce150_0 .net "clk", 0 0, v0000000000bd0a20_0;  1 drivers
v0000000000bce290_0 .net "coalu_alu", 3 0, v0000000000bcd930_0;  1 drivers
v0000000000bce330_0 .net "data1_beffer2", 31 0, v0000000000b6faa0_0;  1 drivers
v0000000000bcfa80_0 .net "data2_beffer2", 31 0, v0000000000b700e0_0;  1 drivers
v0000000000bcf3a0_0 .net "data_alucont", 5 0, v0000000000bcd430_0;  1 drivers
v0000000000bcf940_0 .net "instr_buffer", 31 0, v0000000000bcda70_0;  1 drivers
v0000000000bd08e0_0 .net "pc_istruc", 7 0, v0000000000bcd070_0;  1 drivers
v0000000000bd0840_0 .net "salida", 0 0, L_0000000000bd00c0;  alias, 1 drivers
L_0000000000bcfc60 .part L_0000000000bcf080, 21, 5;
L_0000000000bd0200 .part L_0000000000bcf080, 16, 5;
L_0000000000bd0020 .part L_0000000000bcf080, 26, 6;
L_0000000000bcf760 .part L_0000000000bcf080, 11, 5;
L_0000000000bcfee0 .part L_0000000000bcf080, 0, 6;
L_0000000000bd00c0 .part v0000000000bce8d0_0, 0, 1;
LS_0000000000bcf080_0_0 .concat [ 6 5 5 5], v0000000000bcdb10_0, o0000000000b7a6f8, v0000000000bcd250_0, v0000000000bceb50_0;
LS_0000000000bcf080_0_4 .concat [ 5 6 0 0], v0000000000bcd7f0_0, v0000000000bceab0_0;
L_0000000000bcf080 .concat [ 21 11 0 0], LS_0000000000bcf080_0_0, LS_0000000000bcf080_0_4;
S_0000000000b61360 .scope module, "Br" "BancoRegistros" 4 41, 5 1 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadReg1";
    .port_info 1 /INPUT 5 "ReadReg2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "Regwrite";
    .port_info 5 /OUTPUT 32 "ReadData1";
    .port_info 6 /OUTPUT 32 "ReadData2";
v0000000000b705e0 .array "AlmacenReg", 31 0, 31 0;
v0000000000b6faa0_0 .var "ReadData1", 31 0;
v0000000000b700e0_0 .var "ReadData2", 31 0;
v0000000000b6f8c0_0 .net "ReadReg1", 4 0, L_0000000000bcfc60;  1 drivers
v0000000000b6f960_0 .net "ReadReg2", 4 0, L_0000000000bd0200;  1 drivers
v0000000000b6fa00_0 .net "Regwrite", 0 0, o0000000000b78238;  alias, 0 drivers
v0000000000b6fb40_0 .net "WriteData", 31 0, v0000000000bce8d0_0;  alias, 1 drivers
v0000000000b70180_0 .net "WriteReg", 4 0, v0000000000bce830_0;  alias, 1 drivers
v0000000000b705e0_0 .array/port v0000000000b705e0, 0;
v0000000000b705e0_1 .array/port v0000000000b705e0, 1;
E_0000000000b726a0/0 .event edge, v0000000000b6fb40_0, v0000000000b6f8c0_0, v0000000000b705e0_0, v0000000000b705e0_1;
v0000000000b705e0_2 .array/port v0000000000b705e0, 2;
v0000000000b705e0_3 .array/port v0000000000b705e0, 3;
v0000000000b705e0_4 .array/port v0000000000b705e0, 4;
v0000000000b705e0_5 .array/port v0000000000b705e0, 5;
E_0000000000b726a0/1 .event edge, v0000000000b705e0_2, v0000000000b705e0_3, v0000000000b705e0_4, v0000000000b705e0_5;
v0000000000b705e0_6 .array/port v0000000000b705e0, 6;
v0000000000b705e0_7 .array/port v0000000000b705e0, 7;
v0000000000b705e0_8 .array/port v0000000000b705e0, 8;
v0000000000b705e0_9 .array/port v0000000000b705e0, 9;
E_0000000000b726a0/2 .event edge, v0000000000b705e0_6, v0000000000b705e0_7, v0000000000b705e0_8, v0000000000b705e0_9;
v0000000000b705e0_10 .array/port v0000000000b705e0, 10;
v0000000000b705e0_11 .array/port v0000000000b705e0, 11;
v0000000000b705e0_12 .array/port v0000000000b705e0, 12;
v0000000000b705e0_13 .array/port v0000000000b705e0, 13;
E_0000000000b726a0/3 .event edge, v0000000000b705e0_10, v0000000000b705e0_11, v0000000000b705e0_12, v0000000000b705e0_13;
v0000000000b705e0_14 .array/port v0000000000b705e0, 14;
v0000000000b705e0_15 .array/port v0000000000b705e0, 15;
v0000000000b705e0_16 .array/port v0000000000b705e0, 16;
v0000000000b705e0_17 .array/port v0000000000b705e0, 17;
E_0000000000b726a0/4 .event edge, v0000000000b705e0_14, v0000000000b705e0_15, v0000000000b705e0_16, v0000000000b705e0_17;
v0000000000b705e0_18 .array/port v0000000000b705e0, 18;
v0000000000b705e0_19 .array/port v0000000000b705e0, 19;
v0000000000b705e0_20 .array/port v0000000000b705e0, 20;
v0000000000b705e0_21 .array/port v0000000000b705e0, 21;
E_0000000000b726a0/5 .event edge, v0000000000b705e0_18, v0000000000b705e0_19, v0000000000b705e0_20, v0000000000b705e0_21;
v0000000000b705e0_22 .array/port v0000000000b705e0, 22;
v0000000000b705e0_23 .array/port v0000000000b705e0, 23;
v0000000000b705e0_24 .array/port v0000000000b705e0, 24;
v0000000000b705e0_25 .array/port v0000000000b705e0, 25;
E_0000000000b726a0/6 .event edge, v0000000000b705e0_22, v0000000000b705e0_23, v0000000000b705e0_24, v0000000000b705e0_25;
v0000000000b705e0_26 .array/port v0000000000b705e0, 26;
v0000000000b705e0_27 .array/port v0000000000b705e0, 27;
v0000000000b705e0_28 .array/port v0000000000b705e0, 28;
v0000000000b705e0_29 .array/port v0000000000b705e0, 29;
E_0000000000b726a0/7 .event edge, v0000000000b705e0_26, v0000000000b705e0_27, v0000000000b705e0_28, v0000000000b705e0_29;
v0000000000b705e0_30 .array/port v0000000000b705e0, 30;
v0000000000b705e0_31 .array/port v0000000000b705e0, 31;
E_0000000000b726a0/8 .event edge, v0000000000b705e0_30, v0000000000b705e0_31, v0000000000b6f960_0;
E_0000000000b726a0 .event/or E_0000000000b726a0/0, E_0000000000b726a0/1, E_0000000000b726a0/2, E_0000000000b726a0/3, E_0000000000b726a0/4, E_0000000000b726a0/5, E_0000000000b726a0/6, E_0000000000b726a0/7, E_0000000000b726a0/8;
S_0000000000b5b040 .scope module, "alu1" "alu" 4 96, 6 1 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /INPUT 4 "selector";
    .port_info 3 /OUTPUT 32 "salida";
v0000000000b70220_0 .net "Data1", 31 0, v0000000000bced30_0;  alias, 1 drivers
v0000000000b702c0_0 .net "Data2", 31 0, v0000000000bce650_0;  alias, 1 drivers
v0000000000bce510_0 .net "op1", 0 0, L_0000000000bcff80;  1 drivers
v0000000000bcebf0_0 .net "op2", 0 0, L_0000000000bcf9e0;  1 drivers
v0000000000bce8d0_0 .var "salida", 31 0;
v0000000000bce790_0 .net "selector", 3 0, v0000000000bcd930_0;  alias, 1 drivers
E_0000000000b725e0 .event edge, v0000000000bce790_0, v0000000000bce510_0, v0000000000bcebf0_0;
L_0000000000bcff80 .part v0000000000bced30_0, 0, 1;
L_0000000000bcf9e0 .part v0000000000bce650_0, 0, 1;
S_0000000000b5b1d0 .scope module, "bufferA" "buffer1" 4 23, 7 1 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "entrada";
    .port_info 2 /OUTPUT 6 "op";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "sh";
    .port_info 7 /OUTPUT 6 "func";
v0000000000bcea10_0 .net "clk", 0 0, v0000000000bd0a20_0;  alias, 1 drivers
v0000000000bce3d0_0 .net "entrada", 31 0, v0000000000bcda70_0;  alias, 1 drivers
v0000000000bcdb10_0 .var "func", 5 0;
v0000000000bceab0_0 .var "op", 31 26;
v0000000000bcd250_0 .var "rd", 15 11;
v0000000000bcd7f0_0 .var "rs", 25 21;
v0000000000bceb50_0 .var "rt", 20 16;
v0000000000bcdbb0_0 .var "sh", 10 6;
E_0000000000b71a20 .event posedge, v0000000000bcea10_0;
S_0000000000b55030 .scope module, "bufferb" "buffer2" 4 68, 8 1 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "AluOP";
    .port_info 2 /INPUT 32 "data1";
    .port_info 3 /INPUT 32 "data2";
    .port_info 4 /INPUT 5 "en1";
    .port_info 5 /INPUT 6 "en2";
    .port_info 6 /INPUT 1 "RegDsr";
    .port_info 7 /OUTPUT 3 "salida_alu";
    .port_info 8 /OUTPUT 1 "salida_RegDsr";
    .port_info 9 /OUTPUT 32 "data1_salida";
    .port_info 10 /OUTPUT 32 "data2_salida";
    .port_info 11 /OUTPUT 5 "salida1";
    .port_info 12 /OUTPUT 6 "salida2";
v0000000000bce5b0_0 .net "AluOP", 2 0, v0000000000bcd110_0;  alias, 1 drivers
v0000000000bcec90_0 .net "RegDsr", 0 0, v0000000000bcedd0_0;  alias, 1 drivers
v0000000000bcd2f0_0 .net "clk", 0 0, v0000000000bd0a20_0;  alias, 1 drivers
v0000000000bcded0_0 .net "data1", 31 0, v0000000000b6faa0_0;  alias, 1 drivers
v0000000000bced30_0 .var "data1_salida", 31 0;
v0000000000bcd6b0_0 .net "data2", 31 0, v0000000000b700e0_0;  alias, 1 drivers
v0000000000bce650_0 .var "data2_salida", 31 0;
v0000000000bcd890_0 .net "en1", 15 11, L_0000000000bcf760;  1 drivers
v0000000000bcd4d0_0 .net "en2", 5 0, L_0000000000bcfee0;  1 drivers
v0000000000bce830_0 .var "salida1", 15 11;
v0000000000bcd430_0 .var "salida2", 5 0;
v0000000000bcd570_0 .var "salida_RegDsr", 0 0;
v0000000000bce6f0_0 .var "salida_alu", 2 0;
S_0000000000b551c0 .scope module, "control" "UnidadControl" 4 55, 9 1 0, S_0000000000b430b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Entrada";
    .port_info 1 /OUTPUT 1 "RegDsr";
    .port_info 2 /OUTPUT 3 "AluOP";
v0000000000bcd110_0 .var "AluOP", 2 0;
v0000000000bce970_0 .net "Entrada", 5 0, L_0000000000bd0020;  1 drivers
v0000000000bcedd0_0 .var "RegDsr", 0 0;
E_0000000000b71aa0 .event edge, v0000000000bce970_0;
S_0000000000b51100 .scope module, "controlalu1" "controlAlu" 4 88, 10 1 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "entrada";
    .port_info 1 /INPUT 3 "Op";
    .port_info 2 /OUTPUT 4 "salida";
v0000000000bcee70_0 .net "Op", 2 0, v0000000000bce6f0_0;  alias, 1 drivers
v0000000000bce1f0_0 .net "entrada", 5 0, v0000000000bcd430_0;  alias, 1 drivers
v0000000000bcd930_0 .var "salida", 3 0;
E_0000000000b71be0 .event edge, v0000000000bce6f0_0, v0000000000bcd430_0;
S_0000000000b51290 .scope module, "instrucmemory1" "instrucmemory" 4 16, 11 2 0, S_0000000000b430b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "direccion";
    .port_info 1 /OUTPUT 32 "salida_datos";
v0000000000bce470_0 .net "direccion", 7 0, v0000000000bcd070_0;  alias, 1 drivers
v0000000000bcef10 .array "mem", 128 0, 7 0;
v0000000000bcda70_0 .var "salida_datos", 31 0;
v0000000000bcef10_0 .array/port v0000000000bcef10, 0;
v0000000000bcef10_1 .array/port v0000000000bcef10, 1;
v0000000000bcef10_2 .array/port v0000000000bcef10, 2;
E_0000000000b71c60/0 .event edge, v0000000000bce470_0, v0000000000bcef10_0, v0000000000bcef10_1, v0000000000bcef10_2;
v0000000000bcef10_3 .array/port v0000000000bcef10, 3;
v0000000000bcef10_4 .array/port v0000000000bcef10, 4;
v0000000000bcef10_5 .array/port v0000000000bcef10, 5;
v0000000000bcef10_6 .array/port v0000000000bcef10, 6;
E_0000000000b71c60/1 .event edge, v0000000000bcef10_3, v0000000000bcef10_4, v0000000000bcef10_5, v0000000000bcef10_6;
v0000000000bcef10_7 .array/port v0000000000bcef10, 7;
v0000000000bcef10_8 .array/port v0000000000bcef10, 8;
v0000000000bcef10_9 .array/port v0000000000bcef10, 9;
v0000000000bcef10_10 .array/port v0000000000bcef10, 10;
E_0000000000b71c60/2 .event edge, v0000000000bcef10_7, v0000000000bcef10_8, v0000000000bcef10_9, v0000000000bcef10_10;
v0000000000bcef10_11 .array/port v0000000000bcef10, 11;
v0000000000bcef10_12 .array/port v0000000000bcef10, 12;
v0000000000bcef10_13 .array/port v0000000000bcef10, 13;
v0000000000bcef10_14 .array/port v0000000000bcef10, 14;
E_0000000000b71c60/3 .event edge, v0000000000bcef10_11, v0000000000bcef10_12, v0000000000bcef10_13, v0000000000bcef10_14;
v0000000000bcef10_15 .array/port v0000000000bcef10, 15;
v0000000000bcef10_16 .array/port v0000000000bcef10, 16;
v0000000000bcef10_17 .array/port v0000000000bcef10, 17;
v0000000000bcef10_18 .array/port v0000000000bcef10, 18;
E_0000000000b71c60/4 .event edge, v0000000000bcef10_15, v0000000000bcef10_16, v0000000000bcef10_17, v0000000000bcef10_18;
v0000000000bcef10_19 .array/port v0000000000bcef10, 19;
v0000000000bcef10_20 .array/port v0000000000bcef10, 20;
v0000000000bcef10_21 .array/port v0000000000bcef10, 21;
v0000000000bcef10_22 .array/port v0000000000bcef10, 22;
E_0000000000b71c60/5 .event edge, v0000000000bcef10_19, v0000000000bcef10_20, v0000000000bcef10_21, v0000000000bcef10_22;
v0000000000bcef10_23 .array/port v0000000000bcef10, 23;
v0000000000bcef10_24 .array/port v0000000000bcef10, 24;
v0000000000bcef10_25 .array/port v0000000000bcef10, 25;
v0000000000bcef10_26 .array/port v0000000000bcef10, 26;
E_0000000000b71c60/6 .event edge, v0000000000bcef10_23, v0000000000bcef10_24, v0000000000bcef10_25, v0000000000bcef10_26;
v0000000000bcef10_27 .array/port v0000000000bcef10, 27;
v0000000000bcef10_28 .array/port v0000000000bcef10, 28;
v0000000000bcef10_29 .array/port v0000000000bcef10, 29;
v0000000000bcef10_30 .array/port v0000000000bcef10, 30;
E_0000000000b71c60/7 .event edge, v0000000000bcef10_27, v0000000000bcef10_28, v0000000000bcef10_29, v0000000000bcef10_30;
v0000000000bcef10_31 .array/port v0000000000bcef10, 31;
v0000000000bcef10_32 .array/port v0000000000bcef10, 32;
v0000000000bcef10_33 .array/port v0000000000bcef10, 33;
v0000000000bcef10_34 .array/port v0000000000bcef10, 34;
E_0000000000b71c60/8 .event edge, v0000000000bcef10_31, v0000000000bcef10_32, v0000000000bcef10_33, v0000000000bcef10_34;
v0000000000bcef10_35 .array/port v0000000000bcef10, 35;
v0000000000bcef10_36 .array/port v0000000000bcef10, 36;
v0000000000bcef10_37 .array/port v0000000000bcef10, 37;
v0000000000bcef10_38 .array/port v0000000000bcef10, 38;
E_0000000000b71c60/9 .event edge, v0000000000bcef10_35, v0000000000bcef10_36, v0000000000bcef10_37, v0000000000bcef10_38;
v0000000000bcef10_39 .array/port v0000000000bcef10, 39;
v0000000000bcef10_40 .array/port v0000000000bcef10, 40;
v0000000000bcef10_41 .array/port v0000000000bcef10, 41;
v0000000000bcef10_42 .array/port v0000000000bcef10, 42;
E_0000000000b71c60/10 .event edge, v0000000000bcef10_39, v0000000000bcef10_40, v0000000000bcef10_41, v0000000000bcef10_42;
v0000000000bcef10_43 .array/port v0000000000bcef10, 43;
v0000000000bcef10_44 .array/port v0000000000bcef10, 44;
v0000000000bcef10_45 .array/port v0000000000bcef10, 45;
v0000000000bcef10_46 .array/port v0000000000bcef10, 46;
E_0000000000b71c60/11 .event edge, v0000000000bcef10_43, v0000000000bcef10_44, v0000000000bcef10_45, v0000000000bcef10_46;
v0000000000bcef10_47 .array/port v0000000000bcef10, 47;
v0000000000bcef10_48 .array/port v0000000000bcef10, 48;
v0000000000bcef10_49 .array/port v0000000000bcef10, 49;
v0000000000bcef10_50 .array/port v0000000000bcef10, 50;
E_0000000000b71c60/12 .event edge, v0000000000bcef10_47, v0000000000bcef10_48, v0000000000bcef10_49, v0000000000bcef10_50;
v0000000000bcef10_51 .array/port v0000000000bcef10, 51;
v0000000000bcef10_52 .array/port v0000000000bcef10, 52;
v0000000000bcef10_53 .array/port v0000000000bcef10, 53;
v0000000000bcef10_54 .array/port v0000000000bcef10, 54;
E_0000000000b71c60/13 .event edge, v0000000000bcef10_51, v0000000000bcef10_52, v0000000000bcef10_53, v0000000000bcef10_54;
v0000000000bcef10_55 .array/port v0000000000bcef10, 55;
v0000000000bcef10_56 .array/port v0000000000bcef10, 56;
v0000000000bcef10_57 .array/port v0000000000bcef10, 57;
v0000000000bcef10_58 .array/port v0000000000bcef10, 58;
E_0000000000b71c60/14 .event edge, v0000000000bcef10_55, v0000000000bcef10_56, v0000000000bcef10_57, v0000000000bcef10_58;
v0000000000bcef10_59 .array/port v0000000000bcef10, 59;
v0000000000bcef10_60 .array/port v0000000000bcef10, 60;
v0000000000bcef10_61 .array/port v0000000000bcef10, 61;
v0000000000bcef10_62 .array/port v0000000000bcef10, 62;
E_0000000000b71c60/15 .event edge, v0000000000bcef10_59, v0000000000bcef10_60, v0000000000bcef10_61, v0000000000bcef10_62;
v0000000000bcef10_63 .array/port v0000000000bcef10, 63;
v0000000000bcef10_64 .array/port v0000000000bcef10, 64;
v0000000000bcef10_65 .array/port v0000000000bcef10, 65;
v0000000000bcef10_66 .array/port v0000000000bcef10, 66;
E_0000000000b71c60/16 .event edge, v0000000000bcef10_63, v0000000000bcef10_64, v0000000000bcef10_65, v0000000000bcef10_66;
v0000000000bcef10_67 .array/port v0000000000bcef10, 67;
v0000000000bcef10_68 .array/port v0000000000bcef10, 68;
v0000000000bcef10_69 .array/port v0000000000bcef10, 69;
v0000000000bcef10_70 .array/port v0000000000bcef10, 70;
E_0000000000b71c60/17 .event edge, v0000000000bcef10_67, v0000000000bcef10_68, v0000000000bcef10_69, v0000000000bcef10_70;
v0000000000bcef10_71 .array/port v0000000000bcef10, 71;
v0000000000bcef10_72 .array/port v0000000000bcef10, 72;
v0000000000bcef10_73 .array/port v0000000000bcef10, 73;
v0000000000bcef10_74 .array/port v0000000000bcef10, 74;
E_0000000000b71c60/18 .event edge, v0000000000bcef10_71, v0000000000bcef10_72, v0000000000bcef10_73, v0000000000bcef10_74;
v0000000000bcef10_75 .array/port v0000000000bcef10, 75;
v0000000000bcef10_76 .array/port v0000000000bcef10, 76;
v0000000000bcef10_77 .array/port v0000000000bcef10, 77;
v0000000000bcef10_78 .array/port v0000000000bcef10, 78;
E_0000000000b71c60/19 .event edge, v0000000000bcef10_75, v0000000000bcef10_76, v0000000000bcef10_77, v0000000000bcef10_78;
v0000000000bcef10_79 .array/port v0000000000bcef10, 79;
v0000000000bcef10_80 .array/port v0000000000bcef10, 80;
v0000000000bcef10_81 .array/port v0000000000bcef10, 81;
v0000000000bcef10_82 .array/port v0000000000bcef10, 82;
E_0000000000b71c60/20 .event edge, v0000000000bcef10_79, v0000000000bcef10_80, v0000000000bcef10_81, v0000000000bcef10_82;
v0000000000bcef10_83 .array/port v0000000000bcef10, 83;
v0000000000bcef10_84 .array/port v0000000000bcef10, 84;
v0000000000bcef10_85 .array/port v0000000000bcef10, 85;
v0000000000bcef10_86 .array/port v0000000000bcef10, 86;
E_0000000000b71c60/21 .event edge, v0000000000bcef10_83, v0000000000bcef10_84, v0000000000bcef10_85, v0000000000bcef10_86;
v0000000000bcef10_87 .array/port v0000000000bcef10, 87;
v0000000000bcef10_88 .array/port v0000000000bcef10, 88;
v0000000000bcef10_89 .array/port v0000000000bcef10, 89;
v0000000000bcef10_90 .array/port v0000000000bcef10, 90;
E_0000000000b71c60/22 .event edge, v0000000000bcef10_87, v0000000000bcef10_88, v0000000000bcef10_89, v0000000000bcef10_90;
v0000000000bcef10_91 .array/port v0000000000bcef10, 91;
v0000000000bcef10_92 .array/port v0000000000bcef10, 92;
v0000000000bcef10_93 .array/port v0000000000bcef10, 93;
v0000000000bcef10_94 .array/port v0000000000bcef10, 94;
E_0000000000b71c60/23 .event edge, v0000000000bcef10_91, v0000000000bcef10_92, v0000000000bcef10_93, v0000000000bcef10_94;
v0000000000bcef10_95 .array/port v0000000000bcef10, 95;
v0000000000bcef10_96 .array/port v0000000000bcef10, 96;
v0000000000bcef10_97 .array/port v0000000000bcef10, 97;
v0000000000bcef10_98 .array/port v0000000000bcef10, 98;
E_0000000000b71c60/24 .event edge, v0000000000bcef10_95, v0000000000bcef10_96, v0000000000bcef10_97, v0000000000bcef10_98;
v0000000000bcef10_99 .array/port v0000000000bcef10, 99;
v0000000000bcef10_100 .array/port v0000000000bcef10, 100;
v0000000000bcef10_101 .array/port v0000000000bcef10, 101;
v0000000000bcef10_102 .array/port v0000000000bcef10, 102;
E_0000000000b71c60/25 .event edge, v0000000000bcef10_99, v0000000000bcef10_100, v0000000000bcef10_101, v0000000000bcef10_102;
v0000000000bcef10_103 .array/port v0000000000bcef10, 103;
v0000000000bcef10_104 .array/port v0000000000bcef10, 104;
v0000000000bcef10_105 .array/port v0000000000bcef10, 105;
v0000000000bcef10_106 .array/port v0000000000bcef10, 106;
E_0000000000b71c60/26 .event edge, v0000000000bcef10_103, v0000000000bcef10_104, v0000000000bcef10_105, v0000000000bcef10_106;
v0000000000bcef10_107 .array/port v0000000000bcef10, 107;
v0000000000bcef10_108 .array/port v0000000000bcef10, 108;
v0000000000bcef10_109 .array/port v0000000000bcef10, 109;
v0000000000bcef10_110 .array/port v0000000000bcef10, 110;
E_0000000000b71c60/27 .event edge, v0000000000bcef10_107, v0000000000bcef10_108, v0000000000bcef10_109, v0000000000bcef10_110;
v0000000000bcef10_111 .array/port v0000000000bcef10, 111;
v0000000000bcef10_112 .array/port v0000000000bcef10, 112;
v0000000000bcef10_113 .array/port v0000000000bcef10, 113;
v0000000000bcef10_114 .array/port v0000000000bcef10, 114;
E_0000000000b71c60/28 .event edge, v0000000000bcef10_111, v0000000000bcef10_112, v0000000000bcef10_113, v0000000000bcef10_114;
v0000000000bcef10_115 .array/port v0000000000bcef10, 115;
v0000000000bcef10_116 .array/port v0000000000bcef10, 116;
v0000000000bcef10_117 .array/port v0000000000bcef10, 117;
v0000000000bcef10_118 .array/port v0000000000bcef10, 118;
E_0000000000b71c60/29 .event edge, v0000000000bcef10_115, v0000000000bcef10_116, v0000000000bcef10_117, v0000000000bcef10_118;
v0000000000bcef10_119 .array/port v0000000000bcef10, 119;
v0000000000bcef10_120 .array/port v0000000000bcef10, 120;
v0000000000bcef10_121 .array/port v0000000000bcef10, 121;
v0000000000bcef10_122 .array/port v0000000000bcef10, 122;
E_0000000000b71c60/30 .event edge, v0000000000bcef10_119, v0000000000bcef10_120, v0000000000bcef10_121, v0000000000bcef10_122;
v0000000000bcef10_123 .array/port v0000000000bcef10, 123;
v0000000000bcef10_124 .array/port v0000000000bcef10, 124;
v0000000000bcef10_125 .array/port v0000000000bcef10, 125;
v0000000000bcef10_126 .array/port v0000000000bcef10, 126;
E_0000000000b71c60/31 .event edge, v0000000000bcef10_123, v0000000000bcef10_124, v0000000000bcef10_125, v0000000000bcef10_126;
v0000000000bcef10_127 .array/port v0000000000bcef10, 127;
v0000000000bcef10_128 .array/port v0000000000bcef10, 128;
E_0000000000b71c60/32 .event edge, v0000000000bcef10_127, v0000000000bcef10_128;
E_0000000000b71c60 .event/or E_0000000000b71c60/0, E_0000000000b71c60/1, E_0000000000b71c60/2, E_0000000000b71c60/3, E_0000000000b71c60/4, E_0000000000b71c60/5, E_0000000000b71c60/6, E_0000000000b71c60/7, E_0000000000b71c60/8, E_0000000000b71c60/9, E_0000000000b71c60/10, E_0000000000b71c60/11, E_0000000000b71c60/12, E_0000000000b71c60/13, E_0000000000b71c60/14, E_0000000000b71c60/15, E_0000000000b71c60/16, E_0000000000b71c60/17, E_0000000000b71c60/18, E_0000000000b71c60/19, E_0000000000b71c60/20, E_0000000000b71c60/21, E_0000000000b71c60/22, E_0000000000b71c60/23, E_0000000000b71c60/24, E_0000000000b71c60/25, E_0000000000b71c60/26, E_0000000000b71c60/27, E_0000000000b71c60/28, E_0000000000b71c60/29, E_0000000000b71c60/30, E_0000000000b71c60/31, E_0000000000b71c60/32;
S_0000000000b461b0 .scope module, "pc1" "pc" 4 9, 12 1 0, S_0000000000b430b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "salida";
v0000000000bcdcf0_0 .net "clk", 0 0, v0000000000bd0a20_0;  alias, 1 drivers
v0000000000bcd070_0 .var "salida", 7 0;
    .scope S_0000000000c9bfe0;
T_0 ;
    %wait E_0000000000b72560;
    %load/vec4 v0000000000b70040_0;
    %pad/u 6;
    %assign/vec4 v0000000000b6fc80_0, 0;
    %load/vec4 v0000000000b70720_0;
    %assign/vec4 v0000000000b6ffa0_0, 0;
    %load/vec4 v0000000000b70400_0;
    %assign/vec4 v0000000000b70540_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000b461b0;
T_1 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000000000bcd070_0, 0;
    %end;
    .thread T_1;
    .scope S_0000000000b461b0;
T_2 ;
    %wait E_0000000000b71a20;
    %load/vec4 v0000000000bcd070_0;
    %addi 4, 0, 8;
    %assign/vec4 v0000000000bcd070_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000b51290;
T_3 ;
    %vpi_call 11 13 "$readmemb", "instrucciones.txt", v0000000000bcef10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %delay 1316134912, 2328;
    %end;
    .thread T_3;
    .scope S_0000000000b51290;
T_4 ;
    %wait E_0000000000b71c60;
    %load/vec4 v0000000000bce470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000000000bcef10, 4;
    %load/vec4 v0000000000bce470_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bcef10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bce470_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bcef10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bce470_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bcef10, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000bcda70_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000b5b1d0;
T_5 ;
    %wait E_0000000000b71a20;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 6;
    %assign/vec4 v0000000000bceab0_0, 0;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 5;
    %assign/vec4 v0000000000bcd7f0_0, 0;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 5;
    %assign/vec4 v0000000000bceb50_0, 0;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 5;
    %assign/vec4 v0000000000bcd250_0, 0;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 5;
    %assign/vec4 v0000000000bcdbb0_0, 0;
    %load/vec4 v0000000000bce3d0_0;
    %pad/u 6;
    %assign/vec4 v0000000000bcdb10_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000b61360;
T_6 ;
    %vpi_call 5 17 "$readmemb", "bancoreg.txt", v0000000000b705e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %delay 1316134912, 2328;
    %end;
    .thread T_6;
    .scope S_0000000000b61360;
T_7 ;
    %wait E_0000000000b726a0;
    %load/vec4 v0000000000b6fb40_0;
    %ix/getv 3, v0000000000b6fb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000b705e0, 0, 4;
    %load/vec4 v0000000000b6f8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000b705e0, 4;
    %assign/vec4 v0000000000b6faa0_0, 0;
    %load/vec4 v0000000000b6f960_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000b705e0, 4;
    %assign/vec4 v0000000000b700e0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000b551c0;
T_8 ;
    %wait E_0000000000b71aa0;
    %load/vec4 v0000000000bce970_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcedd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000bcd110_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000b55030;
T_9 ;
    %wait E_0000000000b71a20;
    %load/vec4 v0000000000bce5b0_0;
    %assign/vec4 v0000000000bce6f0_0, 0;
    %load/vec4 v0000000000bcec90_0;
    %assign/vec4 v0000000000bcd570_0, 0;
    %load/vec4 v0000000000bcded0_0;
    %assign/vec4 v0000000000bced30_0, 0;
    %load/vec4 v0000000000bcd6b0_0;
    %assign/vec4 v0000000000bce650_0, 0;
    %load/vec4 v0000000000bcd890_0;
    %assign/vec4 v0000000000bce830_0, 0;
    %load/vec4 v0000000000bcd4d0_0;
    %assign/vec4 v0000000000bcd430_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000b51100;
T_10 ;
    %wait E_0000000000b71be0;
    %load/vec4 v0000000000bcee70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0000000000bce1f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000000bcd930_0, 0, 4;
T_10.18 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b5b040;
T_11 ;
    %wait E_0000000000b725e0;
    %load/vec4 v0000000000bce790_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %div;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %and;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0000000000bce510_0;
    %pad/u 32;
    %load/vec4 v0000000000bcebf0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0000000000bce510_0;
    %load/vec4 v0000000000bcebf0_0;
    %or;
    %nor/r;
    %pad/u 32;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000000000bce510_0;
    %load/vec4 v0000000000bcebf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %store/vec4 v0000000000bce8d0_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000b42f20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd0a20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000000000b42f20;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v0000000000bd0a20_0;
    %inv;
    %assign/vec4 v0000000000bd0a20_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000b42f20;
T_14 ;
    %vpi_call 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000b42f20 {0 0 0};
    %delay 5000000, 0;
    %vpi_call 3 20 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "buffer3.v";
    "mipstb.v";
    "fetch.v";
    "BancoRegistros.v";
    "alu.v";
    "buffer1.v";
    "buffer2.v";
    "UnidadControl.v";
    "controlAlu.v";
    "instrucmemory.v";
    "pc.v";
