

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_output_data'
================================================================
* Date:           Tue Apr 25 23:13:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5000002|  5000002|  50.000 ms|  50.000 ms|  5000002|  5000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- output_data  |  5000000|  5000000|         2|          1|          1|  5000000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       49|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       49|       84|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_79_p2   |         +|   0|  0|  30|          23|           1|
    |icmp_ln66_fu_73_p2  |      icmp|   0|  0|  16|          23|          23|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  48|          47|          26|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   23|         46|
    |j_fu_34                  |   9|          2|   23|         46|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_34                  |  23|   0|   23|          0|
    |zext_ln66_reg_105        |  23|   0|   64|         41|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   90|         41|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_output_data|  return value|
|data_address0      |  out|   23|   ap_memory|                                   data|         array|
|data_ce0           |  out|    1|   ap_memory|                                   data|         array|
|data_q0            |   in|   32|   ap_memory|                                   data|         array|
|output_r_address0  |  out|   23|   ap_memory|                               output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                               output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                               output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|                               output_r|         array|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

