

================================================================
== Vitis HLS Report for 'forward_Pipeline_32'
================================================================
* Date:           Tue Jan  4 08:07:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.149 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1267202|  1267202|  4.224 ms|  4.224 ms|  1267202|  1267202|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  1267200|  1267200|        23|         22|          1|  57600|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    38|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   192|    -|
|Register         |        -|   -|    114|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    114|   230|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next963_fu_80_p2  |         +|   0|  0|  23|          16|           1|
    |exitcond_flatten964_fu_74_p2     |      icmp|   0|  0|  13|          16|          14|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  38|          33|          17|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  116|         23|    1|         23|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten962_load  |    9|          2|   16|         32|
    |ap_sig_allocacmp_p_load1                 |   13|          3|    8|         24|
    |empty_fu_30                              |    9|          2|    8|         16|
    |indvar_flatten962_fu_34                  |    9|          2|   16|         32|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  192|         40|   53|        135|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  22|   0|   22|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_51_reg_143                |   8|   0|   32|         24|
    |empty_53_reg_154                |   8|   0|    8|          0|
    |empty_fu_30                     |   8|   0|    8|          0|
    |exitcond_flatten964_reg_134     |   1|   0|    1|          0|
    |indvar_flatten962_fu_34         |  16|   0|   16|          0|
    |indvar_flatten_next963_reg_138  |  16|   0|   16|          0|
    |val_s_reg_149                   |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 114|   0|  138|         24|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_754_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_754_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_754_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_754_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_754_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_565_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_565_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_565_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|grp_fu_565_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_32|  return value|
|arg_3                |  out|    8|      ap_vld|                arg_3|       pointer|
|arg_3_ap_vld         |  out|    1|      ap_vld|                arg_3|       pointer|
|p_out                |  out|    8|      ap_vld|                p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                p_out|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

