{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 22:59:01 2006 " "Info: Processing started: Thu May 18 22:59:01 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eMEM -c eMEM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eMEM -c eMEM" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eMEM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMEM-behavior " "Info: Found design unit 1: eMEM-behavior" {  } { { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 eMEM " "Info: Found entity 1: eMEM" {  } { { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eDmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eDmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eDmem-behavior " "Info: Found design unit 1: eDmem-behavior" {  } { { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 19 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 eDmem " "Info: Found entity 1: eDmem" {  } { { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "eMEM " "Info: Elaborating entity \"eMEM\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eDmem eDmem:cDmem " "Info: Elaborating entity \"eDmem\" for hierarchy \"eDmem:cDmem\"" {  } { { "eMEM.vhd" "cDmem" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 38 -1 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sOut eDmem.vhd(42) " "Warning: VHDL Process Statement warning at eDmem.vhd(42): signal \"sOut\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 42 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq " "Info: Found entity 1: lpm_ram_dq" {  } { { "LPM_RAM_DQ.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf" 57 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ eDmem:cDmem\|LPM_RAM_DQ:data_memory " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\"" {  } { { "eDmem.vhd" "data_memory" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 22 -1 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/altram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/altram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altram " "Info: Found entity 1: altram" {  } { { "altram.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altram.tdf" 88 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\"" {  } { { "LPM_RAM_DQ.tdf" "sram" { Text "c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf" 98 6 0 } }  } 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram eDmem:cDmem\|LPM_RAM_DQ:data_memory " "Info: Issued messages during elaboration of megafunction \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\", which is child of megafunction \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\"" {  } { { "LPM_RAM_DQ.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf" 98 6 0 } } { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 22 -1 0 } }  } 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eDmem:cDmem\|LPM_RAM_DQ:data_memory " "Info: Instantiated megafunction \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dmem.mif " "Info: Parameter \"LPM_FILE\" = \"dmem.mif\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0}  } { { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 22 -1 0 } }  } 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix devices " "Warning: Assertion warning: altram does not support Stratix device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix devices" {  } { { "altram.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altram.tdf" 226 2 0 } } { "LPM_RAM_DQ.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/LPM_RAM_DQ.tdf" 98 6 0 } } { "eDmem.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eDmem.vhd" 23 -1 0 } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 41 -1 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altsyncram.tdf" 425 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/quartus50/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a601.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a601 " "Info: Found entity 1: altsyncram_a601" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a601 eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated " "Info: Elaborating entity \"altsyncram_a601\" for hierarchy \"eDmem:cDmem\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus50/libraries/megafunctions/altsyncram.tdf" 903 3 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "177 " "Info: Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "74 " "Info: Implemented 74 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 22:59:03 2006 " "Info: Processing ended: Thu May 18 22:59:03 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
