name: Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approachurl: http://www.researchgate.net/publication/228807747_Coordinated_management_of_multiple_interacting_resources_in_chip_multiprocessors_A_machine_learning_approachpublic_in: IEEE/ACM International Symposium on Microarchitectureauthors: Ramazan Bitirgen,Engin Ipek,José F. Martínez,abstract: Efficient sharing of system resources is critical to obtaining high utilization and enforcing system-level performance objectives on chip multiprocessors (CMPs). Although several proposals that address the management of a single microarchitectural resource have been published in the literature, coordinated management of multiple interacting resources on CMPs remains an open problem.citations_number: 243Citation: Fairness via source throttling:a configurable and high-performance fairness substrate for multi-core memory systems "Eiman Ebrahimi" "Chang Joo Lee" "Onur Mutlu" "Yale N. Patt" http://xueshu.baidu.com/usercenter/paper/show?paperid=65ee7e7819bba66ae48ace255cb38a45Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems "Ebrahimi, Eiman" "Lee, Chang Joo" "Mutlu, Onur" "Patt, Yale N" http://xueshu.baidu.com/usercenter/paper/show?paperid=423a5d0da2536e8920f912169aac7a8eData center evolution: A tutorial on state of the art, issues, and challenges "Krishna Kant" http://xueshu.baidu.com/usercenter/paper/show?paperid=9ea45b7931a789dc3d3ef803a4ad727cCuanta:quantifying effects of shared on-chip resource interference for consolidated virtual machines "Sriram Govindan" "Jie Liu" "Aman Kansal" "Anand Sivasubramaniam" http://xueshu.baidu.com/usercenter/paper/show?paperid=b6bce4ef4bcbac2a2d3f38ef9f5799d4Scalable power control for many-core architectures running multi-threaded applications "Kai Ma" "Xue Li" "Ming Chen" "Xiaorui Wang" http://xueshu.baidu.com/usercenter/paper/show?paperid=28dea16f03eed0af541b5c58e38accf7CoScale: Coordinating CPU and Memory System DVFS in Server Systems "Qingyuan Deng" "Meisner, D" "Bhattacharjee, A" "Wenisch, T.F" http://xueshu.baidu.com/usercenter/paper/show?paperid=649f88f455b2c379d9c5f3799fffd915CoScale: Coordinating CPU and Memory System DVFS in Server Systems "Qingyuan Deng" "David Meisner" "Abhishek Bhattacharjee" "Thomas F. Wenisch" "Ricardo Bianchini" http://xueshu.baidu.com/usercenter/paper/show?paperid=f5fdffb108dfb027b44a21229eae54e6Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance "Fang Liu" "Xiaowei Jiang" "Yan Solihin" http://xueshu.baidu.com/usercenter/paper/show?paperid=a10f4edac854240dbb9cf6d336382e45Self-adaptive software meets control theory:A preliminary approach supporting reliability requirements "Antonio Filieri" "Carlo Ghezzi" "Alberto Leva" "Martina Maggio" http://xueshu.baidu.com/usercenter/paper/show?paperid=8462e6edb53941fab7a05de6f6addd82No justified complaints:on fair sharing of multiple resources "Danny Dolev" "Dror G. Feitelson" "Joseph Y. Halpern" "Raz Kupferman" "Nathan Linial" http://xueshu.baidu.com/usercenter/paper/show?paperid=4e465a37c2508fb5a622a5d1123773e7References: SPEC CPU2000: Measuring CPU Performance in the New Millennium "John L. Henning" http://xueshu.baidu.com/usercenter/paper/show?paperid=833eb05882eb6a00bf38647b8f5213dfUtility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches "Moinuddin K. Qureshi" "Yale N. Patt" http://xueshu.baidu.com/usercenter/paper/show?paperid=dc0c1464940e849f11a3cf43145e9a62Memory Access Scheduling "John D. Owens" "Peter Mattson" "Ujval J. Kapasi" "William J. Dally" "Scott Rixner" http://xueshu.baidu.com/usercenter/paper/show?paperid=337ee573f6ddf5a7587c8792304ac030Memory access scheduling "Rixner, Scott" "Dally, William J" "Kapasi, Ujval J" "Mattson, Peter" "Owens, John D" http://xueshu.baidu.com/usercenter/paper/show?paperid=eea7f0e8cb31e46a0a943169fd858f77Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches "Qureshi" "Moinuddin K" "Patt" "Yale N" http://xueshu.baidu.com/usercenter/paper/show?paperid=80c9c3b64661d92fe7c1643262c0b69aMemory access scheduling "Scott Rixner" "William J. Dally" "Ujval J. Kapasi" "Peter Mattson" "John D. Owens" http://xueshu.baidu.com/usercenter/paper/show?paperid=911daf2b2ca5acc52745b4a47704c1dfFair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture "Seongbeom Kim" "Dhruba Chandra" "Yan Solihin" http://xueshu.baidu.com/usercenter/paper/show?paperid=238424d3a61399481e2098201f2fb9f9Greedy Attribute Selection "Rich Caruana" "Dayne Freitag" http://xueshu.baidu.com/usercenter/paper/show?paperid=a8b0c7631f7c8b58ea622e737b7d18ebAn Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget "Isci, C" "Buyuktosunoglu, A" "Chen, C.-Y" "Bose, P" http://xueshu.baidu.com/usercenter/paper/show?paperid=0cef133941d562c0e76a34338f4ca426An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. "Isci, Canturk" "Buyuktosunoglu, Alper" "Cher, ChenYong" "Bose, Pradip" "Martonosi, Margaret" http://xueshu.baidu.com/usercenter/paper/show?paperid=28e58da4951e9069e012f61567e1206dA New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning "G. Edward Suh" "Srinivas Devadas" "Larry Rudolph" http://xueshu.baidu.com/usercenter/paper/show?paperid=3f7fb36e8057a45b1025db42e9ec84c3Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems "Onur Mutlu" "Thomas Moscibroda" http://xueshu.baidu.com/usercenter/paper/show?paperid=4fe0193d1f926964d31dddd1d2cea1f5Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors "Onur Mutlu" "Thomas Moscibroda" http://xueshu.baidu.com/usercenter/paper/show?paperid=20d161fe563e5b94c7ea6185c21308bfParallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems "Onur Mutlu" "Thomas Moscibroda" http://xueshu.baidu.com/usercenter/paper/show?paperid=05e079f9037593291f6390639fb69888Fair Queuing Memory Systems "Nesbit, K.J" "Nidhi Aggarwal" "Laudon, J" "Smith, J.E" http://xueshu.baidu.com/usercenter/paper/show?paperid=a8e857f9400e3f20898aa56f68d0da72Fair Queuing Memory Systems "Kyle J. Nesbit" "Nidhi Aggarwal" "James Laudon" "James E. Smith" http://xueshu.baidu.com/usercenter/paper/show?paperid=62eaf8742983adade9d71af7ce237411CQoS:a framework for enabling QoS in shared caches of CMP platforms "Ravi Iyer" http://xueshu.baidu.com/usercenter/paper/show?paperid=a122474aa4854e560e47464c69a2198fCompact thermal modeling for temperature-aware design "Wei Huang" "Mircea R. Stan" "Kevin Skadron" "Karthik Sankaranarayanan" "Shougata Ghosh" "Sivakumar Velusam" http://xueshu.baidu.com/usercenter/paper/show?paperid=93a1c4e8d2dbf1d7901587bb966cf291Compact thermal modeling for temperature-aware design "Wei Huang" http://xueshu.baidu.com/usercenter/paper/show?paperid=bb409ffbb79980030789574f6b90f053Architectural support for operating system-driven CMP cache management "Nauman Rafique" "Won-Taek Lim" "Mithuna Thottethodi" http://xueshu.baidu.com/usercenter/paper/show?paperid=e9ed8239660d7974356dee3c2921eef5Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems "Mutlu, Onur" "Moscibroda, Thomas" http://xueshu.baidu.com/usercenter/paper/show?paperid=698fdfb1c0452bfe9a858fdae5764e9fDynamic power-performance adaptation of parallel computation on chip multiprocessors "J. Li" "J. F. Martinez" http://xueshu.baidu.com/usercenter/paper/show?paperid=632078706653a4c47a73e3dd4e384596Dynamic power-performance adaptation of parallel computation on chip multiprocessors "Li, J" "Martinez, J.F" http://xueshu.baidu.com/usercenter/paper/show?paperid=18b3b7edfef74620c2f5e851d6ccca09Organizing the last line of defense before hitting the memory wall for CMPs "C. Liu" "Anand Sivasubramaniam" "M. Kandemir" http://xueshu.baidu.com/usercenter/paper/show?paperid=ea26dd0c57b12755f65f90c4c2f5ef5bVirtual private caches. "Nesbit, Kyle J" "Laudon, James" "Smith, James E" http://xueshu.baidu.com/usercenter/paper/show?paperid=6de147ff0cfe91d290dea9cedcb29dc1Virtual private caches "Kyle J. Nesbit" "James Laudon" "James E. Smith" http://xueshu.baidu.com/usercenter/paper/show?paperid=901f2e5c5751fa49cbc9cf2bda17b62dBalancing thoughput and fairness in SMT processors "Kun Luo" "J. Gummaraju" "M. Franklin" http://xueshu.baidu.com/usercenter/paper/show?paperid=dfaddea8e24dc7c8fbca00f2a420f977Learning-Based SMT Processor Resource Distribution via Hill-Climbing "Seungryul Choi" "Donald Yeung" http://xueshu.baidu.com/usercenter/paper/show?paperid=93371c7337dfeaf063215e21503bdc04Process Variation Tolerant 3T1D-Based Cache Architectures "Xiaoyao Liang" "Ramon Canal" "Gu-Yeon Wei" "David Brooks" http://xueshu.baidu.com/usercenter/paper/show?paperid=3135ea874469575d4c4b42e9306a7db0Fast and fair: data-stream quality of service "Thomas Y. Yeh" "Glenn Reinman" http://xueshu.baidu.com/usercenter/paper/show?paperid=824396e1a68376066fff0cc9c4e4983bThermal-aware clustered microarchitectures "Chaparro, P" "Gonzalez, J" "Gonzalez, A" http://xueshu.baidu.com/usercenter/paper/show?paperid=56ee9b52538afff9cf842616dd2a8f88A parallel IEEE P754 decimal floating-point multiplier "Hickmann, Brian" "Krioukov, Andrew" "Schulte, Michael" "Erle, Mark" http://xueshu.baidu.com/usercenter/paper/show?paperid=bceb64af307636d70c1b64ee29178cd44GHz+ low-latency fixed-point and binary floating-point execution units for the POWER6 processor "B. Curran" "B. McCredie" "L. Sigal" "E. Schwarz" "B. Fleischer" "Y.-H. Chan" "D. Webber" "M. Vaden" "A. Goyal" http://xueshu.baidu.com/usercenter/paper/show?paperid=c63aed9673dc668bd66a1ebe4d291512Utility-Based Cache Partitioning "MKQYN Patt" http://xueshu.baidu.com/usercenter/paper/show?paperid=100dbfcf95591f651cacd9c32e24f246