module inner {
	input clock clk;
	input comb(clk) wire x;
	output sync(clk) wire y;
}
impl inner {
	y = 0;
}

module outer {}
impl outer{
	clock my_clk = 0;
	sync(my_clk) wire x = 0;
	sync(my_clk) wire y;

	inner my_inner {
		clk: my_clk,
		x,
		y,
	};
}
