[["Message from the Program and Track Chairs.", ["Richard West", "James H. Anderson", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2014.6925983", 0], ["The Multi-Resource Server for predictable execution on multi-core platforms.", ["Rafia Inam", "Nesredin Mahmud", "Moris Behnam", "Thomas Nolte", "Mikael Sjodin"], "https://doi.org/10.1109/RTAS.2014.6925986", 12], ["Towards certifiable adaptive reservations for hypervisor-based virtualization.", ["Stefan Groesbrink", "Luis Almeida", "Mario de Sousa", "Stefan M. Petters"], "https://doi.org/10.1109/RTAS.2014.6925987", 12], ["FJOS: Practical, predictable, and efficient system support for fork/join parallelism.", ["Qi Wang", "Gabriel Parmer"], "https://doi.org/10.1109/RTAS.2014.6925988", 12], ["SAFER SLOTH: Efficient, hardware-tailored memory protection.", ["Daniel Danner", "Rainer Muller", "Wolfgang Schroder-Preikschat", "Wanja Hofer", "Daniel Lohmann"], "https://doi.org/10.1109/RTAS.2014.6925989", 12], ["Schedulability tests for tasks with Variable Rate-dependent Behaviour under fixed priority scheduling.", ["Robert I. Davis", "Timo Feld", "Victor Pollex", "Frank Slomka"], "https://doi.org/10.1109/RTAS.2014.6925990", 12], ["Real-time scheduling under fault bursts with multiple recovery strategy.", ["Mohammad A. Haque", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1109/RTAS.2014.6925991", 12], ["Hiding memory latency using fixed priority scheduling.", ["Saud Wasly", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925992", 12], ["Relaxing the synchronous approach for mixed-criticality systems.", ["Eugene Yip", "Matthew M. Y. Kuo", "Partha S. Roop", "David Broman"], "https://doi.org/10.1109/RTAS.2014.6925993", 12], ["FlexPRET: A processor platform for mixed-criticality systems.", ["Michael Zimmer", "David Broman", "Chris Shaver", "Edward A. Lee"], "https://doi.org/10.1109/RTAS.2014.6925994", 10], ["Partitioned scheduling of multi-modal mixed-criticality real-time systems on multiprocessor platforms.", ["Dionisio de Niz", "Linh T. X. Phan"], "https://doi.org/10.1109/RTAS.2014.6925995", 12], ["Precise shared cache analysis using optimal interference placement.", ["Kartik Nagar", "Y. N. Srikant"], "https://doi.org/10.1109/RTAS.2014.6925996", 10], ["Selfish-LRU: Preemption-aware caching for predictability and performance.", ["Jan Reineke", "Sebastian Altmeyer", "Daniel Grund", "Sebastian Hahn", "Claire Maiza"], "https://doi.org/10.1109/RTAS.2014.6925997", 10], ["Bounding memory interference delay in COTS-based multi-core systems.", ["Hyoseung Kim", "Dionisio de Niz", "Bjorn Andersson", "Mark H. Klein", "Onur Mutlu", "Ragunathan Rajkumar"], "https://doi.org/10.1109/RTAS.2014.6925998", 10], ["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms.", ["Heechul Yun", "Renato Mancuso", "Zheng Pei Wu", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2014.6925999", 12], ["Trickle: Automated infeasible path detection using all minimal unsatisfiable subsets.", ["Bernard Blackham", "Mark H. Liffiton", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926000", 10], ["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores.", ["Yooseong Kim", "David Broman", "Jian Cai", "Aviral Shrivastava"], "https://doi.org/10.1109/RTAS.2014.6926001", 10], ["Architecture-parametric timing analysis.", ["Jan Reineke", "Johannes Doerfert"], "https://doi.org/10.1109/RTAS.2014.6926002", 12], ["Slack-aware opportunistic monitoring for real-time systems.", ["Daniel Lo", "Mohamed Ismail", "Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/RTAS.2014.6926003", 12], ["A network virtualization approach for performance isolation in controller area network (CAN).", ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "https://doi.org/10.1109/RTAS.2014.6926004", 10], ["AHRB: A high-performance time-composable AMBA AHB bus.", ["Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Luca Fossati", "Marco Zulianello", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2014.6926005", 12], ["MAESTRO: A time-driven embedded testbed Architecture with Event-driven Synchronization.", ["Sriram Karunagaran", "Karuna P. Sahoo", "Jayaraj Poroor", "Masahiro Fujita"], "https://doi.org/10.1109/RTAS.2014.6926006", 12], ["Overhead-aware temporal partitioning on multicore processors.", ["Risat Mahmud Pathan", "Per Stenstrom", "Lars-Goran Green", "Torbjorn Hult", "Patrik Sandin"], "https://doi.org/10.1109/RTAS.2014.6926007", 12], ["Scaling global scheduling with message passing.", ["Felipe Cerqueira", "Manohar Vanga", "Bjorn B. Brandenburg"], "https://doi.org/10.1109/RTAS.2014.6926008", 12], ["Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems.", ["Marcus Volp", "Marcus Hahnel", "Adam Lackorzynski"], "https://doi.org/10.1109/RTAS.2014.6926009", 10], ["Unifying DVFS and offlining in mobile multicores.", ["Aaron Carroll", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2014.6926010", 10], ["STCoS: Software-defined traffic control for smartphones.", ["Yoshikazu Watanabe", "Shuichi Karino", "Yoshinori Saida", "Gen Morita", "Takahiro Iihoshi"], "https://doi.org/10.1109/RTAS.2014.6926011", 12], ["The ROSACE case study: From Simulink specification to multi/many-core execution.", ["Claire Pagetti", "David Saussie", "Romain Gratia", "Eric Noulard", "Pierre Siron"], "https://doi.org/10.1109/RTAS.2014.6926012", 10]]