digraph "CFG for '_Z24gauss_all_seidel_backforiiPiPdS0_S_S0_S0_S0_' function" {
	label="CFG for '_Z24gauss_all_seidel_backforiiPiPdS0_S_S0_S0_S0_' function";

	Node0x5170e10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !7\l  %18 = add i32 %16, %17\l  %19 = icmp slt i32 %18, %0\l  br i1 %19, label %20, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5170e10:s0 -> Node0x5173900;
	Node0x5170e10:s1 -> Node0x5173990;
	Node0x5173900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%20:\l20:                                               \l  %21 = sext i32 %18 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !8, !amdgpu.noclobber\l... !6\l  %24 = add nsw i32 %18, 1\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !8, !amdgpu.noclobber\l... !6\l  %28 = icmp slt i32 %23, %27\l  br i1 %28, label %29, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5173900:s0 -> Node0x5174cd0;
	Node0x5173900:s1 -> Node0x5174d60;
	Node0x5174cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%29:\l29:                                               \l  %30 = add nsw i32 %1, -1\l  %31 = mul nsw i32 %30, %0\l  %32 = add nsw i32 %31, -1\l  br label %33\l}"];
	Node0x5174cd0 -> Node0x5173430;
	Node0x5173430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %23, %29 ], [ %47, %33 ]\l  %35 = phi double [ 0.000000e+00, %29 ], [ %46, %33 ]\l  %36 = sext i32 %34 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %3, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !12,\l... !amdgpu.noclobber !6\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %36\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !8, !amdgpu.noclobber\l... !6\l  %41 = add i32 %32, %40\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds double, double addrspace(1)* %4, i64 %42\l  %44 = load double, double addrspace(1)* %43, align 8, !tbaa !12,\l... !amdgpu.noclobber !6\l  %45 = fmul contract double %38, %44\l  %46 = fadd contract double %35, %45\l  %47 = add nsw i32 %34, 1\l  %48 = icmp slt i32 %47, %27\l  br i1 %48, label %33, label %49, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x5173430:s0 -> Node0x5173430;
	Node0x5173430:s1 -> Node0x5174d60;
	Node0x5174d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%49:\l49:                                               \l  %50 = phi double [ 0.000000e+00, %20 ], [ %46, %33 ]\l  %51 = getelementptr inbounds double, double addrspace(1)* %7, i64 %21\l  %52 = load double, double addrspace(1)* %51, align 8, !tbaa !12,\l... !amdgpu.noclobber !6\l  %53 = fadd contract double %50, %52\l  %54 = getelementptr inbounds double, double addrspace(1)* %6, i64 %21\l  %55 = load double, double addrspace(1)* %54, align 8, !tbaa !12,\l... !amdgpu.noclobber !6\l  %56 = fdiv contract double %53, %55\l  %57 = getelementptr inbounds double, double addrspace(1)* %8, i64 %21\l  store double %56, double addrspace(1)* %57, align 8, !tbaa !12\l  br label %58\l}"];
	Node0x5174d60 -> Node0x5173990;
	Node0x5173990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%58:\l58:                                               \l  ret void\l}"];
}
