#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Sep 27 10:18:47 2024
# Process ID: 4139
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila
# Command line: vivado multicore_aquila.xpr
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.log
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :2002.783 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :39626 MB
#-----------------------------------------------------------
start_gui
open_project multicore_aquila.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 8154.523 ; gain = 664.062 ; free physical = 25218 ; free virtual = 36643
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8533.812 ; gain = 0.000 ; free physical = 24942 ; free virtual = 36408
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9351.781 ; gain = 0.000 ; free physical = 24161 ; free virtual = 35667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 457 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 98 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 50 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 9532.863 ; gain = 1264.590 ; free physical = 24017 ; free virtual = 35552
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/n_0_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {genblk1[0].Aquila_SoC/n_0_1} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {genblk1[0].Aquila_SoC/n_0_2} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {genblk1[0].Aquila_SoC/n_0_3} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 11
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34556
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34556
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34559
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34560
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34560
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34561
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 22196 ; free virtual = 34561
[Fri Sep 27 10:41:08 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 9532.863 ; gain = 0.000 ; free physical = 21885 ; free virtual = 34516
INFO: [Netlist 29-17] Analyzing 4385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9576.344 ; gain = 11.305 ; free physical = 21759 ; free virtual = 34367
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9747.359 ; gain = 0.000 ; free physical = 21598 ; free virtual = 34207
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9747.359 ; gain = 0.000 ; free physical = 21598 ; free virtual = 34207
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9788.359 ; gain = 41.000 ; free physical = 21570 ; free virtual = 34179
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9788.359 ; gain = 0.000 ; free physical = 21570 ; free virtual = 34179
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.22 . Memory (MB): peak = 9819.859 ; gain = 31.500 ; free physical = 21547 ; free virtual = 34156
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9819.859 ; gain = 72.500 ; free physical = 21547 ; free virtual = 34156
Restored from archive | CPU: 2.180000 secs | Memory: 74.067711 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9819.859 ; gain = 72.500 ; free physical = 21547 ; free virtual = 34156
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9819.859 ; gain = 0.000 ; free physical = 21546 ; free virtual = 34155
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1720 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1228 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 212 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 130 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 50 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 10009.344 ; gain = 476.480 ; free physical = 21381 ; free virtual = 34025
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE24A
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} {genblk1[0].Aquila_SoC/M_IMEM_addr_o} {genblk1[0].Aquila_SoC/M_IMEM_done_i} {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} {genblk1[0].Aquila_SoC/n_0_0} {genblk1[0].Aquila_SoC/n_0_1} {genblk1[0].Aquila_SoC/n_0_2} {genblk1[0].Aquila_SoC/n_0_3} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 10:48:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 10:49:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_design synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 10:53:15 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 11
[Fri Sep 27 10:54:05 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 27 10:57:21 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10480.887 ; gain = 0.000 ; free physical = 20286 ; free virtual = 33022
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 10650.707 ; gain = 169.820 ; free physical = 19981 ; free virtual = 32670
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs synth_1 -jobs 11
[Fri Sep 27 11:00:30 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
launch_runs impl_1 -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 27 11:03:44 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 10650.707 ; gain = 0.000 ; free physical = 20108 ; free virtual = 32905
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 10758.527 ; gain = 107.820 ; free physical = 20021 ; free virtual = 32783
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs synth_1 -jobs 11
[Fri Sep 27 11:07:27 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
launch_runs impl_1 -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 27 11:10:43 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 10758.527 ; gain = 0.000 ; free physical = 19978 ; free virtual = 32831
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 10833.340 ; gain = 74.812 ; free physical = 19863 ; free virtual = 32679
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*m_i_dram*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[1].Aquila_SoC/m_i_dram[0]} {genblk1[1].Aquila_SoC/m_i_dram[1]} {genblk1[1].Aquila_SoC/m_i_dram[2]} {genblk1[1].Aquila_SoC/m_i_dram[3]} {genblk1[1].Aquila_SoC/m_i_dram[4]} {genblk1[1].Aquila_SoC/m_i_dram[5]} {genblk1[1].Aquila_SoC/m_i_dram[6]} {genblk1[1].Aquila_SoC/m_i_dram[7]} {genblk1[1].Aquila_SoC/m_i_dram[8]} {genblk1[1].Aquila_SoC/m_i_dram[9]} {genblk1[1].Aquila_SoC/m_i_dram[10]} {genblk1[1].Aquila_SoC/m_i_dram[11]} {genblk1[1].Aquila_SoC/m_i_dram[12]} {genblk1[1].Aquila_SoC/m_i_dram[13]} {genblk1[1].Aquila_SoC/m_i_dram[14]} {genblk1[1].Aquila_SoC/m_i_dram[15]} {genblk1[1].Aquila_SoC/m_i_dram[16]} {genblk1[1].Aquila_SoC/m_i_dram[17]} {genblk1[1].Aquila_SoC/m_i_dram[18]} {genblk1[1].Aquila_SoC/m_i_dram[19]} {genblk1[1].Aquila_SoC/m_i_dram[20]} {genblk1[1].Aquila_SoC/m_i_dram[21]} {genblk1[1].Aquila_SoC/m_i_dram[22]} {genblk1[1].Aquila_SoC/m_i_dram[23]} {genblk1[1].Aquila_SoC/m_i_dram[24]} {genblk1[1].Aquila_SoC/m_i_dram[25]} {genblk1[1].Aquila_SoC/m_i_dram[26]} {genblk1[1].Aquila_SoC/m_i_dram[27]} {genblk1[1].Aquila_SoC/m_i_dram[28]} {genblk1[1].Aquila_SoC/m_i_dram[29]} {genblk1[1].Aquila_SoC/m_i_dram[30]} {genblk1[1].Aquila_SoC/m_i_dram[31]} {genblk1[1].Aquila_SoC/m_i_dram[32]} {genblk1[1].Aquila_SoC/m_i_dram[33]} {genblk1[1].Aquila_SoC/m_i_dram[34]} {genblk1[1].Aquila_SoC/m_i_dram[35]} {genblk1[1].Aquila_SoC/m_i_dram[36]} {genblk1[1].Aquila_SoC/m_i_dram[37]} {genblk1[1].Aquila_SoC/m_i_dram[38]} {genblk1[1].Aquila_SoC/m_i_dram[39]} {genblk1[1].Aquila_SoC/m_i_dram[40]} {genblk1[1].Aquila_SoC/m_i_dram[41]} {genblk1[1].Aquila_SoC/m_i_dram[42]} {genblk1[1].Aquila_SoC/m_i_dram[43]} {genblk1[1].Aquila_SoC/m_i_dram[44]} {genblk1[1].Aquila_SoC/m_i_dram[45]} {genblk1[1].Aquila_SoC/m_i_dram[46]} {genblk1[1].Aquila_SoC/m_i_dram[47]} {genblk1[1].Aquila_SoC/m_i_dram[48]} {genblk1[1].Aquila_SoC/m_i_dram[49]} {genblk1[1].Aquila_SoC/m_i_dram[50]} {genblk1[1].Aquila_SoC/m_i_dram[51]} {genblk1[1].Aquila_SoC/m_i_dram[52]} {genblk1[1].Aquila_SoC/m_i_dram[53]} {genblk1[1].Aquila_SoC/m_i_dram[54]} {genblk1[1].Aquila_SoC/m_i_dram[55]} {genblk1[1].Aquila_SoC/m_i_dram[56]} {genblk1[1].Aquila_SoC/m_i_dram[57]} {genblk1[1].Aquila_SoC/m_i_dram[58]} {genblk1[1].Aquila_SoC/m_i_dram[59]} {genblk1[1].Aquila_SoC/m_i_dram[60]} {genblk1[1].Aquila_SoC/m_i_dram[61]} {genblk1[1].Aquila_SoC/m_i_dram[62]} {genblk1[1].Aquila_SoC/m_i_dram[63]} {genblk1[1].Aquila_SoC/m_i_dram[64]} {genblk1[1].Aquila_SoC/m_i_dram[65]} {genblk1[1].Aquila_SoC/m_i_dram[66]} {genblk1[1].Aquila_SoC/m_i_dram[67]} {genblk1[1].Aquila_SoC/m_i_dram[68]} {genblk1[1].Aquila_SoC/m_i_dram[69]} {genblk1[1].Aquila_SoC/m_i_dram[70]} {genblk1[1].Aquila_SoC/m_i_dram[71]} {genblk1[1].Aquila_SoC/m_i_dram[72]} {genblk1[1].Aquila_SoC/m_i_dram[73]} {genblk1[1].Aquila_SoC/m_i_dram[74]} {genblk1[1].Aquila_SoC/m_i_dram[75]} {genblk1[1].Aquila_SoC/m_i_dram[76]} {genblk1[1].Aquila_SoC/m_i_dram[77]} {genblk1[1].Aquila_SoC/m_i_dram[78]} {genblk1[1].Aquila_SoC/m_i_dram[79]} {genblk1[1].Aquila_SoC/m_i_dram[80]} {genblk1[1].Aquila_SoC/m_i_dram[81]} {genblk1[1].Aquila_SoC/m_i_dram[82]} {genblk1[1].Aquila_SoC/m_i_dram[83]} {genblk1[1].Aquila_SoC/m_i_dram[84]} {genblk1[1].Aquila_SoC/m_i_dram[85]} {genblk1[1].Aquila_SoC/m_i_dram[86]} {genblk1[1].Aquila_SoC/m_i_dram[87]} {genblk1[1].Aquila_SoC/m_i_dram[88]} {genblk1[1].Aquila_SoC/m_i_dram[89]} {genblk1[1].Aquila_SoC/m_i_dram[90]} {genblk1[1].Aquila_SoC/m_i_dram[91]} {genblk1[1].Aquila_SoC/m_i_dram[92]} {genblk1[1].Aquila_SoC/m_i_dram[93]} {genblk1[1].Aquila_SoC/m_i_dram[94]} {genblk1[1].Aquila_SoC/m_i_dram[95]} {genblk1[1].Aquila_SoC/m_i_dram[96]} {genblk1[1].Aquila_SoC/m_i_dram[97]} {genblk1[1].Aquila_SoC/m_i_dram[98]} {genblk1[1].Aquila_SoC/m_i_dram[99]} {genblk1[1].Aquila_SoC/m_i_dram[100]} {genblk1[1].Aquila_SoC/m_i_dram[101]} {genblk1[1].Aquila_SoC/m_i_dram[102]} {genblk1[1].Aquila_SoC/m_i_dram[103]} {genblk1[1].Aquila_SoC/m_i_dram[104]} {genblk1[1].Aquila_SoC/m_i_dram[105]} {genblk1[1].Aquila_SoC/m_i_dram[106]} {genblk1[1].Aquila_SoC/m_i_dram[107]} {genblk1[1].Aquila_SoC/m_i_dram[108]} {genblk1[1].Aquila_SoC/m_i_dram[109]} {genblk1[1].Aquila_SoC/m_i_dram[110]} {genblk1[1].Aquila_SoC/m_i_dram[111]} {genblk1[1].Aquila_SoC/m_i_dram[112]} {genblk1[1].Aquila_SoC/m_i_dram[113]} {genblk1[1].Aquila_SoC/m_i_dram[114]} {genblk1[1].Aquila_SoC/m_i_dram[115]} {genblk1[1].Aquila_SoC/m_i_dram[116]} {genblk1[1].Aquila_SoC/m_i_dram[117]} {genblk1[1].Aquila_SoC/m_i_dram[118]} {genblk1[1].Aquila_SoC/m_i_dram[119]} {genblk1[1].Aquila_SoC/m_i_dram[120]} {genblk1[1].Aquila_SoC/m_i_dram[121]} {genblk1[1].Aquila_SoC/m_i_dram[122]} {genblk1[1].Aquila_SoC/m_i_dram[123]} {genblk1[1].Aquila_SoC/m_i_dram[124]} {genblk1[1].Aquila_SoC/m_i_dram[125]} {genblk1[1].Aquila_SoC/m_i_dram[126]} {genblk1[1].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Sep 27 11:14:38 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*M_dram*" ]
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*m_i_dram*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/m_i_dram[0]} {genblk1[0].Aquila_SoC/m_i_dram[1]} {genblk1[0].Aquila_SoC/m_i_dram[2]} {genblk1[0].Aquila_SoC/m_i_dram[3]} {genblk1[0].Aquila_SoC/m_i_dram[4]} {genblk1[0].Aquila_SoC/m_i_dram[5]} {genblk1[0].Aquila_SoC/m_i_dram[6]} {genblk1[0].Aquila_SoC/m_i_dram[7]} {genblk1[0].Aquila_SoC/m_i_dram[8]} {genblk1[0].Aquila_SoC/m_i_dram[9]} {genblk1[0].Aquila_SoC/m_i_dram[10]} {genblk1[0].Aquila_SoC/m_i_dram[11]} {genblk1[0].Aquila_SoC/m_i_dram[12]} {genblk1[0].Aquila_SoC/m_i_dram[13]} {genblk1[0].Aquila_SoC/m_i_dram[14]} {genblk1[0].Aquila_SoC/m_i_dram[15]} {genblk1[0].Aquila_SoC/m_i_dram[16]} {genblk1[0].Aquila_SoC/m_i_dram[17]} {genblk1[0].Aquila_SoC/m_i_dram[18]} {genblk1[0].Aquila_SoC/m_i_dram[19]} {genblk1[0].Aquila_SoC/m_i_dram[20]} {genblk1[0].Aquila_SoC/m_i_dram[21]} {genblk1[0].Aquila_SoC/m_i_dram[22]} {genblk1[0].Aquila_SoC/m_i_dram[23]} {genblk1[0].Aquila_SoC/m_i_dram[24]} {genblk1[0].Aquila_SoC/m_i_dram[25]} {genblk1[0].Aquila_SoC/m_i_dram[26]} {genblk1[0].Aquila_SoC/m_i_dram[27]} {genblk1[0].Aquila_SoC/m_i_dram[28]} {genblk1[0].Aquila_SoC/m_i_dram[29]} {genblk1[0].Aquila_SoC/m_i_dram[30]} {genblk1[0].Aquila_SoC/m_i_dram[31]} {genblk1[0].Aquila_SoC/m_i_dram[32]} {genblk1[0].Aquila_SoC/m_i_dram[33]} {genblk1[0].Aquila_SoC/m_i_dram[34]} {genblk1[0].Aquila_SoC/m_i_dram[35]} {genblk1[0].Aquila_SoC/m_i_dram[36]} {genblk1[0].Aquila_SoC/m_i_dram[37]} {genblk1[0].Aquila_SoC/m_i_dram[38]} {genblk1[0].Aquila_SoC/m_i_dram[39]} {genblk1[0].Aquila_SoC/m_i_dram[40]} {genblk1[0].Aquila_SoC/m_i_dram[41]} {genblk1[0].Aquila_SoC/m_i_dram[42]} {genblk1[0].Aquila_SoC/m_i_dram[43]} {genblk1[0].Aquila_SoC/m_i_dram[44]} {genblk1[0].Aquila_SoC/m_i_dram[45]} {genblk1[0].Aquila_SoC/m_i_dram[46]} {genblk1[0].Aquila_SoC/m_i_dram[47]} {genblk1[0].Aquila_SoC/m_i_dram[48]} {genblk1[0].Aquila_SoC/m_i_dram[49]} {genblk1[0].Aquila_SoC/m_i_dram[50]} {genblk1[0].Aquila_SoC/m_i_dram[51]} {genblk1[0].Aquila_SoC/m_i_dram[52]} {genblk1[0].Aquila_SoC/m_i_dram[53]} {genblk1[0].Aquila_SoC/m_i_dram[54]} {genblk1[0].Aquila_SoC/m_i_dram[55]} {genblk1[0].Aquila_SoC/m_i_dram[56]} {genblk1[0].Aquila_SoC/m_i_dram[57]} {genblk1[0].Aquila_SoC/m_i_dram[58]} {genblk1[0].Aquila_SoC/m_i_dram[59]} {genblk1[0].Aquila_SoC/m_i_dram[60]} {genblk1[0].Aquila_SoC/m_i_dram[61]} {genblk1[0].Aquila_SoC/m_i_dram[62]} {genblk1[0].Aquila_SoC/m_i_dram[63]} {genblk1[0].Aquila_SoC/m_i_dram[64]} {genblk1[0].Aquila_SoC/m_i_dram[65]} {genblk1[0].Aquila_SoC/m_i_dram[66]} {genblk1[0].Aquila_SoC/m_i_dram[67]} {genblk1[0].Aquila_SoC/m_i_dram[68]} {genblk1[0].Aquila_SoC/m_i_dram[69]} {genblk1[0].Aquila_SoC/m_i_dram[70]} {genblk1[0].Aquila_SoC/m_i_dram[71]} {genblk1[0].Aquila_SoC/m_i_dram[72]} {genblk1[0].Aquila_SoC/m_i_dram[73]} {genblk1[0].Aquila_SoC/m_i_dram[74]} {genblk1[0].Aquila_SoC/m_i_dram[75]} {genblk1[0].Aquila_SoC/m_i_dram[76]} {genblk1[0].Aquila_SoC/m_i_dram[77]} {genblk1[0].Aquila_SoC/m_i_dram[78]} {genblk1[0].Aquila_SoC/m_i_dram[79]} {genblk1[0].Aquila_SoC/m_i_dram[80]} {genblk1[0].Aquila_SoC/m_i_dram[81]} {genblk1[0].Aquila_SoC/m_i_dram[82]} {genblk1[0].Aquila_SoC/m_i_dram[83]} {genblk1[0].Aquila_SoC/m_i_dram[84]} {genblk1[0].Aquila_SoC/m_i_dram[85]} {genblk1[0].Aquila_SoC/m_i_dram[86]} {genblk1[0].Aquila_SoC/m_i_dram[87]} {genblk1[0].Aquila_SoC/m_i_dram[88]} {genblk1[0].Aquila_SoC/m_i_dram[89]} {genblk1[0].Aquila_SoC/m_i_dram[90]} {genblk1[0].Aquila_SoC/m_i_dram[91]} {genblk1[0].Aquila_SoC/m_i_dram[92]} {genblk1[0].Aquila_SoC/m_i_dram[93]} {genblk1[0].Aquila_SoC/m_i_dram[94]} {genblk1[0].Aquila_SoC/m_i_dram[95]} {genblk1[0].Aquila_SoC/m_i_dram[96]} {genblk1[0].Aquila_SoC/m_i_dram[97]} {genblk1[0].Aquila_SoC/m_i_dram[98]} {genblk1[0].Aquila_SoC/m_i_dram[99]} {genblk1[0].Aquila_SoC/m_i_dram[100]} {genblk1[0].Aquila_SoC/m_i_dram[101]} {genblk1[0].Aquila_SoC/m_i_dram[102]} {genblk1[0].Aquila_SoC/m_i_dram[103]} {genblk1[0].Aquila_SoC/m_i_dram[104]} {genblk1[0].Aquila_SoC/m_i_dram[105]} {genblk1[0].Aquila_SoC/m_i_dram[106]} {genblk1[0].Aquila_SoC/m_i_dram[107]} {genblk1[0].Aquila_SoC/m_i_dram[108]} {genblk1[0].Aquila_SoC/m_i_dram[109]} {genblk1[0].Aquila_SoC/m_i_dram[110]} {genblk1[0].Aquila_SoC/m_i_dram[111]} {genblk1[0].Aquila_SoC/m_i_dram[112]} {genblk1[0].Aquila_SoC/m_i_dram[113]} {genblk1[0].Aquila_SoC/m_i_dram[114]} {genblk1[0].Aquila_SoC/m_i_dram[115]} {genblk1[0].Aquila_SoC/m_i_dram[116]} {genblk1[0].Aquila_SoC/m_i_dram[117]} {genblk1[0].Aquila_SoC/m_i_dram[118]} {genblk1[0].Aquila_SoC/m_i_dram[119]} {genblk1[0].Aquila_SoC/m_i_dram[120]} {genblk1[0].Aquila_SoC/m_i_dram[121]} {genblk1[0].Aquila_SoC/m_i_dram[122]} {genblk1[0].Aquila_SoC/m_i_dram[123]} {genblk1[0].Aquila_SoC/m_i_dram[124]} {genblk1[0].Aquila_SoC/m_i_dram[125]} {genblk1[0].Aquila_SoC/m_i_dram[126]} {genblk1[0].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[1].Aquila_SoC/m_i_dram[0]} {genblk1[1].Aquila_SoC/m_i_dram[1]} {genblk1[1].Aquila_SoC/m_i_dram[2]} {genblk1[1].Aquila_SoC/m_i_dram[3]} {genblk1[1].Aquila_SoC/m_i_dram[4]} {genblk1[1].Aquila_SoC/m_i_dram[5]} {genblk1[1].Aquila_SoC/m_i_dram[6]} {genblk1[1].Aquila_SoC/m_i_dram[7]} {genblk1[1].Aquila_SoC/m_i_dram[8]} {genblk1[1].Aquila_SoC/m_i_dram[9]} {genblk1[1].Aquila_SoC/m_i_dram[10]} {genblk1[1].Aquila_SoC/m_i_dram[11]} {genblk1[1].Aquila_SoC/m_i_dram[12]} {genblk1[1].Aquila_SoC/m_i_dram[13]} {genblk1[1].Aquila_SoC/m_i_dram[14]} {genblk1[1].Aquila_SoC/m_i_dram[15]} {genblk1[1].Aquila_SoC/m_i_dram[16]} {genblk1[1].Aquila_SoC/m_i_dram[17]} {genblk1[1].Aquila_SoC/m_i_dram[18]} {genblk1[1].Aquila_SoC/m_i_dram[19]} {genblk1[1].Aquila_SoC/m_i_dram[20]} {genblk1[1].Aquila_SoC/m_i_dram[21]} {genblk1[1].Aquila_SoC/m_i_dram[22]} {genblk1[1].Aquila_SoC/m_i_dram[23]} {genblk1[1].Aquila_SoC/m_i_dram[24]} {genblk1[1].Aquila_SoC/m_i_dram[25]} {genblk1[1].Aquila_SoC/m_i_dram[26]} {genblk1[1].Aquila_SoC/m_i_dram[27]} {genblk1[1].Aquila_SoC/m_i_dram[28]} {genblk1[1].Aquila_SoC/m_i_dram[29]} {genblk1[1].Aquila_SoC/m_i_dram[30]} {genblk1[1].Aquila_SoC/m_i_dram[31]} {genblk1[1].Aquila_SoC/m_i_dram[32]} {genblk1[1].Aquila_SoC/m_i_dram[33]} {genblk1[1].Aquila_SoC/m_i_dram[34]} {genblk1[1].Aquila_SoC/m_i_dram[35]} {genblk1[1].Aquila_SoC/m_i_dram[36]} {genblk1[1].Aquila_SoC/m_i_dram[37]} {genblk1[1].Aquila_SoC/m_i_dram[38]} {genblk1[1].Aquila_SoC/m_i_dram[39]} {genblk1[1].Aquila_SoC/m_i_dram[40]} {genblk1[1].Aquila_SoC/m_i_dram[41]} {genblk1[1].Aquila_SoC/m_i_dram[42]} {genblk1[1].Aquila_SoC/m_i_dram[43]} {genblk1[1].Aquila_SoC/m_i_dram[44]} {genblk1[1].Aquila_SoC/m_i_dram[45]} {genblk1[1].Aquila_SoC/m_i_dram[46]} {genblk1[1].Aquila_SoC/m_i_dram[47]} {genblk1[1].Aquila_SoC/m_i_dram[48]} {genblk1[1].Aquila_SoC/m_i_dram[49]} {genblk1[1].Aquila_SoC/m_i_dram[50]} {genblk1[1].Aquila_SoC/m_i_dram[51]} {genblk1[1].Aquila_SoC/m_i_dram[52]} {genblk1[1].Aquila_SoC/m_i_dram[53]} {genblk1[1].Aquila_SoC/m_i_dram[54]} {genblk1[1].Aquila_SoC/m_i_dram[55]} {genblk1[1].Aquila_SoC/m_i_dram[56]} {genblk1[1].Aquila_SoC/m_i_dram[57]} {genblk1[1].Aquila_SoC/m_i_dram[58]} {genblk1[1].Aquila_SoC/m_i_dram[59]} {genblk1[1].Aquila_SoC/m_i_dram[60]} {genblk1[1].Aquila_SoC/m_i_dram[61]} {genblk1[1].Aquila_SoC/m_i_dram[62]} {genblk1[1].Aquila_SoC/m_i_dram[63]} {genblk1[1].Aquila_SoC/m_i_dram[64]} {genblk1[1].Aquila_SoC/m_i_dram[65]} {genblk1[1].Aquila_SoC/m_i_dram[66]} {genblk1[1].Aquila_SoC/m_i_dram[67]} {genblk1[1].Aquila_SoC/m_i_dram[68]} {genblk1[1].Aquila_SoC/m_i_dram[69]} {genblk1[1].Aquila_SoC/m_i_dram[70]} {genblk1[1].Aquila_SoC/m_i_dram[71]} {genblk1[1].Aquila_SoC/m_i_dram[72]} {genblk1[1].Aquila_SoC/m_i_dram[73]} {genblk1[1].Aquila_SoC/m_i_dram[74]} {genblk1[1].Aquila_SoC/m_i_dram[75]} {genblk1[1].Aquila_SoC/m_i_dram[76]} {genblk1[1].Aquila_SoC/m_i_dram[77]} {genblk1[1].Aquila_SoC/m_i_dram[78]} {genblk1[1].Aquila_SoC/m_i_dram[79]} {genblk1[1].Aquila_SoC/m_i_dram[80]} {genblk1[1].Aquila_SoC/m_i_dram[81]} {genblk1[1].Aquila_SoC/m_i_dram[82]} {genblk1[1].Aquila_SoC/m_i_dram[83]} {genblk1[1].Aquila_SoC/m_i_dram[84]} {genblk1[1].Aquila_SoC/m_i_dram[85]} {genblk1[1].Aquila_SoC/m_i_dram[86]} {genblk1[1].Aquila_SoC/m_i_dram[87]} {genblk1[1].Aquila_SoC/m_i_dram[88]} {genblk1[1].Aquila_SoC/m_i_dram[89]} {genblk1[1].Aquila_SoC/m_i_dram[90]} {genblk1[1].Aquila_SoC/m_i_dram[91]} {genblk1[1].Aquila_SoC/m_i_dram[92]} {genblk1[1].Aquila_SoC/m_i_dram[93]} {genblk1[1].Aquila_SoC/m_i_dram[94]} {genblk1[1].Aquila_SoC/m_i_dram[95]} {genblk1[1].Aquila_SoC/m_i_dram[96]} {genblk1[1].Aquila_SoC/m_i_dram[97]} {genblk1[1].Aquila_SoC/m_i_dram[98]} {genblk1[1].Aquila_SoC/m_i_dram[99]} {genblk1[1].Aquila_SoC/m_i_dram[100]} {genblk1[1].Aquila_SoC/m_i_dram[101]} {genblk1[1].Aquila_SoC/m_i_dram[102]} {genblk1[1].Aquila_SoC/m_i_dram[103]} {genblk1[1].Aquila_SoC/m_i_dram[104]} {genblk1[1].Aquila_SoC/m_i_dram[105]} {genblk1[1].Aquila_SoC/m_i_dram[106]} {genblk1[1].Aquila_SoC/m_i_dram[107]} {genblk1[1].Aquila_SoC/m_i_dram[108]} {genblk1[1].Aquila_SoC/m_i_dram[109]} {genblk1[1].Aquila_SoC/m_i_dram[110]} {genblk1[1].Aquila_SoC/m_i_dram[111]} {genblk1[1].Aquila_SoC/m_i_dram[112]} {genblk1[1].Aquila_SoC/m_i_dram[113]} {genblk1[1].Aquila_SoC/m_i_dram[114]} {genblk1[1].Aquila_SoC/m_i_dram[115]} {genblk1[1].Aquila_SoC/m_i_dram[116]} {genblk1[1].Aquila_SoC/m_i_dram[117]} {genblk1[1].Aquila_SoC/m_i_dram[118]} {genblk1[1].Aquila_SoC/m_i_dram[119]} {genblk1[1].Aquila_SoC/m_i_dram[120]} {genblk1[1].Aquila_SoC/m_i_dram[121]} {genblk1[1].Aquila_SoC/m_i_dram[122]} {genblk1[1].Aquila_SoC/m_i_dram[123]} {genblk1[1].Aquila_SoC/m_i_dram[124]} {genblk1[1].Aquila_SoC/m_i_dram[125]} {genblk1[1].Aquila_SoC/m_i_dram[126]} {genblk1[1].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20425 ; free virtual = 33267
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20425 ; free virtual = 33267
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20422 ; free virtual = 33266
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20422 ; free virtual = 33268
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20422 ; free virtual = 33268
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20422 ; free virtual = 33269
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10833.340 ; gain = 0.000 ; free physical = 20422 ; free virtual = 33269
[Fri Sep 27 11:17:54 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/m_i_dram} {genblk1[1].Aquila_SoC/m_i_dram} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} {genblk1[0].Aquila_SoC/m_i_dram} {genblk1[0].Aquila_SoC/M_IMEM_addr_o} {genblk1[0].Aquila_SoC/M_IMEM_done_i} {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} {genblk1[1].Aquila_SoC/m_i_dram} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 11:23:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 11:24:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 11:24:24
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AFEE24A
