// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.150000,HLS_SYN_LAT=8204,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=128,HLS_SYN_FF=4436,HLS_SYN_LUT=2612}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        b_3_Addr_A,
        b_3_EN_A,
        b_3_WEN_A,
        b_3_Din_A,
        b_3_Dout_A,
        b_3_Clk_A,
        b_3_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 10'b1;
parameter    ap_ST_fsm_pp0_stage0 = 10'b10;
parameter    ap_ST_fsm_pp0_stage1 = 10'b100;
parameter    ap_ST_fsm_pp0_stage2 = 10'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 10'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 10'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 10'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 10'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 10'b100000000;
parameter    ap_ST_fsm_state21 = 10'b1000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_9 = 32'b1001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] b_3_Addr_A;
output   b_3_EN_A;
output  [3:0] b_3_WEN_A;
output  [31:0] b_3_Din_A;
input  [31:0] b_3_Dout_A;
output   b_3_Clk_A;
output   b_3_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg a_3_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg b_3_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1536;
reg   [5:0] i_reg_1547;
reg   [5:0] j_reg_1558;
reg   [31:0] reg_1569;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2918;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [0:0] tmp_3_reg_3190;
reg   [31:0] reg_1573;
reg   [31:0] reg_1577;
reg   [31:0] reg_1581;
reg   [31:0] reg_1585;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [31:0] reg_1589;
reg   [31:0] reg_1593;
reg   [31:0] reg_1597;
reg   [31:0] reg_1601;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [31:0] reg_1605;
reg   [31:0] reg_1609;
reg   [31:0] reg_1613;
wire   [0:0] exitcond_flatten_fu_1617_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2918;
wire   [10:0] indvar_flatten_next_fu_1623_p2;
reg   [10:0] indvar_flatten_next_reg_2922;
wire   [5:0] j_mid2_fu_1641_p3;
reg   [5:0] j_mid2_reg_2927;
wire   [0:0] tmp_mid2_fu_1661_p3;
reg   [0:0] tmp_mid2_reg_2941;
wire   [5:0] tmp_1_mid2_v_fu_1669_p3;
reg   [5:0] tmp_1_mid2_v_reg_2945;
wire   [8:0] tmp_1_fu_1677_p3;
reg   [8:0] tmp_1_reg_2951;
wire   [63:0] tmp_6_fu_1693_p1;
reg   [63:0] tmp_6_reg_2982;
wire   [63:0] tmp_9_fu_1763_p1;
reg   [63:0] tmp_9_reg_3118;
wire   [0:0] tmp_3_fu_1787_p2;
wire   [7:0] tmp_6_cast2_fu_1792_p1;
reg   [7:0] tmp_6_cast2_reg_3226;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3251;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_3261;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_3271;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_3281;
wire  signed [31:0] a_row_24_1_fu_1838_p3;
wire  signed [31:0] a_row_16_1_fu_1845_p3;
wire  signed [31:0] a_row_8_1_fu_1852_p3;
wire  signed [31:0] a_row_0_1_fu_1859_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3351;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_3361;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_3371;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_3381;
wire  signed [31:0] a_row_25_1_fu_1946_p3;
wire  signed [31:0] a_row_17_1_fu_1953_p3;
wire  signed [31:0] a_row_9_1_fu_1960_p3;
wire  signed [31:0] a_row_1_1_fu_1967_p3;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3451;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_3461;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_3471;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_3481;
wire  signed [31:0] a_row_26_1_fu_2056_p3;
wire  signed [31:0] a_row_18_1_fu_2063_p3;
wire  signed [31:0] a_row_10_1_fu_2070_p3;
wire  signed [31:0] a_row_2_1_fu_2077_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3551;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_3561;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_3571;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_3581;
wire  signed [31:0] a_row_27_1_fu_2164_p3;
wire  signed [31:0] a_row_19_1_fu_2171_p3;
wire  signed [31:0] a_row_11_1_fu_2178_p3;
wire  signed [31:0] a_row_3_1_fu_2185_p3;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3651;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_3661;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_3671;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_3681;
wire   [5:0] j_1_fu_2249_p2;
reg   [5:0] j_1_reg_3691;
wire  signed [31:0] a_row_31_1_fu_2313_p3;
reg  signed [31:0] a_row_31_1_reg_3696;
wire  signed [31:0] a_row_30_1_fu_2320_p3;
reg  signed [31:0] a_row_30_1_reg_3701;
wire  signed [31:0] a_row_29_1_fu_2327_p3;
reg  signed [31:0] a_row_29_1_reg_3706;
wire  signed [31:0] a_row_28_1_fu_2334_p3;
wire  signed [31:0] a_row_23_1_fu_2341_p3;
reg  signed [31:0] a_row_23_1_reg_3716;
wire  signed [31:0] a_row_22_1_fu_2348_p3;
reg  signed [31:0] a_row_22_1_reg_3721;
wire  signed [31:0] a_row_21_1_fu_2355_p3;
reg  signed [31:0] a_row_21_1_reg_3726;
wire  signed [31:0] a_row_20_1_fu_2362_p3;
wire  signed [31:0] a_row_15_1_fu_2369_p3;
reg  signed [31:0] a_row_15_1_reg_3736;
wire  signed [31:0] a_row_14_1_fu_2376_p3;
reg  signed [31:0] a_row_14_1_reg_3741;
wire  signed [31:0] a_row_13_1_fu_2383_p3;
reg  signed [31:0] a_row_13_1_reg_3746;
wire  signed [31:0] a_row_12_1_fu_2390_p3;
wire  signed [31:0] a_row_7_1_fu_2397_p3;
reg  signed [31:0] a_row_7_1_reg_3756;
wire  signed [31:0] a_row_6_1_fu_2404_p3;
reg  signed [31:0] a_row_6_1_reg_3761;
wire  signed [31:0] a_row_5_1_fu_2411_p3;
reg  signed [31:0] a_row_5_1_reg_3766;
wire  signed [31:0] a_row_4_1_fu_2418_p3;
wire   [11:0] tmp_29_fu_2508_p2;
reg   [11:0] tmp_29_reg_3776;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_29_reg_3776;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3781;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_3791;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_3801;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_3811;
wire   [31:0] grp_fu_1897_p2;
reg   [31:0] tmp_s_reg_3821;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3826;
wire   [31:0] grp_fu_1902_p2;
reg   [31:0] tmp_2_8_reg_3836;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_3841;
wire   [31:0] grp_fu_1907_p2;
reg   [31:0] tmp_2_15_reg_3851;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_3856;
wire   [31:0] grp_fu_1912_p2;
reg   [31:0] tmp_2_23_reg_3866;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_3871;
wire   [31:0] grp_fu_2007_p2;
reg   [31:0] tmp_2_1_reg_3881;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_3886;
wire   [31:0] grp_fu_2012_p2;
reg   [31:0] tmp_2_9_reg_3891;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_3896;
wire   [31:0] grp_fu_2017_p2;
reg   [31:0] tmp_2_16_reg_3901;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_3906;
wire   [31:0] grp_fu_2022_p2;
reg   [31:0] tmp_2_24_reg_3911;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_3916;
wire   [31:0] grp_fu_2115_p2;
reg   [31:0] tmp_2_2_reg_3921;
wire   [31:0] grp_fu_2120_p2;
reg   [31:0] tmp_2_s_reg_3926;
wire   [31:0] grp_fu_2125_p2;
reg   [31:0] tmp_2_17_reg_3931;
wire   [31:0] grp_fu_2130_p2;
reg   [31:0] tmp_2_25_reg_3936;
wire   [31:0] tmp4_fu_2582_p2;
reg   [31:0] tmp4_reg_3941;
wire   [31:0] tmp11_fu_2586_p2;
reg   [31:0] tmp11_reg_3946;
wire   [31:0] tmp19_fu_2590_p2;
reg   [31:0] tmp19_reg_3951;
wire   [31:0] tmp26_fu_2594_p2;
reg   [31:0] tmp26_reg_3956;
wire   [31:0] grp_fu_2229_p2;
reg   [31:0] tmp_2_3_reg_3961;
wire   [31:0] grp_fu_2234_p2;
reg   [31:0] tmp_2_10_reg_3966;
wire   [31:0] grp_fu_2239_p2;
reg   [31:0] tmp_2_18_reg_3971;
wire   [31:0] grp_fu_2244_p2;
reg   [31:0] tmp_2_26_reg_3976;
wire   [31:0] grp_fu_2514_p2;
reg   [31:0] tmp_2_4_reg_3981;
wire   [31:0] grp_fu_2519_p2;
reg   [31:0] tmp_2_11_reg_3986;
wire   [31:0] grp_fu_2524_p2;
reg   [31:0] tmp_2_19_reg_3991;
wire   [31:0] grp_fu_2529_p2;
reg   [31:0] tmp_2_27_reg_3996;
wire   [31:0] tmp3_fu_2602_p2;
reg   [31:0] tmp3_reg_4001;
wire   [31:0] tmp10_fu_2611_p2;
reg   [31:0] tmp10_reg_4006;
wire   [31:0] tmp18_fu_2620_p2;
reg   [31:0] tmp18_reg_4011;
wire   [31:0] tmp25_fu_2629_p2;
reg   [31:0] tmp25_reg_4016;
wire   [31:0] grp_fu_2534_p2;
reg   [31:0] tmp_2_5_reg_4021;
wire   [31:0] grp_fu_2538_p2;
reg   [31:0] tmp_2_12_reg_4026;
wire   [31:0] grp_fu_2542_p2;
reg   [31:0] tmp_2_20_reg_4031;
wire   [31:0] grp_fu_2546_p2;
reg   [31:0] tmp_2_28_reg_4036;
wire   [31:0] grp_fu_2550_p2;
reg   [31:0] tmp_2_6_reg_4041;
wire   [31:0] grp_fu_2554_p2;
reg   [31:0] tmp_2_13_reg_4046;
wire   [31:0] grp_fu_2558_p2;
reg   [31:0] tmp_2_21_reg_4051;
wire   [31:0] grp_fu_2562_p2;
reg   [31:0] tmp_2_29_reg_4056;
wire   [31:0] tmp7_fu_2634_p2;
reg   [31:0] tmp7_reg_4061;
wire   [31:0] tmp14_fu_2638_p2;
reg   [31:0] tmp14_reg_4066;
wire   [31:0] tmp22_fu_2642_p2;
reg   [31:0] tmp22_reg_4071;
wire   [31:0] tmp29_fu_2646_p2;
reg   [31:0] tmp29_reg_4076;
wire   [31:0] grp_fu_2566_p2;
reg   [31:0] tmp_2_7_reg_4081;
wire   [31:0] grp_fu_2570_p2;
reg   [31:0] tmp_2_14_reg_4086;
wire   [31:0] grp_fu_2574_p2;
reg   [31:0] tmp_2_22_reg_4091;
wire   [31:0] grp_fu_2578_p2;
reg   [31:0] tmp_2_30_reg_4096;
wire   [31:0] tmp1_fu_2678_p2;
reg   [31:0] tmp1_reg_4101;
wire   [31:0] tmp17_fu_2693_p2;
reg   [31:0] tmp17_reg_4106;
wire   [31:0] tmp24_fu_2707_p2;
reg   [31:0] tmp24_reg_4111;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1540_p4;
reg   [5:0] i_phi_fu_1551_p4;
reg   [5:0] j_phi_fu_1562_p4;
wire   [63:0] tmp_4_fu_1685_p1;
wire   [63:0] tmp_7_fu_1706_p3;
wire   [63:0] tmp_23_cast_fu_1727_p1;
wire   [63:0] tmp_10_fu_1740_p3;
wire   [63:0] tmp_23_fu_1752_p3;
wire   [63:0] tmp_12_fu_1775_p3;
wire   [63:0] tmp_25_cast_fu_1801_p1;
wire   [63:0] tmp_14_fu_1826_p3;
wire   [63:0] tmp_25_fu_1886_p3;
wire   [63:0] tmp_16_fu_1934_p3;
wire   [63:0] tmp_27_cast_fu_1999_p1;
wire   [63:0] tmp_18_fu_2044_p3;
wire   [63:0] tmp_27_fu_2104_p3;
wire   [63:0] tmp_20_fu_2152_p3;
wire   [63:0] tmp_29_cast_fu_2221_p1;
wire   [63:0] tmp_30_cast_fu_2712_p1;
reg   [31:0] a_row_0_2_fu_116;
reg   [31:0] a_row_1_2_fu_120;
reg   [31:0] a_row_2_2_fu_124;
reg   [31:0] a_row_3_2_fu_128;
reg   [31:0] a_row_4_2_fu_132;
reg   [31:0] a_row_5_2_fu_136;
reg   [31:0] a_row_6_2_fu_140;
reg   [31:0] a_row_7_2_fu_144;
reg   [31:0] a_row_8_2_fu_148;
reg   [31:0] a_row_9_2_fu_152;
reg   [31:0] a_row_10_2_fu_156;
reg   [31:0] a_row_11_2_fu_160;
reg   [31:0] a_row_12_2_fu_164;
reg   [31:0] a_row_13_2_fu_168;
reg   [31:0] a_row_14_2_fu_172;
reg   [31:0] a_row_15_2_fu_176;
reg   [31:0] a_row_16_2_fu_180;
reg   [31:0] a_row_17_2_fu_184;
reg   [31:0] a_row_18_2_fu_188;
reg   [31:0] a_row_19_2_fu_192;
reg   [31:0] a_row_20_2_fu_196;
reg   [31:0] a_row_21_2_fu_200;
reg   [31:0] a_row_22_2_fu_204;
reg   [31:0] a_row_23_2_fu_208;
reg   [31:0] a_row_24_2_fu_212;
reg   [31:0] a_row_25_2_fu_216;
reg   [31:0] a_row_26_2_fu_220;
reg   [31:0] a_row_27_2_fu_224;
reg   [31:0] a_row_28_2_fu_228;
reg   [31:0] a_row_29_2_fu_232;
reg   [31:0] a_row_30_2_fu_236;
reg   [31:0] a_row_31_2_fu_240;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] a_3_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] b_3_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
wire   [0:0] exitcond_fu_1635_p2;
wire   [5:0] i_1_fu_1629_p2;
wire   [0:0] tmp_mid1_fu_1649_p2;
wire   [0:0] tmp_fu_1655_p2;
wire   [8:0] tmp_5_fu_1701_p2;
wire   [6:0] tmp_6_cast_fu_1718_p1;
wire   [6:0] tmp_22_fu_1721_p2;
wire   [8:0] tmp_8_fu_1735_p2;
wire   [8:0] tmp_11_fu_1770_p2;
wire   [7:0] tmp_24_fu_1795_p2;
wire   [8:0] tmp_13_fu_1821_p2;
wire  signed [31:0] grp_fu_1897_p0;
wire  signed [31:0] grp_fu_1902_p0;
wire  signed [31:0] grp_fu_1907_p0;
wire  signed [31:0] grp_fu_1912_p0;
wire   [8:0] tmp_15_fu_1929_p2;
wire   [7:0] tmp_26_fu_1994_p2;
wire  signed [31:0] grp_fu_2007_p0;
wire  signed [31:0] grp_fu_2012_p0;
wire  signed [31:0] grp_fu_2017_p0;
wire  signed [31:0] grp_fu_2022_p0;
wire   [8:0] tmp_17_fu_2039_p2;
wire  signed [31:0] grp_fu_2115_p0;
wire  signed [31:0] grp_fu_2120_p0;
wire  signed [31:0] grp_fu_2125_p0;
wire  signed [31:0] grp_fu_2130_p0;
wire   [8:0] tmp_19_fu_2147_p2;
wire   [8:0] tmp_6_cast1_fu_2212_p1;
wire   [8:0] tmp_28_fu_2215_p2;
wire  signed [31:0] grp_fu_2229_p0;
wire  signed [31:0] grp_fu_2234_p0;
wire  signed [31:0] grp_fu_2239_p0;
wire  signed [31:0] grp_fu_2244_p0;
wire   [10:0] tmp_21_fu_2302_p3;
wire   [11:0] tmp_22_cast_fu_2309_p1;
wire   [11:0] tmp_9_cast_fu_2505_p1;
wire  signed [31:0] grp_fu_2514_p0;
wire  signed [31:0] grp_fu_2519_p0;
wire  signed [31:0] grp_fu_2524_p0;
wire  signed [31:0] grp_fu_2529_p0;
wire   [31:0] tmp5_fu_2598_p2;
wire   [31:0] tmp12_fu_2607_p2;
wire   [31:0] tmp20_fu_2616_p2;
wire   [31:0] tmp27_fu_2625_p2;
wire   [31:0] tmp8_fu_2650_p2;
wire   [31:0] tmp6_fu_2654_p2;
wire   [31:0] tmp15_fu_2664_p2;
wire   [31:0] tmp13_fu_2668_p2;
wire   [31:0] tmp2_fu_2659_p2;
wire   [31:0] tmp9_fu_2673_p2;
wire   [31:0] tmp23_fu_2684_p2;
wire   [31:0] tmp21_fu_2688_p2;
wire   [31:0] tmp30_fu_2698_p2;
wire   [31:0] tmp28_fu_2702_p2;
wire   [31:0] tmp16_fu_2716_p2;
wire   [0:0] ap_CS_fsm_state21;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1897_p0),
    .din1(b_copy_0_load_reg_3251),
    .ce(1'b1),
    .dout(grp_fu_1897_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1902_p0),
    .din1(b_copy_8_load_reg_3261),
    .ce(1'b1),
    .dout(grp_fu_1902_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1907_p0),
    .din1(b_copy_16_load_reg_3271),
    .ce(1'b1),
    .dout(grp_fu_1907_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1912_p0),
    .din1(b_copy_24_load_reg_3281),
    .ce(1'b1),
    .dout(grp_fu_1912_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2007_p0),
    .din1(b_copy_1_load_reg_3351),
    .ce(1'b1),
    .dout(grp_fu_2007_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2012_p0),
    .din1(b_copy_9_load_reg_3361),
    .ce(1'b1),
    .dout(grp_fu_2012_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2017_p0),
    .din1(b_copy_17_load_reg_3371),
    .ce(1'b1),
    .dout(grp_fu_2017_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2022_p0),
    .din1(b_copy_25_load_reg_3381),
    .ce(1'b1),
    .dout(grp_fu_2022_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2115_p0),
    .din1(b_copy_2_load_reg_3451),
    .ce(1'b1),
    .dout(grp_fu_2115_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2120_p0),
    .din1(b_copy_10_load_reg_3461),
    .ce(1'b1),
    .dout(grp_fu_2120_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2125_p0),
    .din1(b_copy_18_load_reg_3471),
    .ce(1'b1),
    .dout(grp_fu_2125_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2130_p0),
    .din1(b_copy_26_load_reg_3481),
    .ce(1'b1),
    .dout(grp_fu_2130_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2229_p0),
    .din1(b_copy_3_load_reg_3551),
    .ce(1'b1),
    .dout(grp_fu_2229_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2234_p0),
    .din1(b_copy_11_load_reg_3561),
    .ce(1'b1),
    .dout(grp_fu_2234_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2239_p0),
    .din1(b_copy_19_load_reg_3571),
    .ce(1'b1),
    .dout(grp_fu_2239_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2244_p0),
    .din1(b_copy_27_load_reg_3581),
    .ce(1'b1),
    .dout(grp_fu_2244_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2514_p0),
    .din1(b_copy_4_load_reg_3651),
    .ce(1'b1),
    .dout(grp_fu_2514_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2519_p0),
    .din1(b_copy_12_load_reg_3661),
    .ce(1'b1),
    .dout(grp_fu_2519_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2524_p0),
    .din1(b_copy_20_load_reg_3671),
    .ce(1'b1),
    .dout(grp_fu_2524_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2529_p0),
    .din1(b_copy_28_load_reg_3681),
    .ce(1'b1),
    .dout(grp_fu_2529_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_5_1_reg_3766),
    .din1(b_copy_5_load_reg_3781),
    .ce(1'b1),
    .dout(grp_fu_2534_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_13_1_reg_3746),
    .din1(b_copy_13_load_reg_3791),
    .ce(1'b1),
    .dout(grp_fu_2538_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_21_1_reg_3726),
    .din1(b_copy_21_load_reg_3801),
    .ce(1'b1),
    .dout(grp_fu_2542_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_29_1_reg_3706),
    .din1(b_copy_29_load_reg_3811),
    .ce(1'b1),
    .dout(grp_fu_2546_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_6_1_reg_3761),
    .din1(b_copy_6_load_reg_3826),
    .ce(1'b1),
    .dout(grp_fu_2550_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_14_1_reg_3741),
    .din1(b_copy_14_load_reg_3841),
    .ce(1'b1),
    .dout(grp_fu_2554_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_22_1_reg_3721),
    .din1(b_copy_22_load_reg_3856),
    .ce(1'b1),
    .dout(grp_fu_2558_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_30_1_reg_3701),
    .din1(b_copy_30_load_reg_3871),
    .ce(1'b1),
    .dout(grp_fu_2562_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_7_1_reg_3756),
    .din1(b_copy_7_load_reg_3886),
    .ce(1'b1),
    .dout(grp_fu_2566_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_15_1_reg_3736),
    .din1(b_copy_15_load_reg_3896),
    .ce(1'b1),
    .dout(grp_fu_2570_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_23_1_reg_3716),
    .din1(b_copy_23_load_reg_3906),
    .ce(1'b1),
    .dout(grp_fu_2574_p2)
);

matmul_hw_mul_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sbkb_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_31_1_reg_3696),
    .din1(b_copy_31_load_reg_3916),
    .ce(1'b1),
    .dout(grp_fu_2578_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1617_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(exitcond_flatten_reg_2918 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1547 <= tmp_1_mid2_v_reg_2945;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1547 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1536 <= indvar_flatten_next_reg_2922;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1536 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1558 <= j_1_reg_3691;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1558 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_2_fu_116 <= a_row_0_1_fu_1859_p3;
        a_row_16_2_fu_180 <= a_row_16_1_fu_1845_p3;
        a_row_24_2_fu_212 <= a_row_24_1_fu_1838_p3;
        a_row_8_2_fu_148 <= a_row_8_1_fu_1852_p3;
        b_copy_17_load_reg_3371 <= b_copy_17_q0;
        b_copy_1_load_reg_3351 <= b_copy_1_q0;
        b_copy_25_load_reg_3381 <= b_copy_25_q0;
        b_copy_9_load_reg_3361 <= b_copy_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_10_2_fu_156 <= a_row_10_1_fu_2070_p3;
        a_row_18_2_fu_188 <= a_row_18_1_fu_2063_p3;
        a_row_26_2_fu_220 <= a_row_26_1_fu_2056_p3;
        a_row_2_2_fu_124 <= a_row_2_1_fu_2077_p3;
        b_copy_11_load_reg_3561 <= b_copy_11_q0;
        b_copy_19_load_reg_3571 <= b_copy_19_q0;
        b_copy_27_load_reg_3581 <= b_copy_27_q0;
        b_copy_3_load_reg_3551 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_11_2_fu_160 <= a_row_11_1_fu_2178_p3;
        a_row_19_2_fu_192 <= a_row_19_1_fu_2171_p3;
        a_row_27_2_fu_224 <= a_row_27_1_fu_2164_p3;
        a_row_3_2_fu_128 <= a_row_3_1_fu_2185_p3;
        b_copy_12_load_reg_3661 <= b_copy_12_q0;
        b_copy_20_load_reg_3671 <= b_copy_20_q0;
        b_copy_28_load_reg_3681 <= b_copy_28_q0;
        b_copy_4_load_reg_3651 <= b_copy_4_q0;
        j_1_reg_3691 <= j_1_fu_2249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_12_2_fu_164 <= a_row_12_1_fu_2390_p3;
        a_row_13_2_fu_168 <= a_row_13_1_fu_2383_p3;
        a_row_14_2_fu_172 <= a_row_14_1_fu_2376_p3;
        a_row_15_2_fu_176 <= a_row_15_1_fu_2369_p3;
        a_row_20_2_fu_196 <= a_row_20_1_fu_2362_p3;
        a_row_21_2_fu_200 <= a_row_21_1_fu_2355_p3;
        a_row_22_2_fu_204 <= a_row_22_1_fu_2348_p3;
        a_row_23_2_fu_208 <= a_row_23_1_fu_2341_p3;
        a_row_28_2_fu_228 <= a_row_28_1_fu_2334_p3;
        a_row_29_2_fu_232 <= a_row_29_1_fu_2327_p3;
        a_row_30_2_fu_236 <= a_row_30_1_fu_2320_p3;
        a_row_31_2_fu_240 <= a_row_31_1_fu_2313_p3;
        a_row_4_2_fu_132 <= a_row_4_1_fu_2418_p3;
        a_row_5_2_fu_136 <= a_row_5_1_fu_2411_p3;
        a_row_6_2_fu_140 <= a_row_6_1_fu_2404_p3;
        a_row_7_2_fu_144 <= a_row_7_1_fu_2397_p3;
        b_copy_13_load_reg_3791 <= b_copy_13_q0;
        b_copy_21_load_reg_3801 <= b_copy_21_q0;
        b_copy_29_load_reg_3811 <= b_copy_29_q0;
        b_copy_5_load_reg_3781 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_13_1_reg_3746 <= a_row_13_1_fu_2383_p3;
        a_row_14_1_reg_3741 <= a_row_14_1_fu_2376_p3;
        a_row_15_1_reg_3736 <= a_row_15_1_fu_2369_p3;
        a_row_21_1_reg_3726 <= a_row_21_1_fu_2355_p3;
        a_row_22_1_reg_3721 <= a_row_22_1_fu_2348_p3;
        a_row_23_1_reg_3716 <= a_row_23_1_fu_2341_p3;
        a_row_29_1_reg_3706 <= a_row_29_1_fu_2327_p3;
        a_row_30_1_reg_3701 <= a_row_30_1_fu_2320_p3;
        a_row_31_1_reg_3696 <= a_row_31_1_fu_2313_p3;
        a_row_5_1_reg_3766 <= a_row_5_1_fu_2411_p3;
        a_row_6_1_reg_3761 <= a_row_6_1_fu_2404_p3;
        a_row_7_1_reg_3756 <= a_row_7_1_fu_2397_p3;
        tmp_29_reg_3776 <= tmp_29_fu_2508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_17_2_fu_184 <= a_row_17_1_fu_1953_p3;
        a_row_1_2_fu_120 <= a_row_1_1_fu_1967_p3;
        a_row_25_2_fu_216 <= a_row_25_1_fu_1946_p3;
        a_row_9_2_fu_152 <= a_row_9_1_fu_1960_p3;
        b_copy_10_load_reg_3461 <= b_copy_10_q0;
        b_copy_18_load_reg_3471 <= b_copy_18_q0;
        b_copy_26_load_reg_3481 <= b_copy_26_q0;
        b_copy_2_load_reg_3451 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918 <= exitcond_flatten_reg_2918;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2918 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918;
        ap_pipeline_reg_pp0_iter2_tmp_29_reg_3776 <= tmp_29_reg_3776;
        exitcond_flatten_reg_2918 <= exitcond_flatten_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_0_load_reg_3251 <= b_copy_0_q0;
        b_copy_16_load_reg_3271 <= b_copy_16_q0;
        b_copy_24_load_reg_3281 <= b_copy_24_q0;
        b_copy_8_load_reg_3261 <= b_copy_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        b_copy_14_load_reg_3841 <= b_copy_14_q0;
        b_copy_22_load_reg_3856 <= b_copy_22_q0;
        b_copy_30_load_reg_3871 <= b_copy_30_q0;
        b_copy_6_load_reg_3826 <= b_copy_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        b_copy_15_load_reg_3896 <= b_copy_15_q0;
        b_copy_23_load_reg_3906 <= b_copy_23_q0;
        b_copy_31_load_reg_3916 <= b_copy_31_q0;
        b_copy_7_load_reg_3886 <= b_copy_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2922 <= indvar_flatten_next_fu_1623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1617_p2))) begin
        j_mid2_reg_2927 <= j_mid2_fu_1641_p3;
        tmp_1_reg_2951[8 : 3] <= tmp_1_fu_1677_p3[8 : 3];
        tmp_mid2_reg_2941 <= tmp_mid2_fu_1661_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_3_reg_3190)))) begin
        reg_1569 <= a_0_Dout_A;
        reg_1573 <= a_1_Dout_A;
        reg_1577 <= a_2_Dout_A;
        reg_1581 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_3_reg_3190) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1585 <= a_0_Dout_A;
        reg_1589 <= a_1_Dout_A;
        reg_1593 <= a_2_Dout_A;
        reg_1597 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_3_reg_3190) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1601 <= a_0_Dout_A;
        reg_1605 <= a_1_Dout_A;
        reg_1609 <= a_2_Dout_A;
        reg_1613 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp10_reg_4006 <= tmp10_fu_2611_p2;
        tmp18_reg_4011 <= tmp18_fu_2620_p2;
        tmp25_reg_4016 <= tmp25_fu_2629_p2;
        tmp3_reg_4001 <= tmp3_fu_2602_p2;
        tmp_2_11_reg_3986 <= grp_fu_2519_p2;
        tmp_2_19_reg_3991 <= grp_fu_2524_p2;
        tmp_2_27_reg_3996 <= grp_fu_2529_p2;
        tmp_2_4_reg_3981 <= grp_fu_2514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp11_reg_3946 <= tmp11_fu_2586_p2;
        tmp19_reg_3951 <= tmp19_fu_2590_p2;
        tmp26_reg_3956 <= tmp26_fu_2594_p2;
        tmp4_reg_3941 <= tmp4_fu_2582_p2;
        tmp_2_17_reg_3931 <= grp_fu_2125_p2;
        tmp_2_25_reg_3936 <= grp_fu_2130_p2;
        tmp_2_2_reg_3921 <= grp_fu_2115_p2;
        tmp_2_s_reg_3926 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp14_reg_4066 <= tmp14_fu_2638_p2;
        tmp22_reg_4071 <= tmp22_fu_2642_p2;
        tmp29_reg_4076 <= tmp29_fu_2646_p2;
        tmp7_reg_4061 <= tmp7_fu_2634_p2;
        tmp_2_13_reg_4046 <= grp_fu_2554_p2;
        tmp_2_21_reg_4051 <= grp_fu_2558_p2;
        tmp_2_29_reg_4056 <= grp_fu_2562_p2;
        tmp_2_6_reg_4041 <= grp_fu_2550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2918))) begin
        tmp17_reg_4106 <= tmp17_fu_2693_p2;
        tmp1_reg_4101 <= tmp1_fu_2678_p2;
        tmp24_reg_4111 <= tmp24_fu_2707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1617_p2))) begin
        tmp_1_mid2_v_reg_2945 <= tmp_1_mid2_v_fu_1669_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp_2_10_reg_3966 <= grp_fu_2234_p2;
        tmp_2_18_reg_3971 <= grp_fu_2239_p2;
        tmp_2_26_reg_3976 <= grp_fu_2244_p2;
        tmp_2_3_reg_3961 <= grp_fu_2229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp_2_12_reg_4026 <= grp_fu_2538_p2;
        tmp_2_20_reg_4031 <= grp_fu_2542_p2;
        tmp_2_28_reg_4036 <= grp_fu_2546_p2;
        tmp_2_5_reg_4021 <= grp_fu_2534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp_2_14_reg_4086 <= grp_fu_2570_p2;
        tmp_2_22_reg_4091 <= grp_fu_2574_p2;
        tmp_2_30_reg_4096 <= grp_fu_2578_p2;
        tmp_2_7_reg_4081 <= grp_fu_2566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp_2_15_reg_3851 <= grp_fu_1907_p2;
        tmp_2_23_reg_3866 <= grp_fu_1912_p2;
        tmp_2_8_reg_3836 <= grp_fu_1902_p2;
        tmp_s_reg_3821 <= grp_fu_1897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2918))) begin
        tmp_2_16_reg_3901 <= grp_fu_2017_p2;
        tmp_2_1_reg_3881 <= grp_fu_2007_p2;
        tmp_2_24_reg_3911 <= grp_fu_2022_p2;
        tmp_2_9_reg_3891 <= grp_fu_2012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_3190 <= tmp_3_fu_1787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        tmp_6_cast2_reg_3226[5 : 0] <= tmp_6_cast2_fu_1792_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1617_p2) & ~(1'b0 == tmp_mid2_fu_1661_p3))) begin
        tmp_6_reg_2982[5 : 0] <= tmp_6_fu_1693_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_9_reg_3118[5 : 0] <= tmp_9_fu_1763_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_20_fu_2152_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_18_fu_2044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_16_fu_1934_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_14_fu_1826_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_12_fu_1775_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_10_fu_1740_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_7_fu_1706_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_1685_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_20_fu_2152_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_18_fu_2044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_16_fu_1934_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_14_fu_1826_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_12_fu_1775_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_10_fu_1740_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_7_fu_1706_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_1685_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_2_Addr_A_orig = tmp_20_fu_2152_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_2_Addr_A_orig = tmp_18_fu_2044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_2_Addr_A_orig = tmp_16_fu_1934_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_2_Addr_A_orig = tmp_14_fu_1826_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_12_fu_1775_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_10_fu_1740_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_7_fu_1706_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_4_fu_1685_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_3_Addr_A_orig = tmp_20_fu_2152_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_3_Addr_A_orig = tmp_18_fu_2044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_3_Addr_A_orig = tmp_16_fu_1934_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_3_Addr_A_orig = tmp_14_fu_1826_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_3_Addr_A_orig = tmp_12_fu_1775_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_3_Addr_A_orig = tmp_10_fu_1740_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_3_Addr_A_orig = tmp_7_fu_1706_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_3_Addr_A_orig = tmp_4_fu_1685_p1;
        end else begin
            a_3_Addr_A_orig = 'bx;
        end
    end else begin
        a_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_29_cast_fu_2221_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_27_fu_2104_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_27_cast_fu_1999_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_25_fu_1886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_25_cast_fu_1801_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_23_fu_1752_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_23_cast_fu_1727_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1693_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_29_cast_fu_2221_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_27_fu_2104_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_27_cast_fu_1999_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_25_fu_1886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_25_cast_fu_1801_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_23_fu_1752_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_23_cast_fu_1727_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1693_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_2_Addr_A_orig = tmp_29_cast_fu_2221_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_2_Addr_A_orig = tmp_27_fu_2104_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_2_Addr_A_orig = tmp_27_cast_fu_1999_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_2_Addr_A_orig = tmp_25_fu_1886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_25_cast_fu_1801_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_23_fu_1752_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_23_cast_fu_1727_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_6_fu_1693_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_3_Addr_A_orig = tmp_29_cast_fu_2221_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_3_Addr_A_orig = tmp_27_fu_2104_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_3_Addr_A_orig = tmp_27_cast_fu_1999_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_3_Addr_A_orig = tmp_25_fu_1886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_3_Addr_A_orig = tmp_25_cast_fu_1801_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_3_Addr_A_orig = tmp_23_fu_1752_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_3_Addr_A_orig = tmp_23_cast_fu_1727_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_3_Addr_A_orig = tmp_6_fu_1693_p1;
        end else begin
            b_3_Addr_A_orig = 'bx;
        end
    end else begin
        b_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_3_EN_A = 1'b1;
    end else begin
        b_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1763_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_10_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_10_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_11_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_11_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_12_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_12_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_13_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_13_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_3118;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_14_address0 = tmp_6_reg_2982;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2941) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_16_address0 = tmp_9_fu_1763_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_16_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_17_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_17_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_18_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_18_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_19_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_19_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_20_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_20_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_21_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_21_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_22_address0 = tmp_9_reg_3118;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_22_address0 = tmp_6_reg_2982;
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_23_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_23_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2941) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_24_address0 = tmp_9_fu_1763_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_24_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_25_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_25_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_26_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_26_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_27_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_27_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_28_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_28_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_29_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_29_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_30_address0 = tmp_9_reg_3118;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_30_address0 = tmp_6_reg_2982;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_31_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_31_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2941) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_6_address0 = tmp_9_reg_3118;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_6_address0 = tmp_6_reg_2982;
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_7_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_7_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2941) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_8_address0 = tmp_9_fu_1763_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_8_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_9_address0 = tmp_9_reg_3118;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_9_address0 = tmp_6_reg_2982;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2941))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2918) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1551_p4 = tmp_1_mid2_v_reg_2945;
    end else begin
        i_phi_fu_1551_p4 = i_reg_1547;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1540_p4 = indvar_flatten_next_reg_2922;
    end else begin
        indvar_flatten_phi_fu_1540_p4 = indvar_flatten_reg_1536;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2918 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1562_p4 = j_1_reg_3691;
    end else begin
        j_phi_fu_1562_p4 = j_reg_1558;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1617_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = ap_const_lv32_0;

assign a_3_Rst_A = ap_rst;

assign a_3_WEN_A = ap_const_lv4_0;

assign a_row_0_1_fu_1859_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1569 : a_row_0_2_fu_116);

assign a_row_10_1_fu_2070_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1605 : a_row_10_2_fu_156);

assign a_row_11_1_fu_2178_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1573 : a_row_11_2_fu_160);

assign a_row_12_1_fu_2390_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1589 : a_row_12_2_fu_164);

assign a_row_13_1_fu_2383_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1605 : a_row_13_2_fu_168);

assign a_row_14_1_fu_2376_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1573 : a_row_14_2_fu_172);

assign a_row_15_1_fu_2369_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? a_1_Dout_A : a_row_15_2_fu_176);

assign a_row_16_1_fu_1845_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1577 : a_row_16_2_fu_180);

assign a_row_17_1_fu_1953_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1593 : a_row_17_2_fu_184);

assign a_row_18_1_fu_2063_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1609 : a_row_18_2_fu_188);

assign a_row_19_1_fu_2171_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1577 : a_row_19_2_fu_192);

assign a_row_1_1_fu_1967_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1585 : a_row_1_2_fu_120);

assign a_row_20_1_fu_2362_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1593 : a_row_20_2_fu_196);

assign a_row_21_1_fu_2355_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1609 : a_row_21_2_fu_200);

assign a_row_22_1_fu_2348_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1577 : a_row_22_2_fu_204);

assign a_row_23_1_fu_2341_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? a_2_Dout_A : a_row_23_2_fu_208);

assign a_row_24_1_fu_1838_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1581 : a_row_24_2_fu_212);

assign a_row_25_1_fu_1946_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1597 : a_row_25_2_fu_216);

assign a_row_26_1_fu_2056_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1613 : a_row_26_2_fu_220);

assign a_row_27_1_fu_2164_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1581 : a_row_27_2_fu_224);

assign a_row_28_1_fu_2334_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1597 : a_row_28_2_fu_228);

assign a_row_29_1_fu_2327_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1613 : a_row_29_2_fu_232);

assign a_row_2_1_fu_2077_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1601 : a_row_2_2_fu_124);

assign a_row_30_1_fu_2320_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1581 : a_row_30_2_fu_236);

assign a_row_31_1_fu_2313_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? a_3_Dout_A : a_row_31_2_fu_240);

assign a_row_3_1_fu_2185_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1569 : a_row_3_2_fu_128);

assign a_row_4_1_fu_2418_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1585 : a_row_4_2_fu_132);

assign a_row_5_1_fu_2411_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1601 : a_row_5_2_fu_136);

assign a_row_6_1_fu_2404_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1569 : a_row_6_2_fu_140);

assign a_row_7_1_fu_2397_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? a_0_Dout_A : a_row_7_2_fu_144);

assign a_row_8_1_fu_1852_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1573 : a_row_8_2_fu_148);

assign a_row_9_1_fu_1960_p3 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1589 : a_row_9_2_fu_152);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_9];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign b_3_Addr_A = b_3_Addr_A_orig << ap_const_lv32_2;

assign b_3_Clk_A = ap_clk;

assign b_3_Din_A = ap_const_lv32_0;

assign b_3_Rst_A = ap_rst;

assign b_3_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_30_cast_fu_2712_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = (tmp1_reg_4101 + tmp16_fu_2716_p2);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1617_p2 = ((indvar_flatten_phi_fu_1540_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1635_p2 = ((j_phi_fu_1562_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_1897_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1569 : a_row_0_2_fu_116);

assign grp_fu_1902_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1573 : a_row_8_2_fu_148);

assign grp_fu_1907_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1577 : a_row_16_2_fu_180);

assign grp_fu_1912_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1581 : a_row_24_2_fu_212);

assign grp_fu_2007_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1585 : a_row_1_2_fu_120);

assign grp_fu_2012_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1589 : a_row_9_2_fu_152);

assign grp_fu_2017_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1593 : a_row_17_2_fu_184);

assign grp_fu_2022_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1597 : a_row_25_2_fu_216);

assign grp_fu_2115_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1601 : a_row_2_2_fu_124);

assign grp_fu_2120_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1605 : a_row_10_2_fu_156);

assign grp_fu_2125_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1609 : a_row_18_2_fu_188);

assign grp_fu_2130_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1613 : a_row_26_2_fu_220);

assign grp_fu_2229_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1569 : a_row_3_2_fu_128);

assign grp_fu_2234_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1573 : a_row_11_2_fu_160);

assign grp_fu_2239_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1577 : a_row_19_2_fu_192);

assign grp_fu_2244_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1581 : a_row_27_2_fu_224);

assign grp_fu_2514_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1585 : a_row_4_2_fu_132);

assign grp_fu_2519_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1589 : a_row_12_2_fu_164);

assign grp_fu_2524_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1593 : a_row_20_2_fu_196);

assign grp_fu_2529_p0 = ((tmp_3_reg_3190[0:0] === 1'b1) ? reg_1597 : a_row_28_2_fu_228);

assign i_1_fu_1629_p2 = (i_phi_fu_1551_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1623_p2 = (indvar_flatten_phi_fu_1540_p4 + ap_const_lv11_1);

assign j_1_fu_2249_p2 = (j_mid2_reg_2927 + ap_const_lv6_1);

assign j_mid2_fu_1641_p3 = ((exitcond_fu_1635_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1562_p4);

assign tmp10_fu_2611_p2 = (tmp11_reg_3946 + tmp12_fu_2607_p2);

assign tmp11_fu_2586_p2 = (tmp_2_9_reg_3891 + tmp_2_8_reg_3836);

assign tmp12_fu_2607_p2 = (tmp_2_10_reg_3966 + tmp_2_s_reg_3926);

assign tmp13_fu_2668_p2 = (tmp14_reg_4066 + tmp15_fu_2664_p2);

assign tmp14_fu_2638_p2 = (tmp_2_12_reg_4026 + tmp_2_11_reg_3986);

assign tmp15_fu_2664_p2 = (tmp_2_14_reg_4086 + tmp_2_13_reg_4046);

assign tmp16_fu_2716_p2 = (tmp17_reg_4106 + tmp24_reg_4111);

assign tmp17_fu_2693_p2 = (tmp18_reg_4011 + tmp21_fu_2688_p2);

assign tmp18_fu_2620_p2 = (tmp19_reg_3951 + tmp20_fu_2616_p2);

assign tmp19_fu_2590_p2 = (tmp_2_16_reg_3901 + tmp_2_15_reg_3851);

assign tmp1_fu_2678_p2 = (tmp2_fu_2659_p2 + tmp9_fu_2673_p2);

assign tmp20_fu_2616_p2 = (tmp_2_18_reg_3971 + tmp_2_17_reg_3931);

assign tmp21_fu_2688_p2 = (tmp22_reg_4071 + tmp23_fu_2684_p2);

assign tmp22_fu_2642_p2 = (tmp_2_20_reg_4031 + tmp_2_19_reg_3991);

assign tmp23_fu_2684_p2 = (tmp_2_22_reg_4091 + tmp_2_21_reg_4051);

assign tmp24_fu_2707_p2 = (tmp25_reg_4016 + tmp28_fu_2702_p2);

assign tmp25_fu_2629_p2 = (tmp26_reg_3956 + tmp27_fu_2625_p2);

assign tmp26_fu_2594_p2 = (tmp_2_24_reg_3911 + tmp_2_23_reg_3866);

assign tmp27_fu_2625_p2 = (tmp_2_26_reg_3976 + tmp_2_25_reg_3936);

assign tmp28_fu_2702_p2 = (tmp29_reg_4076 + tmp30_fu_2698_p2);

assign tmp29_fu_2646_p2 = (tmp_2_28_reg_4036 + tmp_2_27_reg_3996);

assign tmp2_fu_2659_p2 = (tmp3_reg_4001 + tmp6_fu_2654_p2);

assign tmp30_fu_2698_p2 = (tmp_2_30_reg_4096 + tmp_2_29_reg_4056);

assign tmp3_fu_2602_p2 = (tmp4_reg_3941 + tmp5_fu_2598_p2);

assign tmp4_fu_2582_p2 = (tmp_2_1_reg_3881 + tmp_s_reg_3821);

assign tmp5_fu_2598_p2 = (tmp_2_3_reg_3961 + tmp_2_2_reg_3921);

assign tmp6_fu_2654_p2 = (tmp7_reg_4061 + tmp8_fu_2650_p2);

assign tmp7_fu_2634_p2 = (tmp_2_5_reg_4021 + tmp_2_4_reg_3981);

assign tmp8_fu_2650_p2 = (tmp_2_7_reg_4081 + tmp_2_6_reg_4041);

assign tmp9_fu_2673_p2 = (tmp10_reg_4006 + tmp13_fu_2668_p2);

assign tmp_10_fu_1740_p3 = {{ap_const_lv55_0}, {tmp_8_fu_1735_p2}};

assign tmp_11_fu_1770_p2 = (tmp_1_reg_2951 | ap_const_lv9_3);

assign tmp_12_fu_1775_p3 = {{ap_const_lv55_0}, {tmp_11_fu_1770_p2}};

assign tmp_13_fu_1821_p2 = (tmp_1_reg_2951 | ap_const_lv9_4);

assign tmp_14_fu_1826_p3 = {{ap_const_lv55_0}, {tmp_13_fu_1821_p2}};

assign tmp_15_fu_1929_p2 = (tmp_1_reg_2951 | ap_const_lv9_5);

assign tmp_16_fu_1934_p3 = {{ap_const_lv55_0}, {tmp_15_fu_1929_p2}};

assign tmp_17_fu_2039_p2 = (tmp_1_reg_2951 | ap_const_lv9_6);

assign tmp_18_fu_2044_p3 = {{ap_const_lv55_0}, {tmp_17_fu_2039_p2}};

assign tmp_19_fu_2147_p2 = (tmp_1_reg_2951 | ap_const_lv9_7);

assign tmp_1_fu_1677_p3 = {{tmp_1_mid2_v_fu_1669_p3}, {ap_const_lv3_0}};

assign tmp_1_mid2_v_fu_1669_p3 = ((exitcond_fu_1635_p2[0:0] === 1'b1) ? i_1_fu_1629_p2 : i_phi_fu_1551_p4);

assign tmp_20_fu_2152_p3 = {{ap_const_lv55_0}, {tmp_19_fu_2147_p2}};

assign tmp_21_fu_2302_p3 = {{tmp_1_mid2_v_reg_2945}, {ap_const_lv5_0}};

assign tmp_22_cast_fu_2309_p1 = tmp_21_fu_2302_p3;

assign tmp_22_fu_1721_p2 = (tmp_6_cast_fu_1718_p1 + ap_const_lv7_20);

assign tmp_23_cast_fu_1727_p1 = tmp_22_fu_1721_p2;

assign tmp_23_fu_1752_p3 = {{ap_const_lv58_1}, {j_mid2_reg_2927}};

assign tmp_24_fu_1795_p2 = (tmp_6_cast2_fu_1792_p1 + ap_const_lv8_60);

assign tmp_25_cast_fu_1801_p1 = tmp_24_fu_1795_p2;

assign tmp_25_fu_1886_p3 = {{ap_const_lv58_2}, {j_mid2_reg_2927}};

assign tmp_26_fu_1994_p2 = ($signed(tmp_6_cast2_reg_3226) + $signed(ap_const_lv8_A0));

assign tmp_27_cast_fu_1999_p1 = tmp_26_fu_1994_p2;

assign tmp_27_fu_2104_p3 = {{ap_const_lv58_3}, {j_mid2_reg_2927}};

assign tmp_28_fu_2215_p2 = (tmp_6_cast1_fu_2212_p1 + ap_const_lv9_E0);

assign tmp_29_cast_fu_2221_p1 = tmp_28_fu_2215_p2;

assign tmp_29_fu_2508_p2 = (tmp_22_cast_fu_2309_p1 + tmp_9_cast_fu_2505_p1);

assign tmp_30_cast_fu_2712_p1 = ap_pipeline_reg_pp0_iter2_tmp_29_reg_3776;

assign tmp_3_fu_1787_p2 = ((j_mid2_reg_2927 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_4_fu_1685_p1 = tmp_1_fu_1677_p3;

assign tmp_5_fu_1701_p2 = (tmp_1_reg_2951 | ap_const_lv9_1);

assign tmp_6_cast1_fu_2212_p1 = j_mid2_reg_2927;

assign tmp_6_cast2_fu_1792_p1 = j_mid2_reg_2927;

assign tmp_6_cast_fu_1718_p1 = j_mid2_reg_2927;

assign tmp_6_fu_1693_p1 = j_mid2_fu_1641_p3;

assign tmp_7_fu_1706_p3 = {{ap_const_lv55_0}, {tmp_5_fu_1701_p2}};

assign tmp_8_fu_1735_p2 = (tmp_1_reg_2951 | ap_const_lv9_2);

assign tmp_9_cast_fu_2505_p1 = j_mid2_reg_2927;

assign tmp_9_fu_1763_p1 = j_mid2_reg_2927;

assign tmp_fu_1655_p2 = ((i_phi_fu_1551_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1649_p2 = ((i_1_fu_1629_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1661_p3 = ((exitcond_fu_1635_p2[0:0] === 1'b1) ? tmp_mid1_fu_1649_p2 : tmp_fu_1655_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_2951[2:0] <= 3'b000;
    tmp_6_reg_2982[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_3118[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast2_reg_3226[7:6] <= 2'b00;
end

endmodule //matmul_hw
