{
  "design": {
    "design_info": {
      "boundary_crc": "0xBA35796D4E3BE9CC",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../octant_core.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "octant_core_0": ""
    },
    "ports": {
      "i_clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "i_rst_n_0": {
        "type": "rst",
        "direction": "I"
      },
      "i_mid_point_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "i_near_bottom_left_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "i_far_top_right_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "i_en_0": {
        "direction": "I"
      },
      "i_point_cloud_size_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "i_points_x_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "i_points_y_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "i_points_z_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Byte_Size": {
            "value": "8"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "64"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "octant_core_0": {
        "vlnv": "xilinx.com:module_ref:octant_core:1.0",
        "xci_name": "design_1_octant_core_0_0",
        "xci_path": "ip/design_1_octant_core_0_0/design_1_octant_core_0_0.xci",
        "inst_hier_path": "octant_core_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "octant_core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst_n",
                "value_src": "constant"
              }
            }
          },
          "i_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_en": {
            "direction": "I"
          },
          "i_points_x": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_points_y": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_points_z": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_mid_point": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_near_bottom_left": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_far_top_right": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "i_point_cloud_size": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "o_finish": {
            "direction": "O"
          },
          "o_we_a": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_we_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_dina": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "i_doutb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "o_addra": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "o_addrb": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "o_ena": {
            "direction": "O"
          },
          "o_enb": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "octant_core_0/i_doutb"
        ]
      },
      "i_clk_0_1": {
        "ports": [
          "i_clk_0",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb",
          "octant_core_0/i_clk"
        ]
      },
      "i_en_0_1": {
        "ports": [
          "i_en_0",
          "octant_core_0/i_en"
        ]
      },
      "i_far_top_right_0_1": {
        "ports": [
          "i_far_top_right_0",
          "octant_core_0/i_far_top_right"
        ]
      },
      "i_mid_point_0_1": {
        "ports": [
          "i_mid_point_0",
          "octant_core_0/i_mid_point"
        ]
      },
      "i_near_bottom_left_0_1": {
        "ports": [
          "i_near_bottom_left_0",
          "octant_core_0/i_near_bottom_left"
        ]
      },
      "i_point_cloud_size_0_1": {
        "ports": [
          "i_point_cloud_size_0",
          "octant_core_0/i_point_cloud_size"
        ]
      },
      "i_points_x_0_1": {
        "ports": [
          "i_points_x_0",
          "octant_core_0/i_points_x"
        ]
      },
      "i_points_y_0_1": {
        "ports": [
          "i_points_y_0",
          "octant_core_0/i_points_y"
        ]
      },
      "i_points_z_0_1": {
        "ports": [
          "i_points_z_0",
          "octant_core_0/i_points_z"
        ]
      },
      "i_rst_n_0_1": {
        "ports": [
          "i_rst_n_0",
          "octant_core_0/i_rst_n"
        ]
      },
      "octant_core_0_o_addra": {
        "ports": [
          "octant_core_0/o_addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "octant_core_0_o_addrb": {
        "ports": [
          "octant_core_0/o_addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "octant_core_0_o_dina": {
        "ports": [
          "octant_core_0/o_dina",
          "blk_mem_gen_0/dina"
        ]
      },
      "octant_core_0_o_ena": {
        "ports": [
          "octant_core_0/o_ena",
          "blk_mem_gen_0/ena"
        ]
      },
      "octant_core_0_o_enb": {
        "ports": [
          "octant_core_0/o_enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "octant_core_0_o_we_b": {
        "ports": [
          "octant_core_0/o_we_b",
          "blk_mem_gen_0/web"
        ]
      },
      "octant_core_0_o_we_bram": {
        "ports": [
          "octant_core_0/o_we_a",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}