op: No_OpClass, num_inst: 17397, percent_inst: 0.63%
op: IntAlu, num_inst: 2148941, percent_inst: 77.81%
op: IntMult, num_inst: 1924, percent_inst: 0.07%
op: IntDiv, num_inst: 24307, percent_inst: 0.88%
op: FloatAdd, num_inst: 7748, percent_inst: 0.28%
op: FloatCmp, num_inst: 0, percent_inst: 0.00%
op: FloatCvt, num_inst: 1472, percent_inst: 0.05%
op: FloatMult, num_inst: 4000, percent_inst: 0.14%
op: FloatMultAcc, num_inst: 0, percent_inst: 0.00%
op: FloatDiv, num_inst: 0, percent_inst: 0.00%
op: FloatMisc, num_inst: 0, percent_inst: 0.00%
op: FloatSqrt, num_inst: 0, percent_inst: 0.00%
op: SimdAdd, num_inst: 18, percent_inst: 0.00%
op: SimdAddAcc, num_inst: 0, percent_inst: 0.00%
op: SimdAlu, num_inst: 4197, percent_inst: 0.15%
op: SimdCmp, num_inst: 0, percent_inst: 0.00%
op: SimdCvt, num_inst: 222, percent_inst: 0.01%
op: SimdMisc, num_inst: 4234, percent_inst: 0.15%
op: SimdMult, num_inst: 0, percent_inst: 0.00%
op: SimdMultAcc, num_inst: 0, percent_inst: 0.00%
op: SimdShift, num_inst: 27, percent_inst: 0.00%
op: SimdShiftAcc, num_inst: 0, percent_inst: 0.00%
op: SimdDiv, num_inst: 0, percent_inst: 0.00%
op: SimdSqrt, num_inst: 0, percent_inst: 0.00%
op: SimdFloatAdd, num_inst: 8000, percent_inst: 0.29%
op: SimdFloatAlu, num_inst: 0, percent_inst: 0.00%
op: SimdFloatCmp, num_inst: 0, percent_inst: 0.00%
op: SimdFloatCvt, num_inst: 4000, percent_inst: 0.14%
op: SimdFloatDiv, num_inst: 2000, percent_inst: 0.07%
op: SimdFloatMisc, num_inst: 0, percent_inst: 0.00%
op: SimdFloatMult, num_inst: 5000, percent_inst: 0.18%
op: SimdFloatMultAcc, num_inst: 0, percent_inst: 0.00%
op: SimdFloatSqrt, num_inst: 0, percent_inst: 0.00%
op: SimdReduceAdd, num_inst: 0, percent_inst: 0.00%
op: SimdReduceAlu, num_inst: 0, percent_inst: 0.00%
op: SimdReduceCmp, num_inst: 0, percent_inst: 0.00%
op: SimdFloatReduceAdd, num_inst: 0, percent_inst: 0.00%
op: SimdFloatReduceCmp, num_inst: 0, percent_inst: 0.00%
op: SimdAes, num_inst: 0, percent_inst: 0.00%
op: SimdAesMix, num_inst: 0, percent_inst: 0.00%
op: SimdSha1Hash, num_inst: 0, percent_inst: 0.00%
op: SimdSha1Hash2, num_inst: 0, percent_inst: 0.00%
op: SimdSha256Hash, num_inst: 0, percent_inst: 0.00%
op: SimdSha256Hash2, num_inst: 0, percent_inst: 0.00%
op: SimdShaSigma2, num_inst: 0, percent_inst: 0.00%
op: SimdShaSigma3, num_inst: 0, percent_inst: 0.00%
op: SimdPredAlu, num_inst: 0, percent_inst: 0.00%
op: MemRead, num_inst: 358584, percent_inst: 12.98%
op: MemWrite, num_inst: 135675, percent_inst: 4.91%
op: FloatMemRead, num_inst: 20200, percent_inst: 0.73%
op: FloatMemWrite, num_inst: 13966, percent_inst: 0.51%
op: IprAccess, num_inst: 0, percent_inst: 0.00%
op: InstPrefetch, num_inst: 0, percent_inst: 0.00%
