Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Mar 09 15:59:33 2016
| Host         : GilaMonster running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.043        0.000                      0                  182        0.130        0.000                      0                  182        2.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             4.043        0.000                      0                   48        0.130        0.000                      0                   48        3.500        0.000                       0                    45  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         30.891        0.000                      0                  134        0.215        0.000                      0                  134       19.500        0.000                       0                    90  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         4.550        0.000                      0                   30        0.163        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.890ns (23.201%)  route 2.946ns (76.799%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=3, routed)           0.683     4.252    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.124     4.376 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_3/O
                         net (fo=6, routed)           0.622     4.998    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[4]
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.122 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2/O
                         net (fo=1, routed)           1.641     6.763    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     6.887    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[9]
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    10.930    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.118ns (30.425%)  route 2.557ns (69.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=4, routed)           0.681     4.250    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.148     4.398 f  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_4/O
                         net (fo=6, routed)           0.336     4.734    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.328     5.062 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2/O
                         net (fo=1, routed)           1.540     6.602    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.124     6.726 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     6.726    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[8]
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.077    10.978    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.118ns (31.510%)  route 2.430ns (68.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=4, routed)           0.681     4.250    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.148     4.398 f  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_4/O
                         net (fo=6, routed)           0.557     4.955    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[5]
    SLICE_X42Y94         LUT6 (Prop_lut6_I5_O)        0.328     5.283 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2/O
                         net (fo=1, routed)           1.192     6.475    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     6.599 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     6.599    system_i/zybo_hdmi_0/U0/DVID/shift_red[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.081    10.982    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.118ns (34.143%)  route 2.156ns (65.857%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=4, routed)           0.681     4.250    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.148     4.398 f  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_4/O
                         net (fo=6, routed)           0.547     4.945    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X42Y94         LUT6 (Prop_lut6_I5_O)        0.328     5.273 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_2/O
                         net (fo=1, routed)           0.929     6.201    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     6.325 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     6.325    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[9]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    10.978    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.890ns (29.844%)  route 2.092ns (70.156%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=3, routed)           0.683     4.252    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.124     4.376 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_3/O
                         net (fo=6, routed)           0.623     4.999    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[4]
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.123 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_2/O
                         net (fo=1, routed)           0.786     5.909    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.033 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     6.033    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[8]
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.031    10.932    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.897ns (31.477%)  route 1.953ns (68.523%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/Q
                         net (fo=8, routed)           1.114     4.643    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[6]
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.295     4.938 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.839     5.777    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.901 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     5.901    system_i/zybo_hdmi_0/U0/DVID/shift_red[2]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    10.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    10.893    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.890ns (30.876%)  route 1.993ns (69.124%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=3, routed)           0.683     4.252    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.124     4.376 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_3/O
                         net (fo=6, routed)           0.580     4.956    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I4_O)        0.124     5.080 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.729     5.810    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.934 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     5.934    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.029    10.930    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.925ns (32.143%)  route 1.953ns (67.857%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/Q
                         net (fo=8, routed)           1.114     4.643    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[6]
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.295     4.938 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.839     5.777    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X37Y94         LUT3 (Prop_lut3_I1_O)        0.152     5.929 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     5.929    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    10.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.075    10.937    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/D1
                            (rising edge-triggered cell ODDR clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.419ns (23.997%)  route 1.327ns (76.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 10.724 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.419     3.470 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=9, routed)           1.327     4.797    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    OLOGIC_X0Y74         ODDR                                         r  system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.532    10.724    system_i/zybo_hdmi_0/U0/DVID/clk_125
    OLOGIC_X0Y74         ODDR                                         r  system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
                         clock pessimism              0.230    10.954    
                         clock uncertainty           -0.125    10.829    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -1.009     9.820    system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.897ns (31.784%)  route 1.925ns (68.216%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/Q
                         net (fo=8, routed)           1.114     4.643    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[6]
    SLICE_X42Y93         LUT5 (Prop_lut5_I3_O)        0.295     4.938 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.811     5.749    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[1]
    SLICE_X42Y96         LUT3 (Prop_lut3_I1_O)        0.124     5.873 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     5.873    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.079    10.980    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/Q
                         net (fo=8, routed)           0.078     1.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/Q[6]
    SLICE_X42Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.195 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.195    system_i/zybo_hdmi_0/U0/DVID/shift_red[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121     1.065    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.084     1.162    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green_reg[9][3]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.099     1.261 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.261    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.052    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=3, routed)           0.138     1.233    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.070     1.014    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.183%)  route 0.164ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/Q
                         net (fo=8, routed)           0.164     1.236    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[9]
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.075     1.006    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.936%)  route 0.186ns (50.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/Q
                         net (fo=8, routed)           0.186     1.258    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/Q[5]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.303 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.303    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[8]
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     1.067    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.691%)  route 0.103ns (31.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.103     1.162    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue_reg[9][3]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.098     1.260 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.260    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.092     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/Q
                         net (fo=8, routed)           0.165     1.260    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[2]
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.075     1.022    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.963%)  route 0.190ns (50.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.190     1.262    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red_reg[9][7]
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.049     1.311 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism             -0.263     0.965    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.107     1.072    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.941%)  route 0.186ns (50.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/Q
                         net (fo=8, routed)           0.186     1.258    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/Q[5]
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.303 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.303    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[9]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120     1.064    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=4, routed)           0.130     1.225    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.052     0.983    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y98   system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y96   system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y74   system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y94   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.891ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 2.173ns (24.935%)  route 6.542ns (75.065%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X35Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDSE (Prop_fdse_C_Q)         0.419     2.082 r  system_i/vga_color_test_0/U0/rgb_reg[21]/Q
                         net (fo=17, routed)          1.400     3.482    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.324     3.806 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.302     4.109    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.332     4.441 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.271     5.711    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.152     5.863 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0/O
                         net (fo=2, routed)           0.858     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.348     7.069 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9/O
                         net (fo=2, routed)           0.418     7.487    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.116     7.603 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3/O
                         net (fo=8, routed)           0.852     8.454    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.328     8.782 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           1.248    10.031    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.154    10.185 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[2]_i_1/O
                         net (fo=1, routed)           0.193    10.378    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[2]
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)       -0.250    41.269    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.269    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                 30.891    

Slack (MET) :             31.161ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.998ns (23.975%)  route 6.336ns (76.025%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y96         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDSE (Prop_fdse_C_Q)         0.456     2.197 r  system_i/vga_color_test_0/U0/rgb_reg[11]/Q
                         net (fo=15, routed)          1.188     3.385    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/rgb[3]
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.146     3.531 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0/O
                         net (fo=4, routed)           0.945     4.476    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.328     4.804 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1/O
                         net (fo=23, routed)          0.875     5.678    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.152     5.830 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1/O
                         net (fo=4, routed)           0.887     6.717    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.326     7.043 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_7__0/O
                         net (fo=2, routed)           0.416     7.459    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_7__0_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.118     7.577 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_3__0/O
                         net (fo=6, routed)           0.625     8.202    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_3__0_n_0
    SLICE_X41Y97         LUT3 (Prop_lut3_I1_O)        0.326     8.528 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0/O
                         net (fo=5, routed)           0.829     9.357    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0_n_0
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.146     9.503 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[6]_i_1__0/O
                         net (fo=1, routed)           0.572    10.075    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[6]_i_1__0_n_0
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.567    41.567    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                         clock pessimism              0.114    41.681    
                         clock uncertainty           -0.160    41.521    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.285    41.236    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]
  -------------------------------------------------------------------
                         required time                         41.236    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 31.161    

Slack (MET) :             31.424ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 2.004ns (24.800%)  route 6.077ns (75.200%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y96         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDSE (Prop_fdse_C_Q)         0.456     2.197 r  system_i/vga_color_test_0/U0/rgb_reg[11]/Q
                         net (fo=15, routed)          1.188     3.385    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/rgb[3]
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.146     3.531 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0/O
                         net (fo=4, routed)           0.945     4.476    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.328     4.804 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1/O
                         net (fo=23, routed)          0.875     5.678    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.152     5.830 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1/O
                         net (fo=4, routed)           0.887     6.717    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.326     7.043 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_7__0/O
                         net (fo=2, routed)           0.416     7.459    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_7__0_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.118     7.577 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_3__0/O
                         net (fo=6, routed)           0.625     8.202    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_3__0_n_0
    SLICE_X41Y97         LUT3 (Prop_lut3_I1_O)        0.326     8.528 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0/O
                         net (fo=5, routed)           0.673     9.201    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I4_O)        0.152     9.353 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.469     9.822    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[2]_i_1__0_n_0
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.567    41.567    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                         clock pessimism              0.114    41.681    
                         clock uncertainty           -0.160    41.521    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.275    41.246    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 31.424    

Slack (MET) :             31.486ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 2.143ns (25.369%)  route 6.304ns (74.631%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X35Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDSE (Prop_fdse_C_Q)         0.419     2.082 r  system_i/vga_color_test_0/U0/rgb_reg[21]/Q
                         net (fo=17, routed)          1.400     3.482    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.324     3.806 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.302     4.109    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.332     4.441 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.271     5.711    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.152     5.863 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0/O
                         net (fo=2, routed)           0.858     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.348     7.069 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9/O
                         net (fo=2, routed)           0.418     7.487    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.116     7.603 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3/O
                         net (fo=8, routed)           0.852     8.454    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.328     8.782 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           1.204     9.986    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.110 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    10.110    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[0]
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    41.596    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                 31.486    

Slack (MET) :             31.505ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 2.165ns (25.563%)  route 6.304ns (74.437%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X35Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDSE (Prop_fdse_C_Q)         0.419     2.082 r  system_i/vga_color_test_0/U0/rgb_reg[21]/Q
                         net (fo=17, routed)          1.400     3.482    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.324     3.806 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.302     4.109    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.332     4.441 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.271     5.711    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.152     5.863 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0/O
                         net (fo=2, routed)           0.858     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.348     7.069 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9/O
                         net (fo=2, routed)           0.418     7.487    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.116     7.603 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3/O
                         net (fo=8, routed)           0.852     8.454    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.328     8.782 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           1.204     9.986    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X38Y94         LUT2 (Prop_lut2_I1_O)        0.146    10.132 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.132    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.118    41.637    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.637    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 31.505    

Slack (MET) :             31.528ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 1.804ns (21.783%)  route 6.478ns (78.217%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.740     1.740    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y92         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDSE (Prop_fdse_C_Q)         0.456     2.196 r  system_i/vga_color_test_0/U0/rgb_reg[1]/Q
                         net (fo=16, routed)          1.300     3.496    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/rgb[1]
    SLICE_X36Y90         LUT3 (Prop_lut3_I2_O)        0.152     3.648 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1/O
                         net (fo=1, routed)           0.803     4.451    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.777 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1/O
                         net (fo=30, routed)          0.915     5.692    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.150     5.842 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1/O
                         net (fo=6, routed)           1.191     7.033    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.348     7.381 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0/O
                         net (fo=1, routed)           0.416     7.797    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0_n_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.921 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1/O
                         net (fo=9, routed)           1.003     8.924    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1_n_0
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.048 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1/O
                         net (fo=8, routed)           0.849     9.898    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.124    10.022 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.022    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_1__0_n_0
    SLICE_X43Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X43Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)        0.031    41.550    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]
  -------------------------------------------------------------------
                         required time                         41.550    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 31.528    

Slack (MET) :             31.554ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 1.804ns (21.761%)  route 6.486ns (78.239%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 41.564 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.740     1.740    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y92         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDSE (Prop_fdse_C_Q)         0.456     2.196 r  system_i/vga_color_test_0/U0/rgb_reg[1]/Q
                         net (fo=16, routed)          1.300     3.496    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/rgb[1]
    SLICE_X36Y90         LUT3 (Prop_lut3_I2_O)        0.152     3.648 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1/O
                         net (fo=1, routed)           0.803     4.451    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.777 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1/O
                         net (fo=30, routed)          0.915     5.692    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.150     5.842 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1/O
                         net (fo=6, routed)           1.191     7.033    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.348     7.381 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0/O
                         net (fo=1, routed)           0.416     7.797    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0_n_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.921 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1/O
                         net (fo=9, routed)           1.003     8.924    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1_n_0
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.048 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1/O
                         net (fo=8, routed)           0.858     9.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.030 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.030    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[4]_i_1__1_n_0
    SLICE_X39Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.564    41.564    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X39Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
                         clock pessimism              0.151    41.715    
                         clock uncertainty           -0.160    41.555    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.029    41.584    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         41.584    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                 31.554    

Slack (MET) :             31.562ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.804ns (21.647%)  route 6.530ns (78.353%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 41.564 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.740     1.740    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y92         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDSE (Prop_fdse_C_Q)         0.456     2.196 r  system_i/vga_color_test_0/U0/rgb_reg[1]/Q
                         net (fo=16, routed)          1.300     3.496    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/rgb[1]
    SLICE_X36Y90         LUT3 (Prop_lut3_I2_O)        0.152     3.648 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1/O
                         net (fo=1, routed)           0.803     4.451    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.326     4.777 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1/O
                         net (fo=30, routed)          0.915     5.692    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I4_O)        0.150     5.842 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1/O
                         net (fo=6, routed)           1.191     7.033    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[1]_i_8__1_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.348     7.381 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0/O
                         net (fo=1, routed)           0.416     7.797    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_10__0_n_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.921 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1/O
                         net (fo=9, routed)           1.003     8.924    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_3__1_n_0
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.124     9.048 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1/O
                         net (fo=8, routed)           0.901     9.950    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.074 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.074    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[5]_i_1__0_n_0
    SLICE_X38Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.564    41.564    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X38Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                         clock pessimism              0.151    41.715    
                         clock uncertainty           -0.160    41.555    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    41.636    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]
  -------------------------------------------------------------------
                         required time                         41.636    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 31.562    

Slack (MET) :             31.565ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 2.010ns (24.271%)  route 6.271ns (75.729%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 41.566 - 40.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y96         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDSE (Prop_fdse_C_Q)         0.456     2.197 r  system_i/vga_color_test_0/U0/rgb_reg[11]/Q
                         net (fo=15, routed)          1.188     3.385    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/rgb[3]
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.146     3.531 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0/O
                         net (fo=4, routed)           0.945     4.476    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.328     4.804 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1/O
                         net (fo=23, routed)          0.875     5.678    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.152     5.830 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1/O
                         net (fo=4, routed)           0.826     6.656    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_25__1_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.326     6.982 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_16__0/O
                         net (fo=6, routed)           1.167     8.149    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_16__0_n_0
    SLICE_X40Y99         LUT3 (Prop_lut3_I2_O)        0.152     8.301 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_6__0/O
                         net (fo=1, routed)           0.441     8.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_6__0_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.326     9.068 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_2__1/O
                         net (fo=1, routed)           0.830     9.898    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_2__1_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.022    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[2]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    41.566    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X39Y98         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias_reg[2]/C
                         clock pessimism              0.151    41.717    
                         clock uncertainty           -0.160    41.557    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    41.588    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.588    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 31.565    

Slack (MET) :             31.592ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 2.143ns (25.835%)  route 6.152ns (74.165%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X35Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDSE (Prop_fdse_C_Q)         0.419     2.082 r  system_i/vga_color_test_0/U0/rgb_reg[21]/Q
                         net (fo=17, routed)          1.400     3.482    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.324     3.806 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.302     4.109    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.332     4.441 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.271     5.711    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.152     5.863 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0/O
                         net (fo=2, routed)           0.858     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_34__0_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.348     7.069 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9/O
                         net (fo=2, routed)           0.418     7.487    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_9_n_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.116     7.603 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3/O
                         net (fo=8, routed)           0.852     8.454    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_3_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.328     8.782 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           1.052     9.834    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X37Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.958 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000     9.958    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[4]
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.031    41.550    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         41.550    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 31.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_sync_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.400%)  route 0.111ns (34.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  system_i/vga_sync_0/U0/h_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.111     0.834    system_i/vga_sync_0/U0/xaddr[8]
    SLICE_X33Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  system_i/vga_sync_0/U0/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.879    system_i/vga_sync_0/U0/h_sync_reg_i_1_n_0
    SLICE_X33Y91         FDPE                                         r  system_i/vga_sync_0/U0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDPE                                         r  system_i/vga_sync_0/U0/h_sync_reg_reg/C
                         clock pessimism             -0.256     0.573    
    SLICE_X33Y91         FDPE (Hold_fdpe_C_D)         0.092     0.665    system_i/vga_sync_0/U0/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  system_i/vga_sync_0/U0/h_count_reg_reg[7]/Q
                         net (fo=23, routed)          0.103     0.810    system_i/vga_sync_0/U0/xaddr[7]
    SLICE_X32Y91         LUT6 (Prop_lut6_I4_O)        0.098     0.908 r  system_i/vga_sync_0/U0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.908    system_i/vga_sync_0/U0/h_count_reg[8]_i_1_n_0
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X32Y91         FDCE (Hold_fdce_C_D)         0.121     0.681    system_i/vga_sync_0/U0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.918%)  route 0.147ns (44.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588     0.588    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  system_i/vga_color_test_0/U0/rgb_reg[17]/Q
                         net (fo=17, routed)          0.147     0.875    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[1]
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.920 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.920    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[1]
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858     0.858    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/C
                         clock pessimism             -0.257     0.601    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091     0.692    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.168%)  route 0.195ns (50.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.195     0.896    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X32Y92         LUT4 (Prop_lut4_I2_O)        0.048     0.944 r  system_i/vga_sync_0/U0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.944    system_i/vga_sync_0/U0/h_count_next[3]
    SLICE_X32Y92         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y92         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[3]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.131     0.707    system_i/vga_sync_0/U0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.182%)  route 0.145ns (43.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/vga_sync_0/U0/clk_25
    SLICE_X31Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.145     0.847    system_i/vga_sync_0/U0/yaddr[5]
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.892 r  system_i/vga_sync_0/U0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.892    system_i/vga_sync_0/U0/p_0_in[5]
    SLICE_X31Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.830     0.830    system_i/vga_sync_0/U0/clk_25
    SLICE_X31Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y94         FDCE (Hold_fdce_C_D)         0.091     0.652    system_i/vga_sync_0/U0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.187%)  route 0.170ns (44.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/vga_sync_0/U0/clk_25
    SLICE_X30Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_i/vga_sync_0/U0/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.170     0.894    system_i/vga_sync_0/U0/yaddr[9]
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  system_i/vga_sync_0/U0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.939    system_i/vga_sync_0/U0/v_sync_reg_i_1_n_0
    SLICE_X30Y93         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.830     0.830    system_i/vga_sync_0/U0/clk_25
    SLICE_X30Y93         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/C
                         clock pessimism             -0.253     0.577    
    SLICE_X30Y93         FDPE (Hold_fdpe_C_D)         0.120     0.697    system_i/vga_sync_0/U0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.768%)  route 0.195ns (51.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.195     0.896    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  system_i/vga_sync_0/U0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.941    system_i/vga_sync_0/U0/h_count_next[2]
    SLICE_X32Y92         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y92         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[2]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y92         FDCE (Hold_fdce_C_D)         0.120     0.696    system_i/vga_sync_0/U0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  system_i/vga_sync_0/U0/h_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.173     0.897    system_i/vga_sync_0/U0/xaddr[6]
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  system_i/vga_sync_0/U0/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.942    system_i/vga_sync_0/U0/h_count_reg[9]_i_1_n_0
    SLICE_X32Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[9]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y90         FDCE (Hold_fdce_C_D)         0.120     0.696    system_i/vga_sync_0/U0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.082%)  route 0.177ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  system_i/vga_sync_0/U0/h_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.177     0.901    system_i/vga_sync_0/U0/xaddr[6]
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  system_i/vga_sync_0/U0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    system_i/vga_sync_0/U0/h_count_next[5]
    SLICE_X32Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y90         FDCE (Hold_fdce_C_D)         0.121     0.697    system_i/vga_sync_0/U0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.410%)  route 0.162ns (43.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/vga_sync_0/U0/clk_25
    SLICE_X30Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.162     0.886    system_i/vga_sync_0/U0/yaddr[9]
    SLICE_X30Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.931 r  system_i/vga_sync_0/U0/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.931    system_i/vga_sync_0/U0/p_0_in[9]
    SLICE_X30Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.830     0.830    system_i/vga_sync_0/U0/clk_25
    SLICE_X30Y94         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X30Y94         FDCE (Hold_fdce_C_D)         0.121     0.682    system_i/vga_sync_0/U0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X34Y95     system_i/vga_color_test_0/U0/rgb_reg[23]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     system_i/vga_color_test_0/U0/rgb_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X34Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X34Y93     system_i/vga_color_test_0/U0/rgb_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X35Y93     system_i/vga_color_test_0/U0/rgb_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y96     system_i/vga_color_test_0/U0/rgb_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y91     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y91     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X34Y95     system_i/vga_color_test_0/U0/rgb_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     system_i/vga_color_test_0/U0/rgb_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X34Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X34Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X34Y93     system_i/vga_color_test_0/U0/rgb_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X35Y93     system_i/vga_color_test_0/U0/rgb_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     system_i/vga_color_test_0/U0/rgb_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y96     system_i/vga_color_test_0/U0/rgb_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.210%)  route 3.387ns (82.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X41Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/Q
                         net (fo=1, routed)           2.601     4.799    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[8]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.923 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_2/O
                         net (fo=1, routed)           0.786     5.709    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.833 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     5.833    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[8]
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.031    10.383    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         10.383    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.580ns (14.066%)  route 3.544ns (85.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/Q
                         net (fo=1, routed)           3.544     5.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[1]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.867 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     5.867    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[1]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.081    10.433    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.897ns (23.070%)  route 2.991ns (76.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.478     2.219 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/Q
                         net (fo=1, routed)           2.262     4.481    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[9]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.295     4.776 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.729     5.505    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.629 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     5.629    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.029    10.381    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.898ns (23.166%)  route 2.978ns (76.834%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.744     1.744    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     2.222 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/Q
                         net (fo=1, routed)           2.050     4.272    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[9]
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.296     4.568 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_2/O
                         net (fo=1, routed)           0.929     5.496    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.620 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     5.620    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[9]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    10.429    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.808ns (21.035%)  route 3.033ns (78.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.744     1.744    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.478     2.222 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/Q
                         net (fo=1, routed)           3.033     5.255    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[4]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.330     5.585 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     5.585    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[4]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.118    10.470    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.704ns (18.516%)  route 3.098ns (81.484%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/Q
                         net (fo=1, routed)           1.906     4.104    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[8]
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.228 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2/O
                         net (fo=1, routed)           1.192     5.420    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.544 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     5.544    system_i/zybo_hdmi_0/U0/DVID/shift_red[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.081    10.433    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.608ns (15.875%)  route 3.222ns (84.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/Q
                         net (fo=1, routed)           3.222     5.341    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[7]
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.152     5.493 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     5.493    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    10.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.406    10.351    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.075    10.426    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.580ns (15.480%)  route 3.167ns (84.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/Q
                         net (fo=1, routed)           3.167     5.366    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[3]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.490 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     5.490    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.079    10.431    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.704ns (19.382%)  route 2.928ns (80.618%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X41Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           1.288     3.486    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[9]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.610 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2/O
                         net (fo=1, routed)           1.641     5.250    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.374 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     5.374    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[9]
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    10.381    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.704ns (19.142%)  route 2.974ns (80.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.744     1.744    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     2.200 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/Q
                         net (fo=1, routed)           1.434     3.634    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[8]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.758 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2/O
                         net (fo=1, routed)           1.540     5.298    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.422 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     5.422    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[8]
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.077    10.429    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  5.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.226ns (17.165%)  route 1.091ns (82.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588     0.588    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.128     0.716 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/Q
                         net (fo=1, routed)           1.091     1.806    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[6]
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.098     1.904 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.904    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.406     1.634    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.107     1.741    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.186ns (13.778%)  route 1.164ns (86.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/Q
                         net (fo=1, routed)           1.164     1.894    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[0]
    SLICE_X40Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.939 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.091     1.727    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.185ns (13.523%)  route 1.183ns (86.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X43Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/Q
                         net (fo=1, routed)           1.183     1.913    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[7]
    SLICE_X40Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.957 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.957    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.107     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.209ns (15.076%)  route 1.177ns (84.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588     0.588    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X38Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/Q
                         net (fo=1, routed)           1.177     1.929    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[0]
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    system_i/zybo_hdmi_0/U0/DVID/shift_red[0]
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.406     1.634    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091     1.725    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.207ns (14.653%)  route 1.206ns (85.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587     0.587    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X38Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           1.206     1.956    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X40Y93         LUT3 (Prop_lut3_I2_O)        0.043     1.999 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.999    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.107     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.210ns (14.654%)  route 1.223ns (85.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     0.591    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/Q
                         net (fo=1, routed)           1.223     1.978    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[7]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.046     2.024 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.024    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.131     1.767    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.186ns (13.034%)  route 1.241ns (86.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     0.591    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/Q
                         net (fo=1, routed)           1.241     1.973    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[2]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.018 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.018    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.757    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.209ns (14.555%)  route 1.227ns (85.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.591     0.591    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/Q
                         net (fo=1, routed)           1.227     1.982    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.027 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.027    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[0]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120     1.756    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.186ns (12.911%)  route 1.255ns (87.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/Q
                         net (fo=1, routed)           1.255     1.985    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[3]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.030 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.030    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.757    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.186ns (13.124%)  route 1.231ns (86.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X43Y91         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/Q
                         net (fo=1, routed)           1.231     1.961    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[1]
    SLICE_X40Y93         LUT3 (Prop_lut3_I2_O)        0.045     2.006 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.006    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.092     1.728    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.278    





