// Seed: 313974881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2
    , id_4
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4[1'b0] = ~id_0;
  wire id_7 = id_0;
  wor  id_8 = 1'd0;
endmodule
