
hearmeout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb78  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ec  0800fd38  0800fd38  00010d38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010724  08010724  000121d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010724  08010724  00011724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801072c  0801072c  000121d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801072c  0801072c  0001172c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08010734  08010734  00011734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0801073c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004710  200401d4  08010910  000121d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200448e4  08010910  000128e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026516  00000000  00000000  00012204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042a9  00000000  00000000  0003871a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a08  00000000  00000000  0003c9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000143f  00000000  00000000  0003e3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003158e  00000000  00000000  0003f80f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020302  00000000  00000000  00070d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00123b2b  00000000  00000000  0009109f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b4bca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009338  00000000  00000000  001b4c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001bdf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800fd20 	.word	0x0800fd20

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800fd20 	.word	0x0800fd20

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	4618      	mov	r0, r3
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <_ZN2SD8sd_mountEv>:
	bool need_refill; // bool that represents if a refill is needed for producer_buf
	std::vector<std::string> wav_paths; // vector of wav file paths
	size_t current_wav; // stores the current wav file in wav_paths

	// mounts sd card
	int sd_mount() {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
		FRESULT res;
		extern uint8_t sd_is_sdhc(void);

		if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 8000f4a:	3328      	adds	r3, #40	@ 0x28
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4815      	ldr	r0, [pc, #84]	@ (8000fa4 <_ZN2SD8sd_mountEv+0x68>)
 8000f50:	f00b ff50 	bl	800cdf4 <FATFS_LinkDriver>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bf14      	ite	ne
 8000f5a:	2301      	movne	r3, #1
 8000f5c:	2300      	moveq	r3, #0
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <_ZN2SD8sd_mountEv+0x2c>
			return FR_DISK_ERR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e018      	b.n	8000f9a <_ZN2SD8sd_mountEv+0x5e>
		}

		DSTATUS stat = disk_initialize(0);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f008 fc3d 	bl	80097e8 <disk_initialize>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	73fb      	strb	r3, [r7, #15]
		if (stat != 0)
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <_ZN2SD8sd_mountEv+0x40>
			return FR_NOT_READY;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e00e      	b.n	8000f9a <_ZN2SD8sd_mountEv+0x5e>

		res = f_mount(&fs, sd_path, 1);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8000f82:	3310      	adds	r3, #16
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	f502 5101 	add.w	r1, r2, #8256	@ 0x2040
 8000f8a:	3128      	adds	r1, #40	@ 0x28
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f00a ffca 	bl	800bf28 <f_mount>
 8000f94:	4603      	mov	r3, r0
 8000f96:	73bb      	strb	r3, [r7, #14]

		return res;
 8000f98:	7bbb      	ldrb	r3, [r7, #14]
	}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	0800fe8c 	.word	0x0800fe8c

08000fa8 <_ZN2SD19get_files_recursiveEPKci>:

	// recursively finds all wav files on sd card and adds paths to wav_paths
	void get_files_recursive (const char *path, int depth) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000fb8:	6018      	str	r0, [r3, #0]
 8000fba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fbe:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000fc2:	6019      	str	r1, [r3, #0]
 8000fc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fc8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fcc:	601a      	str	r2, [r3, #0]
		DIR dir;
		FILINFO fno;

		// try to open directory at path
		if (f_opendir(&dir, path) != FR_OK)
 8000fce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fd2:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000fd6:	f507 72ae 	add.w	r2, r7, #348	@ 0x15c
 8000fda:	6819      	ldr	r1, [r3, #0]
 8000fdc:	4610      	mov	r0, r2
 8000fde:	f00b fdec 	bl	800cbba <f_opendir>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf14      	ite	ne
 8000fe8:	2301      	movne	r3, #1
 8000fea:	2300      	moveq	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f040 80da 	bne.w	80011a8 <_ZN2SD19get_files_recursiveEPKci+0x200>
			return;

		while (true) {
			// try to read next direntry
			if (f_readdir(&dir, &fno) != FR_OK || fno.fname[0] == 0)
 8000ff4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000ff8:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	4618      	mov	r0, r3
 8001000:	f00b fe5e 	bl	800ccc0 <f_readdir>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d106      	bne.n	8001018 <_ZN2SD19get_files_recursiveEPKci+0x70>
 800100a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800100e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001012:	7d9b      	ldrb	r3, [r3, #22]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d101      	bne.n	800101c <_ZN2SD19get_files_recursiveEPKci+0x74>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <_ZN2SD19get_files_recursiveEPKci+0x76>
 800101c:	2300      	movs	r3, #0
 800101e:	2b00      	cmp	r3, #0
 8001020:	f040 80c4 	bne.w	80011ac <_ZN2SD19get_files_recursiveEPKci+0x204>
				break;

			const char *name = fno.fname;
 8001024:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001028:	3316      	adds	r3, #22
 800102a:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204

			// check if entry is directory or file
			if (fno.fattrib & AM_DIR) {
 800102e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001032:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001036:	7a1b      	ldrb	r3, [r3, #8]
 8001038:	f003 0310 	and.w	r3, r3, #16
 800103c:	2b00      	cmp	r3, #0
 800103e:	d059      	beq.n	80010f4 <_ZN2SD19get_files_recursiveEPKci+0x14c>
				// check that directory is not a special entry and call function again
				if (strcmp(name, ".") != 0 && strcmp(name, "..") != 0) {
 8001040:	495d      	ldr	r1, [pc, #372]	@ (80011b8 <_ZN2SD19get_files_recursiveEPKci+0x210>)
 8001042:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 8001046:	f7ff f8db 	bl	8000200 <strcmp>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0d1      	beq.n	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
 8001050:	495a      	ldr	r1, [pc, #360]	@ (80011bc <_ZN2SD19get_files_recursiveEPKci+0x214>)
 8001052:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 8001056:	f7ff f8d3 	bl	8000200 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0c9      	beq.n	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
 8001060:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001064:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
					std::string newpath = std::string(path) + "/" + name;
 8001068:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800106c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001070:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001074:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8001078:	6819      	ldr	r1, [r3, #0]
 800107a:	f00c f941 	bl	800d300 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800107e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001082:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001086:	4a4e      	ldr	r2, [pc, #312]	@ (80011c0 <_ZN2SD19get_files_recursiveEPKci+0x218>)
 8001088:	4618      	mov	r0, r3
 800108a:	f000 fc4d 	bl	8001928 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 800108e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001092:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001096:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800109a:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fc42 	bl	8001928 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 80010a4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80010a8:	4618      	mov	r0, r3
 80010aa:	f00c f836 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80010ae:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80010b2:	4618      	mov	r0, r3
 80010b4:	f00c f831 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80010b8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fd31 	bl	8001b24 <_ZNSt15__new_allocatorIcED1Ev>
					get_files_recursive(newpath.c_str(), depth + 1);
 80010c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010c6:	4618      	mov	r0, r3
 80010c8:	f00c f8d4 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80010cc:	4601      	mov	r1, r0
 80010ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	1c5a      	adds	r2, r3, #1
 80010da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010e2:	6818      	ldr	r0, [r3, #0]
 80010e4:	f7ff ff60 	bl	8000fa8 <_ZN2SD19get_files_recursiveEPKci>
				}
 80010e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ec:	4618      	mov	r0, r3
 80010ee:	f00c f814 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80010f2:	e77f      	b.n	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
			} else {
				// check if file has an extension and is a .wav file
				const char *ext = strrchr(name, '.');
 80010f4:	212e      	movs	r1, #46	@ 0x2e
 80010f6:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 80010fa:	f00c ff8b 	bl	800e014 <strrchr>
 80010fe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
				if (ext && strcasecmp(ext, ".wav") == 0) {
 8001102:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001106:	2b00      	cmp	r3, #0
 8001108:	f43f af74 	beq.w	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
 800110c:	492d      	ldr	r1, [pc, #180]	@ (80011c4 <_ZN2SD19get_files_recursiveEPKci+0x21c>)
 800110e:	f8d7 0200 	ldr.w	r0, [r7, #512]	@ 0x200
 8001112:	f00c ff63 	bl	800dfdc <strcasecmp>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	f47f af6b 	bne.w	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
 800111e:	f507 73fa 	add.w	r3, r7, #500	@ 0x1f4
 8001122:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
					std::string fullpath = std::string(path) + "/" + name;
 8001126:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800112a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800112e:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001132:	f507 70ee 	add.w	r0, r7, #476	@ 0x1dc
 8001136:	6819      	ldr	r1, [r3, #0]
 8001138:	f00c f8e2 	bl	800d300 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800113c:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8001140:	f507 71ee 	add.w	r1, r7, #476	@ 0x1dc
 8001144:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <_ZN2SD19get_files_recursiveEPKci+0x218>)
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fbee 	bl	8001928 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 800114c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001150:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001154:	f507 71e2 	add.w	r1, r7, #452	@ 0x1c4
 8001158:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 800115c:	4618      	mov	r0, r3
 800115e:	f000 fbe3 	bl	8001928 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001162:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8001166:	4618      	mov	r0, r3
 8001168:	f00b ffd7 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800116c:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 8001170:	4618      	mov	r0, r3
 8001172:	f00b ffd2 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001176:	f507 73fa 	add.w	r3, r7, #500	@ 0x1f4
 800117a:	4618      	mov	r0, r3
 800117c:	f000 fcd2 	bl	8001b24 <_ZNSt15__new_allocatorIcED1Ev>
					wav_paths.emplace_back(fullpath);
 8001180:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001184:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 800118e:	3318      	adds	r3, #24
 8001190:	f107 0214 	add.w	r2, r7, #20
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fbdd 	bl	8001956 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJRS5_EEEvDpOT_>
				}
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4618      	mov	r0, r3
 80011a2:	f00b ffba 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			}
		}
 80011a6:	e725      	b.n	8000ff4 <_ZN2SD19get_files_recursiveEPKci+0x4c>
			return;
 80011a8:	bf00      	nop
 80011aa:	e000      	b.n	80011ae <_ZN2SD19get_files_recursiveEPKci+0x206>
				break;
 80011ac:	bf00      	nop
	}
 80011ae:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	0800fd38 	.word	0x0800fd38
 80011bc:	0800fd3c 	.word	0x0800fd3c
 80011c0:	0800fd40 	.word	0x0800fd40
 80011c4:	0800fd44 	.word	0x0800fd44

080011c8 <_ZN2SD12resample_CCREs>:

	// resamples the input to be a 16 bit unsigned int with value from 0 to ARR
	uint16_t resample_CCR (int16_t s16) {
 80011c8:	b480      	push	{r7}
 80011ca:	b087      	sub	sp, #28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	807b      	strh	r3, [r7, #2]
		uint16_t u16 = s16 + 32768u;
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80011da:	82fb      	strh	r3, [r7, #22]
		uint32_t t = (uint32_t)u16 * (uint32_t)(htim_ptr->Instance->ARR + 1) / 2; // potential bloat here
 80011dc:	8afb      	ldrh	r3, [r7, #22]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80011e4:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 80011e8:	6812      	ldr	r2, [r2, #0]
 80011ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80011ec:	3201      	adds	r2, #1
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	085b      	lsrs	r3, r3, #1
 80011f4:	613b      	str	r3, [r7, #16]
		uint16_t resampled = (uint16_t)(t >> 16) + 200;
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	0c1b      	lsrs	r3, r3, #16
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	33c8      	adds	r3, #200	@ 0xc8
 80011fe:	81fb      	strh	r3, [r7, #14]
		return resampled;
 8001200:	89fb      	ldrh	r3, [r7, #14]
	}
 8001202:	4618      	mov	r0, r3
 8001204:	371c      	adds	r7, #28
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
	...

08001210 <_ZN2SD16wav_seek_to_dataEPm>:

	// Minimal WAV header skip: find "data" chunk and its size.
	FRESULT wav_seek_to_data (uint32_t *data_bytes_out) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	@ 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
		typedef struct { char id[4]; uint32_t size; } chunk_t;
		uint8_t hdr[12];
		UINT br;

		// Read RIFF header (12 bytes): "RIFF", size, "WAVE"
		FRESULT fr = f_read(&file, hdr, sizeof(hdr), &br);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	f107 0118 	add.w	r1, r7, #24
 8001224:	220c      	movs	r2, #12
 8001226:	f00b f89d 	bl	800c364 <f_read>
 800122a:	4603      	mov	r3, r0
 800122c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (fr != FR_OK || br != sizeof(hdr))
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001234:	2b00      	cmp	r3, #0
 8001236:	d102      	bne.n	800123e <_ZN2SD16wav_seek_to_dataEPm+0x2e>
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	2b0c      	cmp	r3, #12
 800123c:	d001      	beq.n	8001242 <_ZN2SD16wav_seek_to_dataEPm+0x32>
			return FR_DISK_ERR;
 800123e:	2301      	movs	r3, #1
 8001240:	e04d      	b.n	80012de <_ZN2SD16wav_seek_to_dataEPm+0xce>

		if (memcmp(hdr, "RIFF", 4) || memcmp(hdr+8, "WAVE", 4))
 8001242:	f107 0318 	add.w	r3, r7, #24
 8001246:	2204      	movs	r2, #4
 8001248:	4927      	ldr	r1, [pc, #156]	@ (80012e8 <_ZN2SD16wav_seek_to_dataEPm+0xd8>)
 800124a:	4618      	mov	r0, r3
 800124c:	f00c fead 	bl	800dfaa <memcmp>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d10a      	bne.n	800126c <_ZN2SD16wav_seek_to_dataEPm+0x5c>
 8001256:	f107 0318 	add.w	r3, r7, #24
 800125a:	3308      	adds	r3, #8
 800125c:	2204      	movs	r2, #4
 800125e:	4923      	ldr	r1, [pc, #140]	@ (80012ec <_ZN2SD16wav_seek_to_dataEPm+0xdc>)
 8001260:	4618      	mov	r0, r3
 8001262:	f00c fea2 	bl	800dfaa <memcmp>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <_ZN2SD16wav_seek_to_dataEPm+0x60>
			return FR_INT_ERR;
 800126c:	2302      	movs	r3, #2
 800126e:	e036      	b.n	80012de <_ZN2SD16wav_seek_to_dataEPm+0xce>

		// Iterate chunks until we find "data"
		while (true) {
			chunk_t ck;
			fr = f_read(&file, &ck, sizeof(ck), &br);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	f107 010c 	add.w	r1, r7, #12
 800127a:	2208      	movs	r2, #8
 800127c:	f00b f872 	bl	800c364 <f_read>
 8001280:	4603      	mov	r3, r0
 8001282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (fr != FR_OK || br != sizeof(ck))
 8001286:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <_ZN2SD16wav_seek_to_dataEPm+0x84>
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	2b08      	cmp	r3, #8
 8001292:	d001      	beq.n	8001298 <_ZN2SD16wav_seek_to_dataEPm+0x88>
				return FR_DISK_ERR;
 8001294:	2301      	movs	r3, #1
 8001296:	e022      	b.n	80012de <_ZN2SD16wav_seek_to_dataEPm+0xce>

			if (!memcmp(ck.id, "data", 4)) {
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	2204      	movs	r2, #4
 800129e:	4914      	ldr	r1, [pc, #80]	@ (80012f0 <_ZN2SD16wav_seek_to_dataEPm+0xe0>)
 80012a0:	4618      	mov	r0, r3
 80012a2:	f00c fe82 	bl	800dfaa <memcmp>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d107      	bne.n	80012bc <_ZN2SD16wav_seek_to_dataEPm+0xac>
				if (data_bytes_out)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <_ZN2SD16wav_seek_to_dataEPm+0xa8>
					*data_bytes_out = ck.size;
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	601a      	str	r2, [r3, #0]

				return FR_OK; // file pointer now at start of PCM data
 80012b8:	2300      	movs	r3, #0
 80012ba:	e010      	b.n	80012de <_ZN2SD16wav_seek_to_dataEPm+0xce>
			}

			// Skip this chunk
			fr = f_lseek(&file, f_tell(&file) + ck.size);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	699a      	ldr	r2, [r3, #24]
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	4413      	add	r3, r2
 80012c6:	4619      	mov	r1, r3
 80012c8:	f00b fa53 	bl	800c772 <f_lseek>
 80012cc:	4603      	mov	r3, r0
 80012ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (fr != FR_OK) return fr;
 80012d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d0ca      	beq.n	8001270 <_ZN2SD16wav_seek_to_dataEPm+0x60>
 80012da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		}
	}
 80012de:	4618      	mov	r0, r3
 80012e0:	3728      	adds	r7, #40	@ 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	0800fd4c 	.word	0x0800fd4c
 80012ec:	0800fd54 	.word	0x0800fd54
 80012f0:	0800fd5c 	.word	0x0800fd5c

080012f4 <_ZN2SD13fill_from_wavEPt>:

	// Fill a CCR buffer from the WAV file
	void fill_from_wav (uint16_t *dst) {
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b089      	sub	sp, #36	@ 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
		UINT received = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]

		// Read directly into dst buffer
		FRESULT fr = f_read(&file, (uint8_t*)dst, BUFFER_SIZE * sizeof(int16_t), &received);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	f00b f829 	bl	800c364 <f_read>
 8001312:	4603      	mov	r3, r0
 8001314:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d004      	beq.n	8001326 <_ZN2SD13fill_from_wavEPt+0x32>
			printf("f_read failed with code: %d\r\n", fr);
 800131c:	7dfb      	ldrb	r3, [r7, #23]
 800131e:	4619      	mov	r1, r3
 8001320:	481b      	ldr	r0, [pc, #108]	@ (8001390 <_ZN2SD13fill_from_wavEPt+0x9c>)
 8001322:	f00c fded 	bl	800df00 <iprintf>

		// Rescale in place
		uint32_t samples_read = received / sizeof(int16_t); //same as received >> 1
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	613b      	str	r3, [r7, #16]
		for (uint32_t i = 0; i < samples_read; i++) {
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	e014      	b.n	800135c <_ZN2SD13fill_from_wavEPt+0x68>
			int16_t s16 = ((int16_t*)dst)[i];
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	683a      	ldr	r2, [r7, #0]
 8001338:	4413      	add	r3, r2
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	81fb      	strh	r3, [r7, #14]
			dst[i] = resample_CCR(s16);
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	18d4      	adds	r4, r2, r3
 8001346:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff3b 	bl	80011c8 <_ZN2SD12resample_CCREs>
 8001352:	4603      	mov	r3, r0
 8001354:	8023      	strh	r3, [r4, #0]
		for (uint32_t i = 0; i < samples_read; i++) {
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3301      	adds	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	69fa      	ldr	r2, [r7, #28]
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	429a      	cmp	r2, r3
 8001362:	d3e6      	bcc.n	8001332 <_ZN2SD13fill_from_wavEPt+0x3e>
		}

		// Pad remainder with zeros (i.e if end of file reached)
		for (uint32_t i = samples_read; i < BUFFER_SIZE; i++)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	61bb      	str	r3, [r7, #24]
 8001368:	e008      	b.n	800137c <_ZN2SD13fill_from_wavEPt+0x88>
			dst[i] = 0;
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	4413      	add	r3, r2
 8001372:	2200      	movs	r2, #0
 8001374:	801a      	strh	r2, [r3, #0]
		for (uint32_t i = samples_read; i < BUFFER_SIZE; i++)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	3301      	adds	r3, #1
 800137a:	61bb      	str	r3, [r7, #24]
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001382:	d3f2      	bcc.n	800136a <_ZN2SD13fill_from_wavEPt+0x76>
	}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3724      	adds	r7, #36	@ 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd90      	pop	{r4, r7, pc}
 800138e:	bf00      	nop
 8001390:	0800fd64 	.word	0x0800fd64

08001394 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef>:

public:
	SD() = default;

	void init (TIM_HandleTypeDef* htim_in, DMA_HandleTypeDef* hdma_in) {
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b087      	sub	sp, #28
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
		// set member variable values
		htim_ptr = htim_in;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013a6:	461a      	mov	r2, r3
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
		hdma_ptr = hdma_in;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013b4:	461a      	mov	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
		current_wav = 0;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013c2:	461a      	mov	r2, r3
 80013c4:	2300      	movs	r3, #0
 80013c6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

		// mount the SD card
		sd_mount();
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff fdb6 	bl	8000f3c <_ZN2SD8sd_mountEv>

		// get all wav file paths
		current_wav = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013d6:	461a      	mov	r2, r3
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
		get_files();
 80013de:	68f8      	ldr	r0, [r7, #12]
 80013e0:	f000 f908 	bl	80015f4 <_ZN2SD9get_filesEv>
		filename = wav_paths[current_wav];
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f503 5401 	add.w	r4, r3, #8256	@ 0x2040
 80013ea:	342c      	adds	r4, #44	@ 0x2c
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 80013f2:	3318      	adds	r3, #24
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80013fa:	f8d2 20a4 	ldr.w	r2, [r2, #164]	@ 0xa4
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f000 faee 	bl	80019e2 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>
 8001406:	4603      	mov	r3, r0
 8001408:	4619      	mov	r1, r3
 800140a:	4620      	mov	r0, r4
 800140c:	f00b feb9 	bl	800d182 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>

		// open the file
		FRESULT fr = f_open(&file, filename.c_str(), FA_READ);
 8001410:	68fc      	ldr	r4, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 8001418:	332c      	adds	r3, #44	@ 0x2c
 800141a:	4618      	mov	r0, r3
 800141c:	f00b ff2a 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001420:	4603      	mov	r3, r0
 8001422:	2201      	movs	r2, #1
 8001424:	4619      	mov	r1, r3
 8001426:	4620      	mov	r0, r4
 8001428:	f00a fdc4 	bl	800bfb4 <f_open>
 800142c:	4603      	mov	r3, r0
 800142e:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 8001430:	7dfb      	ldrb	r3, [r7, #23]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d005      	beq.n	8001442 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0xae>
			printf("f_open failed with code: %d\r\n", fr);
 8001436:	7dfb      	ldrb	r3, [r7, #23]
 8001438:	4619      	mov	r1, r3
 800143a:	483d      	ldr	r0, [pc, #244]	@ (8001530 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x19c>)
 800143c:	f00c fd60 	bl	800df00 <iprintf>
 8001440:	e00b      	b.n	800145a <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0xc6>
		else
			printf("f_open opened file %s\n", filename.c_str());
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 8001448:	332c      	adds	r3, #44	@ 0x2c
 800144a:	4618      	mov	r0, r3
 800144c:	f00b ff12 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001450:	4603      	mov	r3, r0
 8001452:	4619      	mov	r1, r3
 8001454:	4837      	ldr	r0, [pc, #220]	@ (8001534 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x1a0>)
 8001456:	f00c fd53 	bl	800df00 <iprintf>

		uint32_t data_bytes = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
		fr = wav_seek_to_data(&data_bytes);
 800145e:	f107 0310 	add.w	r3, r7, #16
 8001462:	4619      	mov	r1, r3
 8001464:	68f8      	ldr	r0, [r7, #12]
 8001466:	f7ff fed3 	bl	8001210 <_ZN2SD16wav_seek_to_dataEPm>
 800146a:	4603      	mov	r3, r0
 800146c:	75fb      	strb	r3, [r7, #23]
		if (fr != FR_OK)
 800146e:	7dfb      	ldrb	r3, [r7, #23]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d004      	beq.n	800147e <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0xea>
			printf("wav_seek_to_data failed with code: %d\r\n", fr);
 8001474:	7dfb      	ldrb	r3, [r7, #23]
 8001476:	4619      	mov	r1, r3
 8001478:	482f      	ldr	r0, [pc, #188]	@ (8001538 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x1a4>)
 800147a:	f00c fd41 	bl	800df00 <iprintf>

		// fill consumer and producer buffers
		fill_from_wav(consumer_buf);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001484:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001488:	4619      	mov	r1, r3
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f7ff ff32 	bl	80012f4 <_ZN2SD13fill_from_wavEPt>
		fill_from_wav(producer_buf);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800149a:	4619      	mov	r1, r3
 800149c:	68f8      	ldr	r0, [r7, #12]
 800149e:	f7ff ff29 	bl	80012f4 <_ZN2SD13fill_from_wavEPt>

		// start tim PWM
		HAL_TIM_PWM_Start(htim_ptr, TIM_CHANNEL_1);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f006 f976 	bl	80077a0 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(htim_ptr, TIM_CHANNEL_1);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014be:	2100      	movs	r1, #0
 80014c0:	4618      	mov	r0, r3
 80014c2:	f007 f88d 	bl	80085e0 <HAL_TIMEx_PWMN_Start>

		// initialize DMA
		__HAL_TIM_ENABLE_DMA(htim_ptr, TIM_DMA_UPDATE);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014e4:	60da      	str	r2, [r3, #12]
		HAL_DMA_RegisterCallback(hdma_ptr, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_XferCpltCallback);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014f0:	4a12      	ldr	r2, [pc, #72]	@ (800153c <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef+0x1a8>)
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f002 fec9 	bl	800428c <HAL_DMA_RegisterCallback>
		HAL_DMA_Start_IT(hdma_ptr, (uint32_t)consumer_buf, (uint32_t)&htim_ptr->Instance->CCR1, BUFFER_SIZE);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001500:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800150a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800150e:	4619      	mov	r1, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001516:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	3334      	adds	r3, #52	@ 0x34
 800151e:	461a      	mov	r2, r3
 8001520:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001524:	f002 fd2c 	bl	8003f80 <HAL_DMA_Start_IT>
	}
 8001528:	bf00      	nop
 800152a:	371c      	adds	r7, #28
 800152c:	46bd      	mov	sp, r7
 800152e:	bd90      	pop	{r4, r7, pc}
 8001530:	0800fd84 	.word	0x0800fd84
 8001534:	0800fda4 	.word	0x0800fda4
 8001538:	0800fdbc 	.word	0x0800fdbc
 800153c:	080018b1 	.word	0x080018b1

08001540 <_ZN2SD13handle_dma_cbEv>:

	// this function gets called when a buffer is emptied
	void handle_dma_cb() {
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
		//swap buffers
		uint16_t* temp_buf = consumer_buf;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800154e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001552:	60fb      	str	r3, [r7, #12]
		consumer_buf = producer_buf;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800155a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8001564:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
		producer_buf = temp_buf;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800156e:	461a      	mov	r2, r3
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

		// launch next DMA on the new consumer_buf
		HAL_DMA_Start_IT(
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800157c:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
			hdma_ptr,
			(uint32_t)consumer_buf,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001586:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
		HAL_DMA_Start_IT(
 800158a:	4619      	mov	r1, r3
			(uint32_t)&htim_ptr->Instance->CCR1,
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001592:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	3334      	adds	r3, #52	@ 0x34
		HAL_DMA_Start_IT(
 800159a:	461a      	mov	r2, r3
 800159c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015a0:	f002 fcee 	bl	8003f80 <HAL_DMA_Start_IT>
			BUFFER_SIZE
		);

		//signal to refil the (now empty) producerbuffer
		need_refill = true;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	}
 80015b0:	bf00      	nop
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <_ZN2SD10check_prodEv>:

	// checks if the producer buffer needs to be refilled, called by main driver
	void check_prod() {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
		if (need_refill) {
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015c6:	f893 3094 	ldrb.w	r3, [r3, #148]	@ 0x94
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d00e      	beq.n	80015ec <_ZN2SD10check_prodEv+0x34>
			fill_from_wav(producer_buf);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015d8:	4619      	mov	r1, r3
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff fe8a 	bl	80012f4 <_ZN2SD13fill_from_wavEPt>
			need_refill = false;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
		}
	}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_ZN2SD9get_filesEv>:

	// adds all wav files on the sd card to wav_paths
	void get_files() {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
		// clear wav_paths and populate vector with all wav files on sd card
		wav_paths.clear();
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 8001602:	3318      	adds	r3, #24
 8001604:	4618      	mov	r0, r3
 8001606:	f000 f9ff 	bl	8001a08 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv>
		get_files_recursive(sd_path, 0);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 8001610:	3328      	adds	r3, #40	@ 0x28
 8001612:	2200      	movs	r2, #0
 8001614:	4619      	mov	r1, r3
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f7ff fcc6 	bl	8000fa8 <_ZN2SD19get_files_recursiveEPKci>
	}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_ZN2SD9next_fileEv>:

	// changes the filename to the next filename in the vector
	void next_file() {
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
		if (wav_paths.empty())
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 8001632:	3318      	adds	r3, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f000 f9f5 	bl	8001a24 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5emptyEv>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	f040 80bf 	bne.w	80017c0 <_ZN2SD9next_fileEv+0x19c>
			return;

		current_wav = (current_wav + 1) % wav_paths.size();
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001648:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800164c:	1c5c      	adds	r4, r3, #1
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 8001654:	3318      	adds	r3, #24
 8001656:	4618      	mov	r0, r3
 8001658:	f000 fa00 	bl	8001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 800165c:	4603      	mov	r3, r0
 800165e:	fbb4 f2f3 	udiv	r2, r4, r3
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	1ae3      	subs	r3, r4, r3
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800166e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
		filename = wav_paths[current_wav];
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f503 5401 	add.w	r4, r3, #8256	@ 0x2040
 8001678:	342c      	adds	r4, #44	@ 0x2c
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 8001680:	3318      	adds	r3, #24
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8001688:	f8d2 20a4 	ldr.w	r2, [r2, #164]	@ 0xa4
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f9a7 	bl	80019e2 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>
 8001694:	4603      	mov	r3, r0
 8001696:	4619      	mov	r1, r3
 8001698:	4620      	mov	r0, r4
 800169a:	f00b fd72 	bl	800d182 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>

		FRESULT fr = f_close(&file);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f00b f83c 	bl	800c71e <f_close>
 80016a6:	4603      	mov	r3, r0
 80016a8:	73fb      	strb	r3, [r7, #15]
		if (fr != FR_OK)
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d004      	beq.n	80016ba <_ZN2SD9next_fileEv+0x96>
			printf("f_close failed with code: %d\r\n", fr);
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	4619      	mov	r1, r3
 80016b4:	4844      	ldr	r0, [pc, #272]	@ (80017c8 <_ZN2SD9next_fileEv+0x1a4>)
 80016b6:	f00c fc23 	bl	800df00 <iprintf>

		HAL_DMA_Abort(hdma_ptr);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80016c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016c4:	4618      	mov	r0, r3
 80016c6:	f002 fcd6 	bl	8004076 <HAL_DMA_Abort>
		__HAL_TIM_DISABLE_DMA(htim_ptr, TIM_DMA_UPDATE);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80016d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68da      	ldr	r2, [r3, #12]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80016de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016e8:	60da      	str	r2, [r3, #12]


		printf("opening file: %s\r\n", filename.c_str());
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 80016f0:	332c      	adds	r3, #44	@ 0x2c
 80016f2:	4618      	mov	r0, r3
 80016f4:	f00b fdbe 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80016f8:	4603      	mov	r3, r0
 80016fa:	4619      	mov	r1, r3
 80016fc:	4833      	ldr	r0, [pc, #204]	@ (80017cc <_ZN2SD9next_fileEv+0x1a8>)
 80016fe:	f00c fbff 	bl	800df00 <iprintf>
		fr = f_open(&file, filename.c_str(), FA_READ);
 8001702:	687c      	ldr	r4, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 800170a:	332c      	adds	r3, #44	@ 0x2c
 800170c:	4618      	mov	r0, r3
 800170e:	f00b fdb1 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001712:	4603      	mov	r3, r0
 8001714:	2201      	movs	r2, #1
 8001716:	4619      	mov	r1, r3
 8001718:	4620      	mov	r0, r4
 800171a:	f00a fc4b 	bl	800bfb4 <f_open>
 800171e:	4603      	mov	r3, r0
 8001720:	73fb      	strb	r3, [r7, #15]
		if (fr != FR_OK) {
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <_ZN2SD9next_fileEv+0x110>
			printf("f_open failed with code: %d\r\n", fr);
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	4619      	mov	r1, r3
 800172c:	4828      	ldr	r0, [pc, #160]	@ (80017d0 <_ZN2SD9next_fileEv+0x1ac>)
 800172e:	f00c fbe7 	bl	800df00 <iprintf>
			return;
 8001732:	e046      	b.n	80017c2 <_ZN2SD9next_fileEv+0x19e>
		}

		// fill consumer and producer buffers
		fill_from_wav(consumer_buf);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800173a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800173e:	4619      	mov	r1, r3
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff fdd7 	bl	80012f4 <_ZN2SD13fill_from_wavEPt>
		fill_from_wav(producer_buf);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800174c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001750:	4619      	mov	r1, r3
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff fdce 	bl	80012f4 <_ZN2SD13fill_from_wavEPt>

		__HAL_TIM_ENABLE_DMA(htim_ptr, TIM_DMA_UPDATE);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800175e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68da      	ldr	r2, [r3, #12]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800176c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001776:	60da      	str	r2, [r3, #12]

		HAL_DMA_Start_IT(
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800177e:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
		    hdma_ptr,
		    (uint32_t)consumer_buf,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
		HAL_DMA_Start_IT(
 800178c:	4619      	mov	r1, r3
		    (uint32_t)&htim_ptr->Instance->CCR1,
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001794:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	3334      	adds	r3, #52	@ 0x34
		HAL_DMA_Start_IT(
 800179c:	461a      	mov	r2, r3
 800179e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017a2:	f002 fbed 	bl	8003f80 <HAL_DMA_Start_IT>
		    BUFFER_SIZE
		);

		printf("filename: %s\r\n", filename.c_str());
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 80017ac:	332c      	adds	r3, #44	@ 0x2c
 80017ae:	4618      	mov	r0, r3
 80017b0:	f00b fd60 	bl	800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80017b4:	4603      	mov	r3, r0
 80017b6:	4619      	mov	r1, r3
 80017b8:	4806      	ldr	r0, [pc, #24]	@ (80017d4 <_ZN2SD9next_fileEv+0x1b0>)
 80017ba:	f00c fba1 	bl	800df00 <iprintf>
 80017be:	e000      	b.n	80017c2 <_ZN2SD9next_fileEv+0x19e>
			return;
 80017c0:	bf00      	nop
	}
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd90      	pop	{r4, r7, pc}
 80017c8:	0800fde4 	.word	0x0800fde4
 80017cc:	0800fe04 	.word	0x0800fe04
 80017d0:	0800fd84 	.word	0x0800fd84
 80017d4:	0800fe18 	.word	0x0800fe18

080017d8 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68f8      	ldr	r0, [r7, #12]
 80017e6:	f000 fb40 	bl	8001e6a <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 f942 	bl	8001a88 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ffeb 	bl	80017f4 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_ZN2SDC1Ev>:
	SD() = default;
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 8001836:	332c      	adds	r3, #44	@ 0x2c
 8001838:	4618      	mov	r0, r3
 800183a:	f00b fc48 	bl	800d0ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8001844:	3304      	adds	r3, #4
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800184c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f503 5342 	add.w	r3, r3, #12416	@ 0x3080
 8001856:	3304      	adds	r3, #4
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800185e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 8001868:	3318      	adds	r3, #24
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ffcf 	bl	800180e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <_Z10event_loopv>:
extern DMA_HandleTypeDef hdma_tim1_up;

SD sd; // sd object used to handle updating CCR based on audio file

// main loop
void event_loop() {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	while (true) {
        sd.check_prod();
 8001880:	4801      	ldr	r0, [pc, #4]	@ (8001888 <_Z10event_loopv+0xc>)
 8001882:	f7ff fe99 	bl	80015b8 <_ZN2SD10check_prodEv>
 8001886:	e7fb      	b.n	8001880 <_Z10event_loopv+0x4>
 8001888:	200401f0 	.word	0x200401f0

0800188c <_Z4initv>:
    }
}

// initialize program and start event_loop
void init() {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	sd.init(&htim1, &hdma_tim1_up);
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <_Z4initv+0x18>)
 8001892:	4905      	ldr	r1, [pc, #20]	@ (80018a8 <_Z4initv+0x1c>)
 8001894:	4805      	ldr	r0, [pc, #20]	@ (80018ac <_Z4initv+0x20>)
 8001896:	f7ff fd7d 	bl	8001394 <_ZN2SD4initEP17TIM_HandleTypeDefP19__DMA_HandleTypeDef>
	event_loop();
 800189a:	f7ff ffef 	bl	800187c <_Z10event_loopv>
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	200444ec 	.word	0x200444ec
 80018a8:	20044454 	.word	0x20044454
 80018ac:	200401f0 	.word	0x200401f0

080018b0 <HAL_DMA_XferCpltCallback>:

// HAL C functions
extern "C" {

// DMA callback when buffer is emptied
void HAL_DMA_XferCpltCallback (DMA_HandleTypeDef *hdma) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	if(hdma == &hdma_tim1_up)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <HAL_DMA_XferCpltCallback+0x20>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d102      	bne.n	80018c6 <HAL_DMA_XferCpltCallback+0x16>
		sd.handle_dma_cb();
 80018c0:	4804      	ldr	r0, [pc, #16]	@ (80018d4 <HAL_DMA_XferCpltCallback+0x24>)
 80018c2:	f7ff fe3d 	bl	8001540 <_ZN2SD13handle_dma_cbEv>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200444ec 	.word	0x200444ec
 80018d4:	200401f0 	.word	0x200401f0

080018d8 <HAL_GPIO_EXTI_Callback>:

// callback for button press
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018e8:	d10f      	bne.n	800190a <HAL_GPIO_EXTI_Callback+0x32>
        static uint32_t last_press = 0;
        static constexpr uint32_t DEBOUNCE_MS = 500;
        uint32_t now = HAL_GetTick();
 80018ea:	f002 f983 	bl	8003bf4 <HAL_GetTick>
 80018ee:	60f8      	str	r0, [r7, #12]

        // if 50 ms has passed since last press, set next song
        if (now - last_press >= DEBOUNCE_MS) {
 80018f0:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <HAL_GPIO_EXTI_Callback+0x3c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018fc:	d305      	bcc.n	800190a <HAL_GPIO_EXTI_Callback+0x32>
            last_press = now;
 80018fe:	4a05      	ldr	r2, [pc, #20]	@ (8001914 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6013      	str	r3, [r2, #0]
            sd.next_file();
 8001904:	4804      	ldr	r0, [pc, #16]	@ (8001918 <HAL_GPIO_EXTI_Callback+0x40>)
 8001906:	f7ff fe8d 	bl	8001624 <_ZN2SD9next_fileEv>
        }
    }
}
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20044298 	.word	0x20044298
 8001918:	200401f0 	.word	0x200401f0

0800191c <HAL_PostInit>:

// called by main.h allows for C++ projects
void HAL_PostInit() {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
    init();
 8001920:	f7ff ffb4 	bl	800188c <_Z4initv>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}

08001928 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    { return std::move(__rhs.insert(0, 1, __lhs)); }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline basic_string<_CharT, _Traits, _Alloc>
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
	      const _CharT* __rhs)
    { return std::move(__lhs.append(__rhs)); }
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f00b fc86 	bl	800d248 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 800193c:	4603      	mov	r3, r0
 800193e:	4618      	mov	r0, r3
 8001940:	f000 f8fb 	bl	8001b3a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8001944:	4603      	mov	r3, r0
 8001946:	4619      	mov	r1, r3
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f00b fbc7 	bl	800d0dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800194e:	68f8      	ldr	r0, [r7, #12]
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJRS5_EEEvDpOT_>:
      _GLIBCXX20_CONSTEXPR
      typename vector<_Tp, _Alloc>::reference
#else
      void
#endif
      vector<_Tp, _Alloc>::
 8001956:	b5b0      	push	{r4, r5, r7, lr}
 8001958:	b088      	sub	sp, #32
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	6039      	str	r1, [r7, #0]
      emplace_back(_Args&&... __args)
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	429a      	cmp	r2, r3
 800196a:	d029      	beq.n	80019c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJRS5_EEEvDpOT_+0x6a>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800196c:	687d      	ldr	r5, [r7, #4]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685c      	ldr	r4, [r3, #4]
 8001972:	6838      	ldr	r0, [r7, #0]
 8001974:	f000 f8ec 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8001978:	4603      	mov	r3, r0
 800197a:	61fd      	str	r5, [r7, #28]
 800197c:	61bc      	str	r4, [r7, #24]
 800197e:	617b      	str	r3, [r7, #20]
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001980:	6978      	ldr	r0, [r7, #20]
 8001982:	f000 f8e5 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8001986:	4602      	mov	r2, r0
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4619      	mov	r1, r3
 8001996:	2018      	movs	r0, #24
 8001998:	f7ff fac4 	bl	8000f24 <_ZnwjPv>
 800199c:	4604      	mov	r4, r0
 800199e:	68b8      	ldr	r0, [r7, #8]
 80019a0:	f000 f8d6 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4619      	mov	r1, r3
 80019a8:	4620      	mov	r0, r4
 80019aa:	f00b fc80 	bl	800d2ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80019ae:	bf00      	nop
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 80019b0:	bf00      	nop
				     std::forward<_Args>(__args)...);
	    ++this->_M_impl._M_finish;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f103 0218 	add.w	r2, r3, #24
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	605a      	str	r2, [r3, #4]
	else
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
#if __cplusplus > 201402L
	return back();
#endif
      }
 80019be:	e00c      	b.n	80019da <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJRS5_EEEvDpOT_+0x84>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f8d0 	bl	8001b66 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
 80019c6:	4604      	mov	r4, r0
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f000 f8c1 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	4621      	mov	r1, r4
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f8ed 	bl	8001bb4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
      }
 80019da:	bf00      	nop
 80019dc:	3720      	adds	r7, #32
 80019de:	46bd      	mov	sp, r7
 80019e0:	bdb0      	pop	{r4, r5, r7, pc}

080019e2 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEixEj>:
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6819      	ldr	r1, [r3, #0]
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	440b      	add	r3, r1
      }
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv>:
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      void
      clear() _GLIBCXX_NOEXCEPT
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 f9b0 	bl	8001d7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_erase_at_endEPS5_>
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
      { return begin() == end(); }
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f9cf 	bl	8001dd0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 8001a32:	4603      	mov	r3, r0
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f9da 	bl	8001df0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	f107 020c 	add.w	r2, r7, #12
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 f9e1 	bl	8001e12 <_ZN9__gnu_cxxeqIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	10db      	asrs	r3, r3, #3
 8001a70:	4a04      	ldr	r2, [pc, #16]	@ (8001a84 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv+0x28>)
 8001a72:	fb02 f303 	mul.w	r3, r2, r3
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	aaaaaaab 	.word	0xaaaaaaab

08001a88 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f9d1 	bl	8001e42 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>
	{ }
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	10db      	asrs	r3, r3, #3
 8001ac4:	4a07      	ldr	r2, [pc, #28]	@ (8001ae4 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev+0x38>)
 8001ac6:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8001aca:	461a      	mov	r2, r3
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f000 f9d7 	bl	8001e80 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>
      }
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fe7f 	bl	80017d8 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	aaaaaaab 	.word	0xaaaaaaab

08001ae8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001ae8:	b5b0      	push	{r4, r5, r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681d      	ldr	r5, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f9d9 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001b00:	4603      	mov	r3, r0
 8001b02:	617d      	str	r5, [r7, #20]
 8001b04:	613c      	str	r4, [r7, #16]
 8001b06:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8001b08:	6939      	ldr	r1, [r7, #16]
 8001b0a:	6978      	ldr	r0, [r7, #20]
 8001b0c:	f000 faca 	bl	80020a4 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
    }
 8001b10:	bf00      	nop
      }
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff ffc9 	bl	8001aac <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bdb0      	pop	{r4, r5, r7, pc}

08001b24 <_ZNSt15__new_allocatorIcED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b084      	sub	sp, #16
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	1d1a      	adds	r2, r3, #4
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f000 f9a5 	bl	8001ec8 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 f805 	bl	8001b9e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001b94:	4603      	mov	r3, r0
      }
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001b9e:	b480      	push	{r7}
 8001ba0:	b083      	sub	sp, #12
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8001ba6:	2301      	movs	r3, #1
      }
 8001ba8:	4618      	mov	r0, r3
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8001bb4:	b5b0      	push	{r4, r5, r7, lr}
 8001bb6:	b094      	sub	sp, #80	@ 0x50
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8001bc0:	4a6c      	ldr	r2, [pc, #432]	@ (8001d74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>)
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 f98f 	bl	8001ee8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc>
 8001bca:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f000 f9cc 	bl	8001f76 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
 8001bde:	4603      	mov	r3, r0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	f107 0210 	add.w	r2, r7, #16
 8001be6:	f107 0308 	add.w	r3, r7, #8
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 f9d3 	bl	8001f98 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 f9e6 	bl	8001fcc <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj>
 8001c00:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8001c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c04:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8001c06:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8001c08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	4413      	add	r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 8001c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c16:	189c      	adds	r4, r3, r2
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff99 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	637d      	str	r5, [r7, #52]	@ 0x34
 8001c22:	633c      	str	r4, [r7, #48]	@ 0x30
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001c26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c28:	f7ff ff92 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c36:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	2018      	movs	r0, #24
 8001c3e:	f7ff f971 	bl	8000f24 <_ZnwjPv>
 8001c42:	4604      	mov	r4, r0
 8001c44:	6a38      	ldr	r0, [r7, #32]
 8001c46:	f7ff ff83 	bl	8001b50 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4620      	mov	r0, r4
 8001c50:	f00b fb2d 	bl	800d2ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8001c54:	bf00      	nop
	}
 8001c56:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8001c5c:	f7ff ff94 	bl	8001b88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d027      	beq.n	8001cb6 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x102>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001c66:	f107 0308 	add.w	r3, r7, #8
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f9db 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001c70:	4603      	mov	r3, r0
 8001c72:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f91b 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001c7c:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001c7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001c80:	4621      	mov	r1, r4
 8001c82:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001c84:	f000 f9bb 	bl	8001ffe <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
 8001c88:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8001c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c8c:	3318      	adds	r3, #24
 8001c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001c90:	f107 0308 	add.w	r3, r7, #8
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f9c6 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 f906 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001ca6:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001ca8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001caa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001cac:	4620      	mov	r0, r4
 8001cae:	f000 f9a6 	bl	8001ffe <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
 8001cb2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8001cb4:	e026      	b.n	8001d04 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8001cb6:	f107 0308 	add.w	r3, r7, #8
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f9b3 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 f8f3 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001ccc:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8001cce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001cd4:	f000 f9b2 	bl	800203c <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 8001cd8:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8001cda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cdc:	3318      	adds	r3, #24
 8001cde:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8001ce0:	f107 0308 	add.w	r3, r7, #8
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 f99e 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001cea:	4603      	mov	r3, r0
 8001cec:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 f8de 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001cf6:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8001cf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001cfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	f000 f99d 	bl	800203c <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 8001d02:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8001d04:	f7ff ff40 	bl	8001b88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f083 0301 	eor.w	r3, r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d00e      	beq.n	8001d32 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f8cb 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d24:	61bb      	str	r3, [r7, #24]
 8001d26:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 8001d28:	69b9      	ldr	r1, [r7, #24]
 8001d2a:	69f8      	ldr	r0, [r7, #28]
 8001d2c:	f000 f9ba 	bl	80020a4 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
    }
 8001d30:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8001d32:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	10db      	asrs	r3, r3, #3
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c4>)
 8001d40:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 8001d44:	461a      	mov	r2, r3
 8001d46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001d48:	f000 f89a 	bl	8001e80 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>
      this->_M_impl._M_start = __new_start;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d50:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d56:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001d58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	461a      	mov	r2, r3
 8001d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d66:	441a      	add	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	609a      	str	r2, [r3, #8]
    }
 8001d6c:	bf00      	nop
 8001d6e:	3750      	adds	r7, #80	@ 0x50
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bdb0      	pop	{r4, r5, r7, pc}
 8001d74:	0800fe28 	.word	0x0800fe28
 8001d78:	aaaaaaab 	.word	0xaaaaaaab

08001d7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_erase_at_endEPS5_>:

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      _GLIBCXX20_CONSTEXPR
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b087      	sub	sp, #28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	10db      	asrs	r3, r3, #3
 8001d90:	4a0e      	ldr	r2, [pc, #56]	@ (8001dcc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_erase_at_endEPS5_+0x50>)
 8001d92:	fb02 f303 	mul.w	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d012      	beq.n	8001dc4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_M_erase_at_endEPS5_+0x48>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 f884 	bl	8001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 8001daa:	4602      	mov	r2, r0
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	60fc      	str	r4, [r7, #12]
 8001db2:	60ba      	str	r2, [r7, #8]
      std::_Destroy(__first, __last);
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	6938      	ldr	r0, [r7, #16]
 8001db8:	f000 f974 	bl	80020a4 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
    }
 8001dbc:	bf00      	nop
	    this->_M_impl._M_finish = __pos;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 8001dc4:	bf00      	nop
 8001dc6:	371c      	adds	r7, #28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd90      	pop	{r4, r7, pc}
 8001dcc:	aaaaaaab 	.word	0xaaaaaaab

08001dd0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	f107 030c 	add.w	r3, r7, #12
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 f944 	bl	800206e <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS8_>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	1d1a      	adds	r2, r3, #4
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f933 	bl	800206e <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS8_>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <_ZN9__gnu_cxxeqIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>:
    { return __lhs.base() == __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator==(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001e12:	b590      	push	{r4, r7, lr}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() == __rhs.base(); }
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f936 	bl	800208e <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001e22:	4603      	mov	r3, r0
 8001e24:	681c      	ldr	r4, [r3, #0]
 8001e26:	6838      	ldr	r0, [r7, #0]
 8001e28:	f000 f931 	bl	800208e <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	429c      	cmp	r4, r3
 8001e32:	bf0c      	ite	eq
 8001e34:	2301      	moveq	r3, #1
 8001e36:	2300      	movne	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd90      	pop	{r4, r7, pc}

08001e42 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
	{ }
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
	if (__p)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00b      	beq.n	8001eaa <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	61bb      	str	r3, [r7, #24]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	69b9      	ldr	r1, [r7, #24]
 8001ea2:	69f8      	ldr	r0, [r7, #28]
 8001ea4:	f000 f962 	bl	800216c <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS5_j>
 8001ea8:	bf00      	nop
      }
 8001eaa:	bf00      	nop
 8001eac:	3720      	adds	r7, #32
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4618      	mov	r0, r3
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8001ee8:	b590      	push	{r4, r7, lr}
 8001eea:	b087      	sub	sp, #28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f000 f8e2 	bl	80020be <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001efa:	4604      	mov	r4, r0
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f7ff fdad 	bl	8001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f02:	4603      	mov	r3, r0
 8001f04:	1ae2      	subs	r2, r4, r3
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	bf34      	ite	cc
 8001f0c:	2301      	movcc	r3, #1
 8001f0e:	2300      	movcs	r3, #0
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f00b f875 	bl	800d006 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f7ff fd9d 	bl	8001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f22:	4604      	mov	r4, r0
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f7ff fd99 	bl	8001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	f107 0208 	add.w	r2, r7, #8
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 f8d1 	bl	80020e0 <_ZSt3maxIjERKT_S2_S2_>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4423      	add	r3, r4
 8001f44:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f7ff fd88 	bl	8001a5c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d306      	bcc.n	8001f62 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x7a>
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	f000 f8b2 	bl	80020be <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d904      	bls.n	8001f6c <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x84>
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f8ab 	bl	80020be <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	e000      	b.n	8001f6e <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEjPKc+0x86>
 8001f6c:	697b      	ldr	r3, [r7, #20]
      }
 8001f6e:	4618      	mov	r0, r3
 8001f70:	371c      	adds	r7, #28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd90      	pop	{r4, r7, pc}

08001f76 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b084      	sub	sp, #16
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	f107 030c 	add.w	r3, r7, #12
 8001f84:	4611      	mov	r1, r2
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff9e 	bl	8001ec8 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f83f 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	681c      	ldr	r4, [r3, #0]
 8001fac:	6838      	ldr	r0, [r7, #0]
 8001fae:	f000 f83a 	bl	8002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	1ae3      	subs	r3, r4, r3
 8001fb8:	10db      	asrs	r3, r3, #3
 8001fba:	4a03      	ldr	r2, [pc, #12]	@ (8001fc8 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_+0x30>)
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd90      	pop	{r4, r7, pc}
 8001fc8:	aaaaaaab 	.word	0xaaaaaaab

08001fcc <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00b      	beq.n	8001ff4 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj+0x28>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	68b9      	ldr	r1, [r7, #8]
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f000 f917 	bl	800221c <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	bf00      	nop
 8001ff2:	e000      	b.n	8001ff6 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEj+0x2a>
 8001ff4:	2300      	movs	r3, #0
      }
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8001ffe:	b590      	push	{r4, r7, lr}
 8002000:	b087      	sub	sp, #28
 8002002:	af02      	add	r7, sp, #8
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
 800200a:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800200c:	f88d 4000 	strb.w	r4, [sp]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f000 f876 	bl	8002108 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
 800201c:	4603      	mov	r3, r0
      }
 800201e:	4618      	mov	r0, r3
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	bd90      	pop	{r4, r7, pc}

08002026 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800203c:	b590      	push	{r4, r7, lr}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f86e 	bl	800212c <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
 8002050:	4604      	mov	r4, r0
 8002052:	68b8      	ldr	r0, [r7, #8]
 8002054:	f000 f86a 	bl	800212c <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
 8002058:	4601      	mov	r1, r0
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4620      	mov	r0, r4
 8002060:	f000 f873 	bl	800214a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>
 8002064:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8002066:	4618      	mov	r0, r3
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	bd90      	pop	{r4, r7, pc}

0800206e <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS8_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4618      	mov	r0, r3
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80020ae:	6839      	ldr	r1, [r7, #0]
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 f86e 	bl	8002192 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
    }
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80020be:	b580      	push	{r7, lr}
 80020c0:	b082      	sub	sp, #8
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 f89b 	bl	8002204 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 f877 	bl	80021c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d201      	bcs.n	80020fa <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	e000      	b.n	80020fc <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80020fa:	687b      	ldr	r3, [r7, #4]
    }
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f8ad 	bl	800227c <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 8002122:	4603      	mov	r3, r0
      }
 8002124:	4618      	mov	r0, r3
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 f8bb 	bl	80022b6 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	60f8      	str	r0, [r7, #12]
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	68b9      	ldr	r1, [r7, #8]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f8bc 	bl	80022da <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
 8002162:	4603      	mov	r3, r0
    }
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS5_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	4413      	add	r3, r2
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	4619      	mov	r1, r3
 8002184:	68b8      	ldr	r0, [r7, #8]
 8002186:	f00a ff22 	bl	800cfce <_ZdlPvj>
      }
 800218a:	bf00      	nop
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002192:	b580      	push	{r7, lr}
 8002194:	b082      	sub	sp, #8
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 800219c:	e009      	b.n	80021b2 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f8af 	bl	8002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f000 f8b6 	bl	8002318 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>
	  for (; __first != __last; ++__first)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3318      	adds	r3, #24
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d1f1      	bne.n	800219e <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0xc>
	}
 80021ba:	bf00      	nop
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80021cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_+0x3c>)
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_+0x3c>)
      { return _M_max_size(); }
 80021de:	bf00      	nop
	return __a.max_size();
 80021e0:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80021e2:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 80021e4:	f107 020c 	add.w	r2, r7, #12
 80021e8:	f107 0310 	add.w	r3, r7, #16
 80021ec:	4611      	mov	r1, r2
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 f89d 	bl	800232e <_ZSt3minIjERKT_S2_S2_>
 80021f4:	4603      	mov	r3, r0
 80021f6:	681b      	ldr	r3, [r3, #0]
      }
 80021f8:	4618      	mov	r0, r3
 80021fa:	3720      	adds	r7, #32
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	05555555 	.word	0x05555555

08002204 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4618      	mov	r0, r3
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800222c:	4a11      	ldr	r2, [pc, #68]	@ (8002274 <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x58>)
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	4293      	cmp	r3, r2
 8002232:	bf8c      	ite	hi
 8002234:	2301      	movhi	r3, #1
 8002236:	2300      	movls	r3, #0
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	bf14      	ite	ne
 800223e:	2301      	movne	r3, #1
 8002240:	2300      	moveq	r3, #0
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d007      	beq.n	8002258 <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	4a0b      	ldr	r2, [pc, #44]	@ (8002278 <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x5c>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d901      	bls.n	8002254 <_ZNSt15__new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 8002250:	f00a fed3 	bl	800cffa <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002254:	f00a fece 	bl	800cff4 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002258:	68ba      	ldr	r2, [r7, #8]
 800225a:	4613      	mov	r3, r2
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	4413      	add	r3, r2
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	4618      	mov	r0, r3
 8002264:	f00a feb5 	bl	800cfd2 <_Znwj>
 8002268:	4603      	mov	r3, r0
      }
 800226a:	4618      	mov	r0, r3
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	05555555 	.word	0x05555555
 8002278:	0aaaaaaa 	.word	0x0aaaaaaa

0800227c <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 800227c:	b5b0      	push	{r4, r5, r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f863 	bl	8002356 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 8002290:	4604      	mov	r4, r0
 8002292:	68b8      	ldr	r0, [r7, #8]
 8002294:	f000 f85f 	bl	8002356 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 8002298:	4605      	mov	r5, r0
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f85b 	bl	8002356 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>
 80022a0:	4602      	mov	r2, r0
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	4629      	mov	r1, r5
 80022a6:	4620      	mov	r0, r4
 80022a8:	f000 f860 	bl	800236c <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
 80022ac:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bdb0      	pop	{r4, r5, r7, pc}

080022b6 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>:
      move_iterator(iterator_type __i)
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
 80022be:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80022c0:	463b      	mov	r3, r7
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 f878 	bl	80023b8 <_ZSt4moveIRPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS9_>
 80022c8:	4603      	mov	r3, r0
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	60b9      	str	r1, [r7, #8]
 80022e4:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 80022e6:	2300      	movs	r3, #0
 80022e8:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 80022ea:	2300      	movs	r3, #0
 80022ec:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68b9      	ldr	r1, [r7, #8]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f000 f86b 	bl	80023ce <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
 80022f8:	4603      	mov	r3, r0
    }
 80022fa:	4618      	mov	r0, r3
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
    _Destroy(_Tp* __pointer)
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f00a fefa 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    }
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800232e:	b480      	push	{r7}
 8002330:	b083      	sub	sp, #12
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
 8002336:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d201      	bcs.n	8002348 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	e000      	b.n	800234a <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8002348:	687b      	ldr	r3, [r7, #4]
    }
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
    __relocate_a_1(_InputIterator __first, _InputIterator __last,
 800236c:	b590      	push	{r4, r7, lr}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]
      _ForwardIterator __cur = __result;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first, (void)++__cur)
 800237e:	e012      	b.n	80023a6 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x3a>
	std::__relocate_object_a(std::__addressof(*__cur),
 8002380:	6978      	ldr	r0, [r7, #20]
 8002382:	f7ff ffbe 	bl	8002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 8002386:	4604      	mov	r4, r0
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f7ff ffba 	bl	8002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 800238e:	4603      	mov	r3, r0
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	4619      	mov	r1, r3
 8002394:	4620      	mov	r0, r4
 8002396:	f000 f82a 	bl	80023ee <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
      for (; __first != __last; ++__first, (void)++__cur)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	3318      	adds	r3, #24
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	3318      	adds	r3, #24
 80023a4:	617b      	str	r3, [r7, #20]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d1e8      	bne.n	8002380 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x14>
      return __cur;
 80023ae:	697b      	ldr	r3, [r7, #20]
    }
 80023b0:	4618      	mov	r0, r3
 80023b2:	371c      	adds	r7, #28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd90      	pop	{r4, r7, pc}

080023b8 <_ZSt4moveIRPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4618      	mov	r0, r3
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	60f8      	str	r0, [r7, #12]
 80023d6:	60b9      	str	r1, [r7, #8]
 80023d8:	607a      	str	r2, [r7, #4]
	{ return std::__do_uninit_copy(__first, __last, __result); }
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f000 f841 	bl	8002466 <_ZSt16__do_uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4618      	mov	r0, r3
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
    __relocate_object_a(_Tp* __restrict __dest, _Up* __restrict __orig,
 80023ee:	b590      	push	{r4, r7, lr}
 80023f0:	b08f      	sub	sp, #60	@ 0x3c
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
      __traits::construct(__alloc, __dest, std::move(*__orig));
 80023fa:	68b8      	ldr	r0, [r7, #8]
 80023fc:	f7ff fb9d 	bl	8001b3a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8002400:	4602      	mov	r2, r0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	627b      	str	r3, [r7, #36]	@ 0x24
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	623b      	str	r3, [r7, #32]
 800240a:	61fa      	str	r2, [r7, #28]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800240c:	69f8      	ldr	r0, [r7, #28]
 800240e:	f000 f89e 	bl	800254e <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 8002412:	4602      	mov	r2, r0
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	613a      	str	r2, [r7, #16]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	4619      	mov	r1, r3
 8002422:	2018      	movs	r0, #24
 8002424:	f7fe fd7e 	bl	8000f24 <_ZnwjPv>
 8002428:	4604      	mov	r4, r0
 800242a:	6938      	ldr	r0, [r7, #16]
 800242c:	f000 f88f 	bl	800254e <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 8002430:	4603      	mov	r3, r0
 8002432:	4619      	mov	r1, r3
 8002434:	4620      	mov	r0, r4
 8002436:	f00a fe51 	bl	800d0dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800243a:	bf00      	nop
	}
 800243c:	bf00      	nop
      __traits::destroy(__alloc, std::__addressof(*__orig));
 800243e:	68b8      	ldr	r0, [r7, #8]
 8002440:	f7ff ff5f 	bl	8002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 8002444:	4602      	mov	r2, r0
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	637b      	str	r3, [r7, #52]	@ 0x34
 800244a:	633a      	str	r2, [r7, #48]	@ 0x30
 800244c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800244e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002452:	62bb      	str	r3, [r7, #40]	@ 0x28
	{ __p->~_Up(); }
 8002454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002456:	f00a fe60 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800245a:	bf00      	nop
	}
 800245c:	bf00      	nop
    }
 800245e:	bf00      	nop
 8002460:	373c      	adds	r7, #60	@ 0x3c
 8002462:	46bd      	mov	sp, r7
 8002464:	bd90      	pop	{r4, r7, pc}

08002466 <_ZSt16__do_uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
    __do_uninit_copy(_InputIterator __first, _InputIterator __last,
 8002466:	b590      	push	{r4, r7, lr}
 8002468:	b087      	sub	sp, #28
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
      _ForwardIterator __cur = __result;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	617b      	str	r3, [r7, #20]
	  for (; __first != __last; ++__first, (void)++__cur)
 8002476:	e015      	b.n	80024a4 <_ZSt16__do_uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_+0x3e>
	    std::_Construct(std::__addressof(*__cur), *__first);
 8002478:	6978      	ldr	r0, [r7, #20]
 800247a:	f7ff ff42 	bl	8002302 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>
 800247e:	4604      	mov	r4, r0
 8002480:	f107 030c 	add.w	r3, r7, #12
 8002484:	4618      	mov	r0, r3
 8002486:	f000 f83f 	bl	8002508 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
 800248a:	4603      	mov	r3, r0
 800248c:	4619      	mov	r1, r3
 800248e:	4620      	mov	r0, r4
 8002490:	f000 f846 	bl	8002520 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
	  for (; __first != __last; ++__first, (void)++__cur)
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	4618      	mov	r0, r3
 800249a:	f000 f824 	bl	80024e6 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	3318      	adds	r3, #24
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	f107 0208 	add.w	r2, r7, #8
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f808 	bl	80024c4 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1de      	bne.n	8002478 <_ZSt16__do_uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_+0x12>
	  return __cur;
 80024ba:	697b      	ldr	r3, [r7, #20]
    }
 80024bc:	4618      	mov	r0, r3
 80024be:	371c      	adds	r7, #28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd90      	pop	{r4, r7, pc}

080024c4 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
    operator!=(const move_iterator<_Iterator>& __x,
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
    { return !(__x == __y); }
 80024ce:	6839      	ldr	r1, [r7, #0]
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f847 	bl	8002564 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
 80024d6:	4603      	mov	r3, r0
 80024d8:	f083 0301 	eor.w	r3, r3, #1
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
      operator++()
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
	++_M_current;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f103 0218 	add.w	r2, r3, #24
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	601a      	str	r2, [r3, #0]
	return *this;
 80024fa:	687b      	ldr	r3, [r7, #4]
      }
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
      operator*() const
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
      { return static_cast<reference>(*_M_current); }
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4619      	mov	r1, r3
 800252e:	2018      	movs	r0, #24
 8002530:	f7fe fcf8 	bl	8000f24 <_ZnwjPv>
 8002534:	4604      	mov	r4, r0
 8002536:	6838      	ldr	r0, [r7, #0]
 8002538:	f000 f809 	bl	800254e <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>
 800253c:	4603      	mov	r3, r0
 800253e:	4619      	mov	r1, r3
 8002540:	4620      	mov	r0, r4
 8002542:	f00a fdcb 	bl	800d0dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	bd90      	pop	{r4, r7, pc}

0800254e <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4618      	mov	r0, r3
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
    operator==(const move_iterator<_Iterator>& __x,
 8002564:	b590      	push	{r4, r7, lr}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
    { return __x.base() == __y.base(); }
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f80e 	bl	8002590 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 8002574:	4604      	mov	r4, r0
 8002576:	6838      	ldr	r0, [r7, #0]
 8002578:	f000 f80a 	bl	8002590 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 800257c:	4603      	mov	r3, r0
 800257e:	429c      	cmp	r4, r3
 8002580:	bf0c      	ite	eq
 8002582:	2301      	moveq	r3, #1
 8002584:	2300      	movne	r3, #0
 8002586:	b2db      	uxtb	r3, r3
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bd90      	pop	{r4, r7, pc}

08002590 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
      base() const
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <_Z41__static_initialization_and_destruction_0v>:

}
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
SD sd; // sd object used to handle updating CCR based on audio file
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80025ae:	f7ff f93b 	bl	8001828 <_ZN2SDC1Ev>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200401f0 	.word	0x200401f0

080025bc <_ZN2SDD1Ev>:
class SD {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f503 4381 	add.w	r3, r3, #16512	@ 0x4080
 80025ca:	3318      	adds	r3, #24
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fa8b 	bl	8001ae8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
 80025d8:	332c      	adds	r3, #44	@ 0x2c
 80025da:	4618      	mov	r0, r3
 80025dc:	f00a fd9d 	bl	800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <_Z41__static_initialization_and_destruction_1v>:
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
SD sd; // sd object used to handle updating CCR based on audio file
 80025f0:	4802      	ldr	r0, [pc, #8]	@ (80025fc <_Z41__static_initialization_and_destruction_1v+0x10>)
 80025f2:	f7ff ffe3 	bl	80025bc <_ZN2SDD1Ev>
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	200401f0 	.word	0x200401f0

08002600 <_GLOBAL__sub_I_sd>:
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
 8002604:	f7ff ffd0 	bl	80025a8 <_Z41__static_initialization_and_destruction_0v>
 8002608:	bd80      	pop	{r7, pc}

0800260a <_GLOBAL__sub_D_sd>:
 800260a:	b580      	push	{r7, lr}
 800260c:	af00      	add	r7, sp, #0
 800260e:	f7ff ffed 	bl	80025ec <_Z41__static_initialization_and_destruction_1v>
 8002612:	bd80      	pop	{r7, pc}

08002614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002618:	f001 fa83 	bl	8003b22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800261c:	f000 f810 	bl	8002640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002620:	f000 fa5c 	bl	8002adc <MX_GPIO_Init>
  MX_DMA_Init();
 8002624:	f000 fa18 	bl	8002a58 <MX_DMA_Init>
  MX_TIM1_Init();
 8002628:	f000 f8e6 	bl	80027f8 <MX_TIM1_Init>
  MX_SPI1_Init();
 800262c:	f000 f8a6 	bl	800277c <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8002630:	f000 f858 	bl	80026e4 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8002634:	f000 f98e 	bl	8002954 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_PostInit();
 8002638:	f7ff f970 	bl	800191c <HAL_PostInit>
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <main+0x28>

08002640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b096      	sub	sp, #88	@ 0x58
 8002644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002646:	f107 0314 	add.w	r3, r7, #20
 800264a:	2244      	movs	r2, #68	@ 0x44
 800264c:	2100      	movs	r1, #0
 800264e:	4618      	mov	r0, r3
 8002650:	f00b fcbb 	bl	800dfca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002654:	463b      	mov	r3, r7
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]
 800265c:	609a      	str	r2, [r3, #8]
 800265e:	60da      	str	r2, [r3, #12]
 8002660:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002662:	2000      	movs	r0, #0
 8002664:	f002 f96c 	bl	8004940 <HAL_PWREx_ControlVoltageScaling>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800266e:	f000 fab5 	bl	8002bdc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002672:	2310      	movs	r3, #16
 8002674:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002676:	2301      	movs	r3, #1
 8002678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800267e:	2360      	movs	r3, #96	@ 0x60
 8002680:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002682:	2302      	movs	r3, #2
 8002684:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002686:	2301      	movs	r3, #1
 8002688:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800268a:	2301      	movs	r3, #1
 800268c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800268e:	233c      	movs	r3, #60	@ 0x3c
 8002690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002692:	2302      	movs	r3, #2
 8002694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002696:	2302      	movs	r3, #2
 8002698:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800269a:	2302      	movs	r3, #2
 800269c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800269e:	f107 0314 	add.w	r3, r7, #20
 80026a2:	4618      	mov	r0, r3
 80026a4:	f002 fa00 	bl	8004aa8 <HAL_RCC_OscConfig>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80026ae:	f000 fa95 	bl	8002bdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b2:	230f      	movs	r3, #15
 80026b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026b6:	2303      	movs	r3, #3
 80026b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80026c6:	463b      	mov	r3, r7
 80026c8:	2105      	movs	r1, #5
 80026ca:	4618      	mov	r0, r3
 80026cc:	f002 fe06 	bl	80052dc <HAL_RCC_ClockConfig>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80026d6:	f000 fa81 	bl	8002bdc <Error_Handler>
  }
}
 80026da:	bf00      	nop
 80026dc:	3758      	adds	r7, #88	@ 0x58
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80026e8:	4b22      	ldr	r3, [pc, #136]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 80026ea:	4a23      	ldr	r2, [pc, #140]	@ (8002778 <MX_LPUART1_UART_Init+0x94>)
 80026ec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80026ee:	4b21      	ldr	r3, [pc, #132]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 80026f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026f4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80026fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002702:	4b1c      	ldr	r3, [pc, #112]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002708:	4b1a      	ldr	r3, [pc, #104]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 800270a:	220c      	movs	r2, #12
 800270c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800270e:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002710:	2200      	movs	r2, #0
 8002712:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002714:	4b17      	ldr	r3, [pc, #92]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002716:	2200      	movs	r2, #0
 8002718:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800271a:	4b16      	ldr	r3, [pc, #88]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 800271c:	2200      	movs	r2, #0
 800271e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002720:	4b14      	ldr	r3, [pc, #80]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002722:	2200      	movs	r2, #0
 8002724:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002726:	4b13      	ldr	r3, [pc, #76]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002728:	2200      	movs	r2, #0
 800272a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800272c:	4811      	ldr	r0, [pc, #68]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 800272e:	f006 f93c 	bl	80089aa <HAL_UART_Init>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002738:	f000 fa50 	bl	8002bdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800273c:	2100      	movs	r1, #0
 800273e:	480d      	ldr	r0, [pc, #52]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002740:	f006 ff66 	bl	8009610 <HAL_UARTEx_SetTxFifoThreshold>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800274a:	f000 fa47 	bl	8002bdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800274e:	2100      	movs	r1, #0
 8002750:	4808      	ldr	r0, [pc, #32]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002752:	f006 ff9b 	bl	800968c <HAL_UARTEx_SetRxFifoThreshold>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800275c:	f000 fa3e 	bl	8002bdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002760:	4804      	ldr	r0, [pc, #16]	@ (8002774 <MX_LPUART1_UART_Init+0x90>)
 8002762:	f006 ff1c 	bl	800959e <HAL_UARTEx_DisableFifoMode>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800276c:	f000 fa36 	bl	8002bdc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002770:	bf00      	nop
 8002772:	bd80      	pop	{r7, pc}
 8002774:	2004429c 	.word	0x2004429c
 8002778:	40008000 	.word	0x40008000

0800277c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <MX_SPI1_Init+0x74>)
 8002782:	4a1c      	ldr	r2, [pc, #112]	@ (80027f4 <MX_SPI1_Init+0x78>)
 8002784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002786:	4b1a      	ldr	r3, [pc, #104]	@ (80027f0 <MX_SPI1_Init+0x74>)
 8002788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800278c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800278e:	4b18      	ldr	r3, [pc, #96]	@ (80027f0 <MX_SPI1_Init+0x74>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002794:	4b16      	ldr	r3, [pc, #88]	@ (80027f0 <MX_SPI1_Init+0x74>)
 8002796:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800279a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800279c:	4b14      	ldr	r3, [pc, #80]	@ (80027f0 <MX_SPI1_Init+0x74>)
 800279e:	2200      	movs	r2, #0
 80027a0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027a2:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80027b0:	4b0f      	ldr	r3, [pc, #60]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027b2:	2220      	movs	r2, #32
 80027b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027b6:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027bc:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027be:	2200      	movs	r2, #0
 80027c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c2:	4b0b      	ldr	r3, [pc, #44]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027ca:	2207      	movs	r2, #7
 80027cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027ce:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027d6:	2208      	movs	r2, #8
 80027d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027da:	4805      	ldr	r0, [pc, #20]	@ (80027f0 <MX_SPI1_Init+0x74>)
 80027dc:	f003 fd54 	bl	8006288 <HAL_SPI_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80027e6:	f000 f9f9 	bl	8002bdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20044330 	.word	0x20044330
 80027f4:	40013000 	.word	0x40013000

080027f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b09a      	sub	sp, #104	@ 0x68
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027fe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800280c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002818:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	611a      	str	r2, [r3, #16]
 8002828:	615a      	str	r2, [r3, #20]
 800282a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	222c      	movs	r2, #44	@ 0x2c
 8002830:	2100      	movs	r1, #0
 8002832:	4618      	mov	r0, r3
 8002834:	f00b fbc9 	bl	800dfca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002838:	4b44      	ldr	r3, [pc, #272]	@ (800294c <MX_TIM1_Init+0x154>)
 800283a:	4a45      	ldr	r2, [pc, #276]	@ (8002950 <MX_TIM1_Init+0x158>)
 800283c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800283e:	4b43      	ldr	r3, [pc, #268]	@ (800294c <MX_TIM1_Init+0x154>)
 8002840:	2200      	movs	r2, #0
 8002842:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002844:	4b41      	ldr	r3, [pc, #260]	@ (800294c <MX_TIM1_Init+0x154>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 800284a:	4b40      	ldr	r3, [pc, #256]	@ (800294c <MX_TIM1_Init+0x154>)
 800284c:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002850:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002852:	4b3e      	ldr	r3, [pc, #248]	@ (800294c <MX_TIM1_Init+0x154>)
 8002854:	2200      	movs	r2, #0
 8002856:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002858:	4b3c      	ldr	r3, [pc, #240]	@ (800294c <MX_TIM1_Init+0x154>)
 800285a:	2200      	movs	r2, #0
 800285c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800285e:	4b3b      	ldr	r3, [pc, #236]	@ (800294c <MX_TIM1_Init+0x154>)
 8002860:	2200      	movs	r2, #0
 8002862:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002864:	4839      	ldr	r0, [pc, #228]	@ (800294c <MX_TIM1_Init+0x154>)
 8002866:	f004 fee3 	bl	8007630 <HAL_TIM_Base_Init>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002870:	f000 f9b4 	bl	8002bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002874:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002878:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800287a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800287e:	4619      	mov	r1, r3
 8002880:	4832      	ldr	r0, [pc, #200]	@ (800294c <MX_TIM1_Init+0x154>)
 8002882:	f005 f9a7 	bl	8007bd4 <HAL_TIM_ConfigClockSource>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800288c:	f000 f9a6 	bl	8002bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002890:	482e      	ldr	r0, [pc, #184]	@ (800294c <MX_TIM1_Init+0x154>)
 8002892:	f004 ff24 	bl	80076de <HAL_TIM_PWM_Init>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800289c:	f000 f99e 	bl	8002bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028a0:	2300      	movs	r3, #0
 80028a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80028a4:	2300      	movs	r3, #0
 80028a6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a8:	2300      	movs	r3, #0
 80028aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80028b0:	4619      	mov	r1, r3
 80028b2:	4826      	ldr	r0, [pc, #152]	@ (800294c <MX_TIM1_Init+0x154>)
 80028b4:	f005 ff4e 	bl	8008754 <HAL_TIMEx_MasterConfigSynchronization>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80028be:	f000 f98d 	bl	8002bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028c2:	2360      	movs	r3, #96	@ 0x60
 80028c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028ca:	2300      	movs	r3, #0
 80028cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028ce:	2300      	movs	r3, #0
 80028d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028d6:	2300      	movs	r3, #0
 80028d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 80028da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028de:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80028e4:	2200      	movs	r2, #0
 80028e6:	4619      	mov	r1, r3
 80028e8:	4818      	ldr	r0, [pc, #96]	@ (800294c <MX_TIM1_Init+0x154>)
 80028ea:	f005 f85f 	bl	80079ac <HAL_TIM_PWM_ConfigChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80028f4:	f000 f972 	bl	8002bdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028f8:	2300      	movs	r3, #0
 80028fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002904:	2300      	movs	r3, #0
 8002906:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800290c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002910:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002912:	2300      	movs	r3, #0
 8002914:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800291a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002924:	2300      	movs	r3, #0
 8002926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	4619      	mov	r1, r3
 800292c:	4807      	ldr	r0, [pc, #28]	@ (800294c <MX_TIM1_Init+0x154>)
 800292e:	f005 ff99 	bl	8008864 <HAL_TIMEx_ConfigBreakDeadTime>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8002938:	f000 f950 	bl	8002bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800293c:	4803      	ldr	r0, [pc, #12]	@ (800294c <MX_TIM1_Init+0x154>)
 800293e:	f000 ff33 	bl	80037a8 <HAL_TIM_MspPostInit>

}
 8002942:	bf00      	nop
 8002944:	3768      	adds	r7, #104	@ 0x68
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20044454 	.word	0x20044454
 8002950:	40012c00 	.word	0x40012c00

08002954 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08e      	sub	sp, #56	@ 0x38
 8002958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800295a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	605a      	str	r2, [r3, #4]
 8002964:	609a      	str	r2, [r3, #8]
 8002966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002974:	463b      	mov	r3, r7
 8002976:	2200      	movs	r2, #0
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
 800297c:	609a      	str	r2, [r3, #8]
 800297e:	60da      	str	r2, [r3, #12]
 8002980:	611a      	str	r2, [r3, #16]
 8002982:	615a      	str	r2, [r3, #20]
 8002984:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002986:	4b33      	ldr	r3, [pc, #204]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002988:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800298c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 800298e:	4b31      	ldr	r3, [pc, #196]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002990:	2277      	movs	r2, #119	@ 0x77
 8002992:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002994:	4b2f      	ldr	r3, [pc, #188]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002996:	2200      	movs	r2, #0
 8002998:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800299a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a54 <MX_TIM2_Init+0x100>)
 800299c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80029a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029ae:	4829      	ldr	r0, [pc, #164]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029b0:	f004 fe3e 	bl	8007630 <HAL_TIM_Base_Init>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80029ba:	f000 f90f 	bl	8002bdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80029c8:	4619      	mov	r1, r3
 80029ca:	4822      	ldr	r0, [pc, #136]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029cc:	f005 f902 	bl	8007bd4 <HAL_TIM_ConfigClockSource>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80029d6:	f000 f901 	bl	8002bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80029da:	481e      	ldr	r0, [pc, #120]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029dc:	f004 fe7f 	bl	80076de <HAL_TIM_PWM_Init>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80029e6:	f000 f8f9 	bl	8002bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029f2:	f107 031c 	add.w	r3, r7, #28
 80029f6:	4619      	mov	r1, r3
 80029f8:	4816      	ldr	r0, [pc, #88]	@ (8002a54 <MX_TIM2_Init+0x100>)
 80029fa:	f005 feab 	bl	8008754 <HAL_TIMEx_MasterConfigSynchronization>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002a04:	f000 f8ea 	bl	8002bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a08:	2360      	movs	r3, #96	@ 0x60
 8002a0a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a18:	463b      	mov	r3, r7
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002a20:	f004 ffc4 	bl	80079ac <HAL_TIM_PWM_ConfigChannel>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002a2a:	f000 f8d7 	bl	8002bdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a2e:	463b      	mov	r3, r7
 8002a30:	2204      	movs	r2, #4
 8002a32:	4619      	mov	r1, r3
 8002a34:	4807      	ldr	r0, [pc, #28]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002a36:	f004 ffb9 	bl	80079ac <HAL_TIM_PWM_ConfigChannel>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002a40:	f000 f8cc 	bl	8002bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a44:	4803      	ldr	r0, [pc, #12]	@ (8002a54 <MX_TIM2_Init+0x100>)
 8002a46:	f000 feaf 	bl	80037a8 <HAL_TIM_MspPostInit>

}
 8002a4a:	bf00      	nop
 8002a4c:	3738      	adds	r7, #56	@ 0x38
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200444a0 	.word	0x200444a0

08002a58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a62:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a64:	f043 0304 	orr.w	r3, r3, #4
 8002a68:	6493      	str	r3, [r2, #72]	@ 0x48
 8002a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	607b      	str	r3, [r7, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a76:	4b18      	ldr	r3, [pc, #96]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a7a:	4a17      	ldr	r2, [pc, #92]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6493      	str	r3, [r2, #72]	@ 0x48
 8002a82:	4b15      	ldr	r3, [pc, #84]	@ (8002ad8 <MX_DMA_Init+0x80>)
 8002a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2100      	movs	r1, #0
 8002a92:	200b      	movs	r0, #11
 8002a94:	f001 f995 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a98:	200b      	movs	r0, #11
 8002a9a:	f001 f9ae 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	200c      	movs	r0, #12
 8002aa4:	f001 f98d 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002aa8:	200c      	movs	r0, #12
 8002aaa:	f001 f9a6 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	200d      	movs	r0, #13
 8002ab4:	f001 f985 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002ab8:	200d      	movs	r0, #13
 8002aba:	f001 f99e 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	205e      	movs	r0, #94	@ 0x5e
 8002ac4:	f001 f97d 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
 8002ac8:	205e      	movs	r0, #94	@ 0x5e
 8002aca:	f001 f996 	bl	8003dfa <HAL_NVIC_EnableIRQ>

}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000

08002adc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08a      	sub	sp, #40	@ 0x28
 8002ae0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae2:	f107 0314 	add.w	r3, r7, #20
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]
 8002aec:	609a      	str	r2, [r3, #8]
 8002aee:	60da      	str	r2, [r3, #12]
 8002af0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af2:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af6:	4a2e      	ldr	r2, [pc, #184]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002af8:	f043 0304 	orr.w	r3, r3, #4
 8002afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002afe:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0a:	4b29      	ldr	r3, [pc, #164]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0e:	4a28      	ldr	r2, [pc, #160]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b16:	4b26      	ldr	r3, [pc, #152]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b22:	4b23      	ldr	r3, [pc, #140]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b26:	4a22      	ldr	r2, [pc, #136]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b28:	f043 0310 	orr.w	r3, r3, #16
 8002b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b32:	f003 0310 	and.w	r3, r3, #16
 8002b36:	60bb      	str	r3, [r7, #8]
 8002b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b46:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb0 <MX_GPIO_Init+0xd4>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002b52:	f001 ff99 	bl	8004a88 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8002b56:	2201      	movs	r2, #1
 8002b58:	2120      	movs	r1, #32
 8002b5a:	4816      	ldr	r0, [pc, #88]	@ (8002bb4 <MX_GPIO_Init+0xd8>)
 8002b5c:	f001 fea0 	bl	80048a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b70:	f107 0314 	add.w	r3, r7, #20
 8002b74:	4619      	mov	r1, r3
 8002b76:	480f      	ldr	r0, [pc, #60]	@ (8002bb4 <MX_GPIO_Init+0xd8>)
 8002b78:	f001 fd00 	bl	800457c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8002b7c:	2320      	movs	r3, #32
 8002b7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b80:	2301      	movs	r3, #1
 8002b82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	4808      	ldr	r0, [pc, #32]	@ (8002bb4 <MX_GPIO_Init+0xd8>)
 8002b94:	f001 fcf2 	bl	800457c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b98:	2200      	movs	r2, #0
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	2028      	movs	r0, #40	@ 0x28
 8002b9e:	f001 f910 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ba2:	2028      	movs	r0, #40	@ 0x28
 8002ba4:	f001 f929 	bl	8003dfa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ba8:	bf00      	nop
 8002baa:	3728      	adds	r7, #40	@ 0x28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	48000800 	.word	0x48000800

08002bb8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002bc0:	1d39      	adds	r1, r7, #4
 8002bc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4803      	ldr	r0, [pc, #12]	@ (8002bd8 <__io_putchar+0x20>)
 8002bca:	f005 ff3e 	bl	8008a4a <HAL_UART_Transmit>
  return ch;
 8002bce:	687b      	ldr	r3, [r7, #4]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	2004429c 	.word	0x2004429c

08002bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002be0:	b672      	cpsid	i
}
 8002be2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002be4:	bf00      	nop
 8002be6:	e7fd      	b.n	8002be4 <Error_Handler+0x8>

08002be8 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <SD_disk_status+0x14>
        return STA_NOINIT;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e000      	b.n	8002bfe <SD_disk_status+0x16>
    return 0;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	4603      	mov	r3, r0
 8002c12:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e007      	b.n	8002c2e <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8002c1e:	f000 f991 	bl	8002f44 <SD_SPI_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bf14      	ite	ne
 8002c28:	2301      	movne	r3, #1
 8002c2a:	2300      	moveq	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	603b      	str	r3, [r7, #0]
 8002c44:	4603      	mov	r3, r0
 8002c46:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d102      	bne.n	8002c54 <SD_disk_read+0x1c>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <SD_disk_read+0x20>
        return RES_PARERR;
 8002c54:	2304      	movs	r3, #4
 8002c56:	e010      	b.n	8002c7a <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002c58:	4b0a      	ldr	r3, [pc, #40]	@ (8002c84 <SD_disk_read+0x4c>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <SD_disk_read+0x2c>
 8002c60:	2303      	movs	r3, #3
 8002c62:	e00a      	b.n	8002c7a <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	68b8      	ldr	r0, [r7, #8]
 8002c6a:	f000 fa5d 	bl	8003128 <SD_ReadBlocks>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	bf14      	ite	ne
 8002c74:	2301      	movne	r3, #1
 8002c76:	2300      	moveq	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20044555 	.word	0x20044555

08002c88 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	603b      	str	r3, [r7, #0]
 8002c94:	4603      	mov	r3, r0
 8002c96:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 8002c98:	7bfb      	ldrb	r3, [r7, #15]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d102      	bne.n	8002ca4 <SD_disk_write+0x1c>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <SD_disk_write+0x20>
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	e010      	b.n	8002cca <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd4 <SD_disk_write+0x4c>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <SD_disk_write+0x2c>
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e00a      	b.n	8002cca <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	68b8      	ldr	r0, [r7, #8]
 8002cba:	f000 fb09 	bl	80032d0 <SD_WriteBlocks>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf14      	ite	ne
 8002cc4:	2301      	movne	r3, #1
 8002cc6:	2300      	moveq	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20044555 	.word	0x20044555

08002cd8 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	603a      	str	r2, [r7, #0]
 8002ce2:	71fb      	strb	r3, [r7, #7]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8002cee:	2304      	movs	r3, #4
 8002cf0:	e022      	b.n	8002d38 <SD_disk_ioctl+0x60>

    switch (cmd) {
 8002cf2:	79bb      	ldrb	r3, [r7, #6]
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d81e      	bhi.n	8002d36 <SD_disk_ioctl+0x5e>
 8002cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002d00 <SD_disk_ioctl+0x28>)
 8002cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfe:	bf00      	nop
 8002d00:	08002d11 	.word	0x08002d11
 8002d04:	08002d21 	.word	0x08002d21
 8002d08:	08002d15 	.word	0x08002d15
 8002d0c:	08002d2d 	.word	0x08002d2d
    case CTRL_SYNC:
        return RES_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	e011      	b.n	8002d38 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d1a:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e00b      	b.n	8002d38 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d26:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	e005      	b.n	8002d38 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	e000      	b.n	8002d38 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8002d36:	2304      	movs	r3, #4
    }
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a06      	ldr	r2, [pc, #24]	@ (8002d68 <HAL_SPI_TxCpltCallback+0x24>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d102      	bne.n	8002d5a <HAL_SPI_TxCpltCallback+0x16>
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <HAL_SPI_TxCpltCallback+0x28>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	601a      	str	r2, [r3, #0]
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	20044330 	.word	0x20044330
 8002d6c:	2004454c 	.word	0x2004454c

08002d70 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) dma_rx_done = 1;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a06      	ldr	r2, [pc, #24]	@ (8002d94 <HAL_SPI_TxRxCpltCallback+0x24>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d102      	bne.n	8002d86 <HAL_SPI_TxRxCpltCallback+0x16>
 8002d80:	4b05      	ldr	r3, [pc, #20]	@ (8002d98 <HAL_SPI_TxRxCpltCallback+0x28>)
 8002d82:	2201      	movs	r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	20044330 	.word	0x20044330
 8002d98:	20044550 	.word	0x20044550

08002d9c <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8002da6:	1df9      	adds	r1, r7, #7
 8002da8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dac:	2201      	movs	r2, #1
 8002dae:	4803      	ldr	r0, [pc, #12]	@ (8002dbc <SD_TransmitByte+0x20>)
 8002db0:	f003 fb0d 	bl	80063ce <HAL_SPI_Transmit>
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20044330 	.word	0x20044330

08002dc0 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8002dc6:	23ff      	movs	r3, #255	@ 0xff
 8002dc8:	71fb      	strb	r3, [r7, #7]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8002dce:	1dba      	adds	r2, r7, #6
 8002dd0:	1df9      	adds	r1, r7, #7
 8002dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	2301      	movs	r3, #1
 8002dda:	4804      	ldr	r0, [pc, #16]	@ (8002dec <SD_ReceiveByte+0x2c>)
 8002ddc:	f003 fc6d 	bl	80066ba <HAL_SPI_TransmitReceive>
    return data;
 8002de0:	79bb      	ldrb	r3, [r7, #6]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20044330 	.word	0x20044330

08002df0 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 8002dfc:	4b09      	ldr	r3, [pc, #36]	@ (8002e24 <SD_TransmitBuffer+0x34>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	461a      	mov	r2, r3
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4807      	ldr	r0, [pc, #28]	@ (8002e28 <SD_TransmitBuffer+0x38>)
 8002e0a:	f003 fe75 	bl	8006af8 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 8002e0e:	bf00      	nop
 8002e10:	4b04      	ldr	r3, [pc, #16]	@ (8002e24 <SD_TransmitBuffer+0x34>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0fb      	beq.n	8002e10 <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	2004454c 	.word	0x2004454c
 8002e28:	20044330 	.word	0x20044330

08002e2c <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	e007      	b.n	8002e4e <SD_ReceiveBuffer+0x22>
 8002e3e:	4a0f      	ldr	r2, [pc, #60]	@ (8002e7c <SD_ReceiveBuffer+0x50>)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4413      	add	r3, r2
 8002e44:	22ff      	movs	r2, #255	@ 0xff
 8002e46:	701a      	strb	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	887b      	ldrh	r3, [r7, #2]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	dbf3      	blt.n	8002e3e <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 8002e56:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <SD_ReceiveBuffer+0x54>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	4906      	ldr	r1, [pc, #24]	@ (8002e7c <SD_ReceiveBuffer+0x50>)
 8002e62:	4808      	ldr	r0, [pc, #32]	@ (8002e84 <SD_ReceiveBuffer+0x58>)
 8002e64:	f003 ff36 	bl	8006cd4 <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 8002e68:	bf00      	nop
 8002e6a:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <SD_ReceiveBuffer+0x54>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0fb      	beq.n	8002e6a <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8002e72:	bf00      	nop
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20044558 	.word	0x20044558
 8002e80:	20044550 	.word	0x20044550
 8002e84:	20044330 	.word	0x20044330

08002e88 <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8002e8e:	f000 feb1 	bl	8003bf4 <HAL_GetTick>
 8002e92:	4603      	mov	r3, r0
 8002e94:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002e98:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 8002e9a:	f7ff ff91 	bl	8002dc0 <SD_ReceiveByte>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8002ea2:	78fb      	ldrb	r3, [r7, #3]
 8002ea4:	2bff      	cmp	r3, #255	@ 0xff
 8002ea6:	d101      	bne.n	8002eac <SD_WaitReady+0x24>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	e006      	b.n	8002eba <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8002eac:	f000 fea2 	bl	8003bf4 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d8f0      	bhi.n	8002e9a <SD_WaitReady+0x12>
    return SD_ERROR;
 8002eb8:	2301      	movs	r3, #1
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	4603      	mov	r3, r0
 8002eca:	6039      	str	r1, [r7, #0]
 8002ecc:	71fb      	strb	r3, [r7, #7]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8002ed2:	23ff      	movs	r3, #255	@ 0xff
 8002ed4:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8002ed6:	f7ff ffd7 	bl	8002e88 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff ff5a 	bl	8002d9c <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	0e1b      	lsrs	r3, r3, #24
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff ff54 	bl	8002d9c <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	0c1b      	lsrs	r3, r3, #16
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff4e 	bl	8002d9c <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff ff48 	bl	8002d9c <SD_TransmitByte>
    SD_TransmitByte(arg);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff ff43 	bl	8002d9c <SD_TransmitByte>
    SD_TransmitByte(crc);
 8002f16:	79bb      	ldrb	r3, [r7, #6]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff ff3f 	bl	8002d9c <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 8002f1e:	f7ff ff4f 	bl	8002dc0 <SD_ReceiveByte>
 8002f22:	4603      	mov	r3, r0
 8002f24:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8002f26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	da05      	bge.n	8002f3a <SD_SendCommand+0x78>
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	73fb      	strb	r3, [r7, #15]
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f1      	bne.n	8002f1e <SD_SendCommand+0x5c>

    return response;
 8002f3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <SD_SPI_Init>:
uint8_t sd_is_sdhc(void) {
    return sdhc;
}
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8002f44:	b590      	push	{r4, r7, lr}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	2120      	movs	r1, #32
 8002f4e:	4873      	ldr	r0, [pc, #460]	@ (800311c <SD_SPI_Init+0x1d8>)
 8002f50:	f001 fca6 	bl	80048a0 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8002f54:	2300      	movs	r3, #0
 8002f56:	73fb      	strb	r3, [r7, #15]
 8002f58:	e005      	b.n	8002f66 <SD_SPI_Init+0x22>
 8002f5a:	20ff      	movs	r0, #255	@ 0xff
 8002f5c:	f7ff ff1e 	bl	8002d9c <SD_TransmitByte>
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	3301      	adds	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	2b09      	cmp	r3, #9
 8002f6a:	d9f6      	bls.n	8002f5a <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2120      	movs	r1, #32
 8002f70:	486a      	ldr	r0, [pc, #424]	@ (800311c <SD_SPI_Init+0x1d8>)
 8002f72:	f001 fc95 	bl	80048a0 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8002f76:	2295      	movs	r2, #149	@ 0x95
 8002f78:	2100      	movs	r1, #0
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f7ff ffa1 	bl	8002ec2 <SD_SendCommand>
 8002f80:	4603      	mov	r3, r0
 8002f82:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8002f84:	2201      	movs	r2, #1
 8002f86:	2120      	movs	r1, #32
 8002f88:	4864      	ldr	r0, [pc, #400]	@ (800311c <SD_SPI_Init+0x1d8>)
 8002f8a:	f001 fc89 	bl	80048a0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8002f8e:	20ff      	movs	r0, #255	@ 0xff
 8002f90:	f7ff ff04 	bl	8002d9c <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8002f94:	7bbb      	ldrb	r3, [r7, #14]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d001      	beq.n	8002f9e <SD_SPI_Init+0x5a>
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e0ba      	b.n	8003114 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	2120      	movs	r1, #32
 8002fa2:	485e      	ldr	r0, [pc, #376]	@ (800311c <SD_SPI_Init+0x1d8>)
 8002fa4:	f001 fc7c 	bl	80048a0 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8002fa8:	2287      	movs	r2, #135	@ 0x87
 8002faa:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002fae:	2008      	movs	r0, #8
 8002fb0:	f7ff ff87 	bl	8002ec2 <SD_SendCommand>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8002fb8:	2300      	movs	r3, #0
 8002fba:	73fb      	strb	r3, [r7, #15]
 8002fbc:	e00c      	b.n	8002fd8 <SD_SPI_Init+0x94>
 8002fbe:	7bfc      	ldrb	r4, [r7, #15]
 8002fc0:	f7ff fefe 	bl	8002dc0 <SD_ReceiveByte>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f104 0310 	add.w	r3, r4, #16
 8002fcc:	443b      	add	r3, r7
 8002fce:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d9ef      	bls.n	8002fbe <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8002fde:	2201      	movs	r2, #1
 8002fe0:	2120      	movs	r1, #32
 8002fe2:	484e      	ldr	r0, [pc, #312]	@ (800311c <SD_SPI_Init+0x1d8>)
 8002fe4:	f001 fc5c 	bl	80048a0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8002fe8:	20ff      	movs	r0, #255	@ 0xff
 8002fea:	f7ff fed7 	bl	8002d9c <SD_TransmitByte>

    sdhc = 0;
 8002fee:	4b4c      	ldr	r3, [pc, #304]	@ (8003120 <SD_SPI_Init+0x1dc>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 8002ff4:	f000 fdfe 	bl	8003bf4 <HAL_GetTick>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002ffe:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003000:	7bbb      	ldrb	r3, [r7, #14]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d15a      	bne.n	80030bc <SD_SPI_Init+0x178>
 8003006:	79bb      	ldrb	r3, [r7, #6]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d157      	bne.n	80030bc <SD_SPI_Init+0x178>
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	2baa      	cmp	r3, #170	@ 0xaa
 8003010:	d154      	bne.n	80030bc <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 8003012:	2200      	movs	r2, #0
 8003014:	2120      	movs	r1, #32
 8003016:	4841      	ldr	r0, [pc, #260]	@ (800311c <SD_SPI_Init+0x1d8>)
 8003018:	f001 fc42 	bl	80048a0 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 800301c:	22ff      	movs	r2, #255	@ 0xff
 800301e:	2100      	movs	r1, #0
 8003020:	2037      	movs	r0, #55	@ 0x37
 8003022:	f7ff ff4e 	bl	8002ec2 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8003026:	22ff      	movs	r2, #255	@ 0xff
 8003028:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800302c:	2029      	movs	r0, #41	@ 0x29
 800302e:	f7ff ff48 	bl	8002ec2 <SD_SendCommand>
 8003032:	4603      	mov	r3, r0
 8003034:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8003036:	2201      	movs	r2, #1
 8003038:	2120      	movs	r1, #32
 800303a:	4838      	ldr	r0, [pc, #224]	@ (800311c <SD_SPI_Init+0x1d8>)
 800303c:	f001 fc30 	bl	80048a0 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8003040:	20ff      	movs	r0, #255	@ 0xff
 8003042:	f7ff feab 	bl	8002d9c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8003046:	7bbb      	ldrb	r3, [r7, #14]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <SD_SPI_Init+0x114>
 800304c:	f000 fdd2 	bl	8003bf4 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	4293      	cmp	r3, r2
 8003056:	d8dc      	bhi.n	8003012 <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 8003058:	7bbb      	ldrb	r3, [r7, #14]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <SD_SPI_Init+0x11e>
 800305e:	2301      	movs	r3, #1
 8003060:	e058      	b.n	8003114 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 8003062:	2200      	movs	r2, #0
 8003064:	2120      	movs	r1, #32
 8003066:	482d      	ldr	r0, [pc, #180]	@ (800311c <SD_SPI_Init+0x1d8>)
 8003068:	f001 fc1a 	bl	80048a0 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 800306c:	22ff      	movs	r2, #255	@ 0xff
 800306e:	2100      	movs	r1, #0
 8003070:	203a      	movs	r0, #58	@ 0x3a
 8003072:	f7ff ff26 	bl	8002ec2 <SD_SendCommand>
 8003076:	4603      	mov	r3, r0
 8003078:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 800307a:	2300      	movs	r3, #0
 800307c:	73fb      	strb	r3, [r7, #15]
 800307e:	e00c      	b.n	800309a <SD_SPI_Init+0x156>
 8003080:	7bfc      	ldrb	r4, [r7, #15]
 8003082:	f7ff fe9d 	bl	8002dc0 <SD_ReceiveByte>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	f104 0310 	add.w	r3, r4, #16
 800308e:	443b      	add	r3, r7
 8003090:	f803 2c10 	strb.w	r2, [r3, #-16]
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	3301      	adds	r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	2b03      	cmp	r3, #3
 800309e:	d9ef      	bls.n	8003080 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 80030a0:	2201      	movs	r2, #1
 80030a2:	2120      	movs	r1, #32
 80030a4:	481d      	ldr	r0, [pc, #116]	@ (800311c <SD_SPI_Init+0x1d8>)
 80030a6:	f001 fbfb 	bl	80048a0 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 80030aa:	783b      	ldrb	r3, [r7, #0]
 80030ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d02a      	beq.n	800310a <SD_SPI_Init+0x1c6>
 80030b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003120 <SD_SPI_Init+0x1dc>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80030ba:	e026      	b.n	800310a <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 80030bc:	2200      	movs	r2, #0
 80030be:	2120      	movs	r1, #32
 80030c0:	4816      	ldr	r0, [pc, #88]	@ (800311c <SD_SPI_Init+0x1d8>)
 80030c2:	f001 fbed 	bl	80048a0 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 80030c6:	22ff      	movs	r2, #255	@ 0xff
 80030c8:	2100      	movs	r1, #0
 80030ca:	2037      	movs	r0, #55	@ 0x37
 80030cc:	f7ff fef9 	bl	8002ec2 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 80030d0:	22ff      	movs	r2, #255	@ 0xff
 80030d2:	2100      	movs	r1, #0
 80030d4:	2029      	movs	r0, #41	@ 0x29
 80030d6:	f7ff fef4 	bl	8002ec2 <SD_SendCommand>
 80030da:	4603      	mov	r3, r0
 80030dc:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80030de:	2201      	movs	r2, #1
 80030e0:	2120      	movs	r1, #32
 80030e2:	480e      	ldr	r0, [pc, #56]	@ (800311c <SD_SPI_Init+0x1d8>)
 80030e4:	f001 fbdc 	bl	80048a0 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80030e8:	20ff      	movs	r0, #255	@ 0xff
 80030ea:	f7ff fe57 	bl	8002d9c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80030ee:	7bbb      	ldrb	r3, [r7, #14]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <SD_SPI_Init+0x1bc>
 80030f4:	f000 fd7e 	bl	8003bf4 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d8dd      	bhi.n	80030bc <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 8003100:	7bbb      	ldrb	r3, [r7, #14]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <SD_SPI_Init+0x1c8>
 8003106:	2301      	movs	r3, #1
 8003108:	e004      	b.n	8003114 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 800310a:	bf00      	nop
    }

    card_initialized = 1;
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <SD_SPI_Init+0x1e0>)
 800310e:	2201      	movs	r2, #1
 8003110:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	bd90      	pop	{r4, r7, pc}
 800311c:	48000800 	.word	0x48000800
 8003120:	20044554 	.word	0x20044554
 8003124:	20044555 	.word	0x20044555

08003128 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <SD_ReadBlocks+0x16>
 800313a:	2301      	movs	r3, #1
 800313c:	e054      	b.n	80031e8 <SD_ReadBlocks+0xc0>

    if (count == 1) {
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d14b      	bne.n	80031dc <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8003144:	4b2a      	ldr	r3, [pc, #168]	@ (80031f0 <SD_ReadBlocks+0xc8>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <SD_ReadBlocks+0x2a>
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	025b      	lsls	r3, r3, #9
 8003150:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8003152:	2200      	movs	r2, #0
 8003154:	2120      	movs	r1, #32
 8003156:	4827      	ldr	r0, [pc, #156]	@ (80031f4 <SD_ReadBlocks+0xcc>)
 8003158:	f001 fba2 	bl	80048a0 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 800315c:	22ff      	movs	r2, #255	@ 0xff
 800315e:	68b9      	ldr	r1, [r7, #8]
 8003160:	2011      	movs	r0, #17
 8003162:	f7ff feae 	bl	8002ec2 <SD_SendCommand>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d006      	beq.n	800317a <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 800316c:	2201      	movs	r2, #1
 800316e:	2120      	movs	r1, #32
 8003170:	4820      	ldr	r0, [pc, #128]	@ (80031f4 <SD_ReadBlocks+0xcc>)
 8003172:	f001 fb95 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e036      	b.n	80031e8 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 800317a:	f000 fd3b 	bl	8003bf4 <HAL_GetTick>
 800317e:	4603      	mov	r3, r0
 8003180:	33c8      	adds	r3, #200	@ 0xc8
 8003182:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8003184:	f7ff fe1c 	bl	8002dc0 <SD_ReceiveByte>
 8003188:	4603      	mov	r3, r0
 800318a:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 800318c:	7cfb      	ldrb	r3, [r7, #19]
 800318e:	2bfe      	cmp	r3, #254	@ 0xfe
 8003190:	d006      	beq.n	80031a0 <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 8003192:	f000 fd2f 	bl	8003bf4 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	4293      	cmp	r3, r2
 800319c:	d8f2      	bhi.n	8003184 <SD_ReadBlocks+0x5c>
 800319e:	e000      	b.n	80031a2 <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 80031a0:	bf00      	nop
        if (token != 0xFE) {
 80031a2:	7cfb      	ldrb	r3, [r7, #19]
 80031a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80031a6:	d006      	beq.n	80031b6 <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 80031a8:	2201      	movs	r2, #1
 80031aa:	2120      	movs	r1, #32
 80031ac:	4811      	ldr	r0, [pc, #68]	@ (80031f4 <SD_ReadBlocks+0xcc>)
 80031ae:	f001 fb77 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e018      	b.n	80031e8 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 80031b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f7ff fe36 	bl	8002e2c <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 80031c0:	f7ff fdfe 	bl	8002dc0 <SD_ReceiveByte>
        SD_ReceiveByte();
 80031c4:	f7ff fdfc 	bl	8002dc0 <SD_ReceiveByte>
        SD_CS_HIGH();
 80031c8:	2201      	movs	r2, #1
 80031ca:	2120      	movs	r1, #32
 80031cc:	4809      	ldr	r0, [pc, #36]	@ (80031f4 <SD_ReadBlocks+0xcc>)
 80031ce:	f001 fb67 	bl	80048a0 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 80031d2:	20ff      	movs	r0, #255	@ 0xff
 80031d4:	f7ff fde2 	bl	8002d9c <SD_TransmitByte>
        return SD_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	e005      	b.n	80031e8 <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f809 	bl	80031f8 <SD_ReadMultiBlocks>
 80031e6:	4603      	mov	r3, r0
    }
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20044554 	.word	0x20044554
 80031f4:	48000800 	.word	0x48000800

080031f8 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <SD_ReadMultiBlocks+0x16>
 800320a:	2301      	movs	r3, #1
 800320c:	e058      	b.n	80032c0 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 800320e:	4b2e      	ldr	r3, [pc, #184]	@ (80032c8 <SD_ReadMultiBlocks+0xd0>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <SD_ReadMultiBlocks+0x24>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	025b      	lsls	r3, r3, #9
 800321a:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 800321c:	2200      	movs	r2, #0
 800321e:	2120      	movs	r1, #32
 8003220:	482a      	ldr	r0, [pc, #168]	@ (80032cc <SD_ReadMultiBlocks+0xd4>)
 8003222:	f001 fb3d 	bl	80048a0 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8003226:	22ff      	movs	r2, #255	@ 0xff
 8003228:	68b9      	ldr	r1, [r7, #8]
 800322a:	2012      	movs	r0, #18
 800322c:	f7ff fe49 	bl	8002ec2 <SD_SendCommand>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d031      	beq.n	800329a <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8003236:	2201      	movs	r2, #1
 8003238:	2120      	movs	r1, #32
 800323a:	4824      	ldr	r0, [pc, #144]	@ (80032cc <SD_ReadMultiBlocks+0xd4>)
 800323c:	f001 fb30 	bl	80048a0 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e03d      	b.n	80032c0 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003244:	f000 fcd6 	bl	8003bf4 <HAL_GetTick>
 8003248:	4603      	mov	r3, r0
 800324a:	33c8      	adds	r3, #200	@ 0xc8
 800324c:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 800324e:	f7ff fdb7 	bl	8002dc0 <SD_ReceiveByte>
 8003252:	4603      	mov	r3, r0
 8003254:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	2bfe      	cmp	r3, #254	@ 0xfe
 800325a:	d006      	beq.n	800326a <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 800325c:	f000 fcca 	bl	8003bf4 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	4293      	cmp	r3, r2
 8003266:	d8f2      	bhi.n	800324e <SD_ReadMultiBlocks+0x56>
 8003268:	e000      	b.n	800326c <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 800326a:	bf00      	nop

        if (token != 0xFE) {
 800326c:	7cfb      	ldrb	r3, [r7, #19]
 800326e:	2bfe      	cmp	r3, #254	@ 0xfe
 8003270:	d006      	beq.n	8003280 <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 8003272:	2201      	movs	r2, #1
 8003274:	2120      	movs	r1, #32
 8003276:	4815      	ldr	r0, [pc, #84]	@ (80032cc <SD_ReadMultiBlocks+0xd4>)
 8003278:	f001 fb12 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e01f      	b.n	80032c0 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8003280:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7ff fdd1 	bl	8002e2c <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 800328a:	f7ff fd99 	bl	8002dc0 <SD_ReceiveByte>
        SD_ReceiveByte();
 800328e:	f7ff fd97 	bl	8002dc0 <SD_ReceiveByte>

        buff += 512;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003298:	60fb      	str	r3, [r7, #12]
    while (count--) {
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	1e5a      	subs	r2, r3, #1
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1cf      	bne.n	8003244 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 80032a4:	22ff      	movs	r2, #255	@ 0xff
 80032a6:	2100      	movs	r1, #0
 80032a8:	200c      	movs	r0, #12
 80032aa:	f7ff fe0a 	bl	8002ec2 <SD_SendCommand>
    SD_CS_HIGH();
 80032ae:	2201      	movs	r2, #1
 80032b0:	2120      	movs	r1, #32
 80032b2:	4806      	ldr	r0, [pc, #24]	@ (80032cc <SD_ReadMultiBlocks+0xd4>)
 80032b4:	f001 faf4 	bl	80048a0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 80032b8:	20ff      	movs	r0, #255	@ 0xff
 80032ba:	f7ff fd6f 	bl	8002d9c <SD_TransmitByte>

    return SD_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20044554 	.word	0x20044554
 80032cc:	48000800 	.word	0x48000800

080032d0 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <SD_WriteBlocks+0x16>
 80032e2:	2301      	movs	r3, #1
 80032e4:	e051      	b.n	800338a <SD_WriteBlocks+0xba>

    if (count == 1) {
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d148      	bne.n	800337e <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 80032ec:	4b29      	ldr	r3, [pc, #164]	@ (8003394 <SD_WriteBlocks+0xc4>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d102      	bne.n	80032fa <SD_WriteBlocks+0x2a>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	025b      	lsls	r3, r3, #9
 80032f8:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 80032fa:	2200      	movs	r2, #0
 80032fc:	2120      	movs	r1, #32
 80032fe:	4826      	ldr	r0, [pc, #152]	@ (8003398 <SD_WriteBlocks+0xc8>)
 8003300:	f001 face 	bl	80048a0 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8003304:	22ff      	movs	r2, #255	@ 0xff
 8003306:	68b9      	ldr	r1, [r7, #8]
 8003308:	2018      	movs	r0, #24
 800330a:	f7ff fdda 	bl	8002ec2 <SD_SendCommand>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d006      	beq.n	8003322 <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 8003314:	2201      	movs	r2, #1
 8003316:	2120      	movs	r1, #32
 8003318:	481f      	ldr	r0, [pc, #124]	@ (8003398 <SD_WriteBlocks+0xc8>)
 800331a:	f001 fac1 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e033      	b.n	800338a <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 8003322:	20fe      	movs	r0, #254	@ 0xfe
 8003324:	f7ff fd3a 	bl	8002d9c <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8003328:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f7ff fd5f 	bl	8002df0 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 8003332:	20ff      	movs	r0, #255	@ 0xff
 8003334:	f7ff fd32 	bl	8002d9c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003338:	20ff      	movs	r0, #255	@ 0xff
 800333a:	f7ff fd2f 	bl	8002d9c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 800333e:	f7ff fd3f 	bl	8002dc0 <SD_ReceiveByte>
 8003342:	4603      	mov	r3, r0
 8003344:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003346:	7dfb      	ldrb	r3, [r7, #23]
 8003348:	f003 031f 	and.w	r3, r3, #31
 800334c:	2b05      	cmp	r3, #5
 800334e:	d006      	beq.n	800335e <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 8003350:	2201      	movs	r2, #1
 8003352:	2120      	movs	r1, #32
 8003354:	4810      	ldr	r0, [pc, #64]	@ (8003398 <SD_WriteBlocks+0xc8>)
 8003356:	f001 faa3 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e015      	b.n	800338a <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 800335e:	bf00      	nop
 8003360:	f7ff fd2e 	bl	8002dc0 <SD_ReceiveByte>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0fa      	beq.n	8003360 <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 800336a:	2201      	movs	r2, #1
 800336c:	2120      	movs	r1, #32
 800336e:	480a      	ldr	r0, [pc, #40]	@ (8003398 <SD_WriteBlocks+0xc8>)
 8003370:	f001 fa96 	bl	80048a0 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8003374:	20ff      	movs	r0, #255	@ 0xff
 8003376:	f7ff fd11 	bl	8002d9c <SD_TransmitByte>

        return SD_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	e005      	b.n	800338a <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f80a 	bl	800339c <SD_WriteMultiBlocks>
 8003388:	4603      	mov	r3, r0
    }
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20044554 	.word	0x20044554
 8003398:	48000800 	.word	0x48000800

0800339c <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <SD_WriteMultiBlocks+0x16>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e059      	b.n	8003466 <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 80033b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003470 <SD_WriteMultiBlocks+0xd4>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d102      	bne.n	80033c0 <SD_WriteMultiBlocks+0x24>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	025b      	lsls	r3, r3, #9
 80033be:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80033c0:	2200      	movs	r2, #0
 80033c2:	2120      	movs	r1, #32
 80033c4:	482b      	ldr	r0, [pc, #172]	@ (8003474 <SD_WriteMultiBlocks+0xd8>)
 80033c6:	f001 fa6b 	bl	80048a0 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 80033ca:	22ff      	movs	r2, #255	@ 0xff
 80033cc:	68b9      	ldr	r1, [r7, #8]
 80033ce:	2019      	movs	r0, #25
 80033d0:	f7ff fd77 	bl	8002ec2 <SD_SendCommand>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d02e      	beq.n	8003438 <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 80033da:	2201      	movs	r2, #1
 80033dc:	2120      	movs	r1, #32
 80033de:	4825      	ldr	r0, [pc, #148]	@ (8003474 <SD_WriteMultiBlocks+0xd8>)
 80033e0:	f001 fa5e 	bl	80048a0 <HAL_GPIO_WritePin>
        return SD_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e03e      	b.n	8003466 <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 80033e8:	20fc      	movs	r0, #252	@ 0xfc
 80033ea:	f7ff fcd7 	bl	8002d9c <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 80033ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fcfc 	bl	8002df0 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 80033f8:	20ff      	movs	r0, #255	@ 0xff
 80033fa:	f7ff fccf 	bl	8002d9c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80033fe:	20ff      	movs	r0, #255	@ 0xff
 8003400:	f7ff fccc 	bl	8002d9c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8003404:	f7ff fcdc 	bl	8002dc0 <SD_ReceiveByte>
 8003408:	4603      	mov	r3, r0
 800340a:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 800340c:	7dfb      	ldrb	r3, [r7, #23]
 800340e:	f003 031f 	and.w	r3, r3, #31
 8003412:	2b05      	cmp	r3, #5
 8003414:	d006      	beq.n	8003424 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 8003416:	2201      	movs	r2, #1
 8003418:	2120      	movs	r1, #32
 800341a:	4816      	ldr	r0, [pc, #88]	@ (8003474 <SD_WriteMultiBlocks+0xd8>)
 800341c:	f001 fa40 	bl	80048a0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e020      	b.n	8003466 <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8003424:	bf00      	nop
 8003426:	f7ff fccb 	bl	8002dc0 <SD_ReceiveByte>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0fa      	beq.n	8003426 <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003436:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	1e5a      	subs	r2, r3, #1
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1d2      	bne.n	80033e8 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 8003442:	20fd      	movs	r0, #253	@ 0xfd
 8003444:	f7ff fcaa 	bl	8002d9c <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8003448:	bf00      	nop
 800344a:	f7ff fcb9 	bl	8002dc0 <SD_ReceiveByte>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0fa      	beq.n	800344a <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 8003454:	2201      	movs	r2, #1
 8003456:	2120      	movs	r1, #32
 8003458:	4806      	ldr	r0, [pc, #24]	@ (8003474 <SD_WriteMultiBlocks+0xd8>)
 800345a:	f001 fa21 	bl	80048a0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 800345e:	20ff      	movs	r0, #255	@ 0xff
 8003460:	f7ff fc9c 	bl	8002d9c <SD_TransmitByte>

    return SD_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20044554 	.word	0x20044554
 8003474:	48000800 	.word	0x48000800

08003478 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800347e:	4b0f      	ldr	r3, [pc, #60]	@ (80034bc <HAL_MspInit+0x44>)
 8003480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003482:	4a0e      	ldr	r2, [pc, #56]	@ (80034bc <HAL_MspInit+0x44>)
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	6613      	str	r3, [r2, #96]	@ 0x60
 800348a:	4b0c      	ldr	r3, [pc, #48]	@ (80034bc <HAL_MspInit+0x44>)
 800348c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b09      	ldr	r3, [pc, #36]	@ (80034bc <HAL_MspInit+0x44>)
 8003498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349a:	4a08      	ldr	r2, [pc, #32]	@ (80034bc <HAL_MspInit+0x44>)
 800349c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034a2:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <HAL_MspInit+0x44>)
 80034a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034aa:	603b      	str	r3, [r7, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40021000 	.word	0x40021000

080034c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b0ae      	sub	sp, #184	@ 0xb8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034d8:	f107 0310 	add.w	r3, r7, #16
 80034dc:	2294      	movs	r2, #148	@ 0x94
 80034de:	2100      	movs	r1, #0
 80034e0:	4618      	mov	r0, r3
 80034e2:	f00a fd72 	bl	800dfca <memset>
  if(huart->Instance==LPUART1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a22      	ldr	r2, [pc, #136]	@ (8003574 <HAL_UART_MspInit+0xb4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d13d      	bne.n	800356c <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80034f0:	2320      	movs	r3, #32
 80034f2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80034f4:	2300      	movs	r3, #0
 80034f6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034f8:	f107 0310 	add.w	r3, r7, #16
 80034fc:	4618      	mov	r0, r3
 80034fe:	f002 f9ab 	bl	8005858 <HAL_RCCEx_PeriphCLKConfig>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003508:	f7ff fb68 	bl	8002bdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800350c:	4b1a      	ldr	r3, [pc, #104]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	4a19      	ldr	r2, [pc, #100]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 8003512:	f043 0301 	orr.w	r3, r3, #1
 8003516:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003518:	4b17      	ldr	r3, [pc, #92]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003524:	4b14      	ldr	r3, [pc, #80]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 8003526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003528:	4a13      	ldr	r2, [pc, #76]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 800352a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800352e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003530:	4b11      	ldr	r3, [pc, #68]	@ (8003578 <HAL_UART_MspInit+0xb8>)
 8003532:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800353c:	f001 faa4 	bl	8004a88 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003540:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003544:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003548:	2302      	movs	r3, #2
 800354a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354e:	2300      	movs	r3, #0
 8003550:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003554:	2303      	movs	r3, #3
 8003556:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800355a:	2308      	movs	r3, #8
 800355c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003560:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003564:	4619      	mov	r1, r3
 8003566:	4805      	ldr	r0, [pc, #20]	@ (800357c <HAL_UART_MspInit+0xbc>)
 8003568:	f001 f808 	bl	800457c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800356c:	bf00      	nop
 800356e:	37b8      	adds	r7, #184	@ 0xb8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40008000 	.word	0x40008000
 8003578:	40021000 	.word	0x40021000
 800357c:	48001800 	.word	0x48001800

08003580 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b08a      	sub	sp, #40	@ 0x28
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003588:	f107 0314 	add.w	r3, r7, #20
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	605a      	str	r2, [r3, #4]
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	60da      	str	r2, [r3, #12]
 8003596:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a42      	ldr	r2, [pc, #264]	@ (80036a8 <HAL_SPI_MspInit+0x128>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d17e      	bne.n	80036a0 <HAL_SPI_MspInit+0x120>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035a2:	4b42      	ldr	r3, [pc, #264]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a6:	4a41      	ldr	r2, [pc, #260]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80035ae:	4b3f      	ldr	r3, [pc, #252]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ba:	4b3c      	ldr	r3, [pc, #240]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	4a3b      	ldr	r2, [pc, #236]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035c6:	4b39      	ldr	r3, [pc, #228]	@ (80036ac <HAL_SPI_MspInit+0x12c>)
 80035c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80035d2:	23e0      	movs	r3, #224	@ 0xe0
 80035d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d6:	2302      	movs	r3, #2
 80035d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035da:	2300      	movs	r3, #0
 80035dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035de:	2303      	movs	r3, #3
 80035e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80035e2:	2305      	movs	r3, #5
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e6:	f107 0314 	add.w	r3, r7, #20
 80035ea:	4619      	mov	r1, r3
 80035ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035f0:	f000 ffc4 	bl	800457c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80035f4:	4b2e      	ldr	r3, [pc, #184]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 80035f6:	4a2f      	ldr	r2, [pc, #188]	@ (80036b4 <HAL_SPI_MspInit+0x134>)
 80035f8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80035fa:	4b2d      	ldr	r3, [pc, #180]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 80035fc:	220a      	movs	r2, #10
 80035fe:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003600:	4b2b      	ldr	r3, [pc, #172]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003606:	4b2a      	ldr	r3, [pc, #168]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003608:	2200      	movs	r2, #0
 800360a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800360c:	4b28      	ldr	r3, [pc, #160]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 800360e:	2280      	movs	r2, #128	@ 0x80
 8003610:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003612:	4b27      	ldr	r3, [pc, #156]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003614:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003618:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800361a:	4b25      	ldr	r3, [pc, #148]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 800361c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003620:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003622:	4b23      	ldr	r3, [pc, #140]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003624:	2200      	movs	r2, #0
 8003626:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003628:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 800362a:	2200      	movs	r2, #0
 800362c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800362e:	4820      	ldr	r0, [pc, #128]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003630:	f000 fbfe 	bl	8003e30 <HAL_DMA_Init>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 800363a:	f7ff facf 	bl	8002bdc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a1b      	ldr	r2, [pc, #108]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003642:	659a      	str	r2, [r3, #88]	@ 0x58
 8003644:	4a1a      	ldr	r2, [pc, #104]	@ (80036b0 <HAL_SPI_MspInit+0x130>)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800364a:	4b1b      	ldr	r3, [pc, #108]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 800364c:	4a1b      	ldr	r2, [pc, #108]	@ (80036bc <HAL_SPI_MspInit+0x13c>)
 800364e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003650:	4b19      	ldr	r3, [pc, #100]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003652:	220b      	movs	r2, #11
 8003654:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003656:	4b18      	ldr	r3, [pc, #96]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003658:	2210      	movs	r2, #16
 800365a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800365c:	4b16      	ldr	r3, [pc, #88]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 800365e:	2200      	movs	r2, #0
 8003660:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003664:	2280      	movs	r2, #128	@ 0x80
 8003666:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003668:	4b13      	ldr	r3, [pc, #76]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 800366a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800366e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003670:	4b11      	ldr	r3, [pc, #68]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003676:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003678:	4b0f      	ldr	r3, [pc, #60]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 800367a:	2200      	movs	r2, #0
 800367c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800367e:	4b0e      	ldr	r3, [pc, #56]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003680:	2200      	movs	r2, #0
 8003682:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003684:	480c      	ldr	r0, [pc, #48]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003686:	f000 fbd3 	bl	8003e30 <HAL_DMA_Init>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8003690:	f7ff faa4 	bl	8002bdc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a08      	ldr	r2, [pc, #32]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 8003698:	655a      	str	r2, [r3, #84]	@ 0x54
 800369a:	4a07      	ldr	r2, [pc, #28]	@ (80036b8 <HAL_SPI_MspInit+0x138>)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80036a0:	bf00      	nop
 80036a2:	3728      	adds	r7, #40	@ 0x28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40013000 	.word	0x40013000
 80036ac:	40021000 	.word	0x40021000
 80036b0:	20044394 	.word	0x20044394
 80036b4:	4002001c 	.word	0x4002001c
 80036b8:	200443f4 	.word	0x200443f4
 80036bc:	40020030 	.word	0x40020030

080036c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  if(htim_base->Instance==TIM1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a32      	ldr	r2, [pc, #200]	@ (8003798 <HAL_TIM_Base_MspInit+0xd8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d14d      	bne.n	800376e <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036d2:	4b32      	ldr	r3, [pc, #200]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	4a31      	ldr	r2, [pc, #196]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 80036d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80036dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80036de:	4b2f      	ldr	r3, [pc, #188]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 80036e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 80036ea:	4b2d      	ldr	r3, [pc, #180]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 80036ec:	4a2d      	ldr	r2, [pc, #180]	@ (80037a4 <HAL_TIM_Base_MspInit+0xe4>)
 80036ee:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 80036f0:	4b2b      	ldr	r3, [pc, #172]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 80036f2:	222e      	movs	r2, #46	@ 0x2e
 80036f4:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036f6:	4b2a      	ldr	r3, [pc, #168]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 80036f8:	2210      	movs	r2, #16
 80036fa:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80036fc:	4b28      	ldr	r3, [pc, #160]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 80036fe:	2200      	movs	r2, #0
 8003700:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8003702:	4b27      	ldr	r3, [pc, #156]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003704:	2280      	movs	r2, #128	@ 0x80
 8003706:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003708:	4b25      	ldr	r3, [pc, #148]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 800370a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800370e:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003710:	4b23      	ldr	r3, [pc, #140]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003716:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8003718:	4b21      	ldr	r3, [pc, #132]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 800371a:	2200      	movs	r2, #0
 800371c:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_MEDIUM;
 800371e:	4b20      	ldr	r3, [pc, #128]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003720:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003724:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8003726:	481e      	ldr	r0, [pc, #120]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003728:	f000 fb82 	bl	8003e30 <HAL_DMA_Init>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8003732:	f7ff fa53 	bl	8002bdc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8003736:	2300      	movs	r3, #0
 8003738:	613b      	str	r3, [r7, #16]
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]
    pSyncConfig.SyncEnable = DISABLE;
 800373e:	2300      	movs	r3, #0
 8003740:	763b      	strb	r3, [r7, #24]
    pSyncConfig.EventEnable = ENABLE;
 8003742:	2301      	movs	r3, #1
 8003744:	767b      	strb	r3, [r7, #25]
    pSyncConfig.RequestNumber = 1;
 8003746:	2301      	movs	r3, #1
 8003748:	61fb      	str	r3, [r7, #28]
    if (HAL_DMAEx_ConfigMuxSync(&hdma_tim1_up, &pSyncConfig) != HAL_OK)
 800374a:	f107 0310 	add.w	r3, r7, #16
 800374e:	4619      	mov	r1, r3
 8003750:	4813      	ldr	r0, [pc, #76]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003752:	f000 fe83 	bl	800445c <HAL_DMAEx_ConfigMuxSync>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_TIM_Base_MspInit+0xa0>
    {
      Error_Handler();
 800375c:	f7ff fa3e 	bl	8002bdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a0f      	ldr	r2, [pc, #60]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003764:	621a      	str	r2, [r3, #32]
 8003766:	4a0e      	ldr	r2, [pc, #56]	@ (80037a0 <HAL_TIM_Base_MspInit+0xe0>)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800376c:	e010      	b.n	8003790 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM2)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003776:	d10b      	bne.n	8003790 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003778:	4b08      	ldr	r3, [pc, #32]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377c:	4a07      	ldr	r2, [pc, #28]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 800377e:	f043 0301 	orr.w	r3, r3, #1
 8003782:	6593      	str	r3, [r2, #88]	@ 0x58
 8003784:	4b05      	ldr	r3, [pc, #20]	@ (800379c <HAL_TIM_Base_MspInit+0xdc>)
 8003786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	68bb      	ldr	r3, [r7, #8]
}
 8003790:	bf00      	nop
 8003792:	3720      	adds	r7, #32
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40012c00 	.word	0x40012c00
 800379c:	40021000 	.word	0x40021000
 80037a0:	200444ec 	.word	0x200444ec
 80037a4:	40020008 	.word	0x40020008

080037a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	@ 0x28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
 80037be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a23      	ldr	r2, [pc, #140]	@ (8003854 <HAL_TIM_MspPostInit+0xac>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d11d      	bne.n	8003806 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80037ca:	4b23      	ldr	r3, [pc, #140]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 80037cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ce:	4a22      	ldr	r2, [pc, #136]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 80037d0:	f043 0310 	orr.w	r3, r3, #16
 80037d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037d6:	4b20      	ldr	r3, [pc, #128]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	f003 0310 	and.w	r3, r3, #16
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e8:	2302      	movs	r3, #2
 80037ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f0:	2300      	movs	r3, #0
 80037f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037f4:	2301      	movs	r3, #1
 80037f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037f8:	f107 0314 	add.w	r3, r7, #20
 80037fc:	4619      	mov	r1, r3
 80037fe:	4817      	ldr	r0, [pc, #92]	@ (800385c <HAL_TIM_MspPostInit+0xb4>)
 8003800:	f000 febc 	bl	800457c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003804:	e021      	b.n	800384a <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM2)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800380e:	d11c      	bne.n	800384a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003810:	4b11      	ldr	r3, [pc, #68]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 8003812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003814:	4a10      	ldr	r2, [pc, #64]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800381c:	4b0e      	ldr	r3, [pc, #56]	@ (8003858 <HAL_TIM_MspPostInit+0xb0>)
 800381e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003820:	f003 0301 	and.w	r3, r3, #1
 8003824:	60fb      	str	r3, [r7, #12]
 8003826:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003828:	2303      	movs	r3, #3
 800382a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800382c:	2302      	movs	r3, #2
 800382e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003834:	2300      	movs	r3, #0
 8003836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003838:	2301      	movs	r3, #1
 800383a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800383c:	f107 0314 	add.w	r3, r7, #20
 8003840:	4619      	mov	r1, r3
 8003842:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003846:	f000 fe99 	bl	800457c <HAL_GPIO_Init>
}
 800384a:	bf00      	nop
 800384c:	3728      	adds	r7, #40	@ 0x28
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	40012c00 	.word	0x40012c00
 8003858:	40021000 	.word	0x40021000
 800385c:	48001000 	.word	0x48001000

08003860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003864:	bf00      	nop
 8003866:	e7fd      	b.n	8003864 <NMI_Handler+0x4>

08003868 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800386c:	bf00      	nop
 800386e:	e7fd      	b.n	800386c <HardFault_Handler+0x4>

08003870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <MemManage_Handler+0x4>

08003878 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800387c:	bf00      	nop
 800387e:	e7fd      	b.n	800387c <BusFault_Handler+0x4>

08003880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003884:	bf00      	nop
 8003886:	e7fd      	b.n	8003884 <UsageFault_Handler+0x4>

08003888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003896:	b480      	push	{r7}
 8003898:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800389a:	bf00      	nop
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038a8:	bf00      	nop
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038b6:	f000 f989 	bl	8003bcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80038c4:	4802      	ldr	r0, [pc, #8]	@ (80038d0 <DMA1_Channel1_IRQHandler+0x10>)
 80038c6:	f000 fc32 	bl	800412e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	200444ec 	.word	0x200444ec

080038d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80038d8:	4802      	ldr	r0, [pc, #8]	@ (80038e4 <DMA1_Channel2_IRQHandler+0x10>)
 80038da:	f000 fc28 	bl	800412e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20044394 	.word	0x20044394

080038e8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80038ec:	4802      	ldr	r0, [pc, #8]	@ (80038f8 <DMA1_Channel3_IRQHandler+0x10>)
 80038ee:	f000 fc1e 	bl	800412e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80038f2:	bf00      	nop
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200443f4 	.word	0x200443f4

080038fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003900:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003904:	f000 ffe4 	bl	80048d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003908:	bf00      	nop
 800390a:	bd80      	pop	{r7, pc}

0800390c <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_tim1_up);
 8003910:	4802      	ldr	r0, [pc, #8]	@ (800391c <DMAMUX1_OVR_IRQHandler+0x10>)
 8003912:	f000 fde1 	bl	80044d8 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	200444ec 	.word	0x200444ec

08003920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return 1;
 8003924:	2301      	movs	r3, #1
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <_kill>:

int _kill(int pid, int sig)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800393a:	f00a fc1f 	bl	800e17c <__errno>
 800393e:	4603      	mov	r3, r0
 8003940:	2216      	movs	r2, #22
 8003942:	601a      	str	r2, [r3, #0]
  return -1;
 8003944:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <_exit>:

void _exit (int status)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003958:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ffe7 	bl	8003930 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003962:	bf00      	nop
 8003964:	e7fd      	b.n	8003962 <_exit+0x12>

08003966 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	60f8      	str	r0, [r7, #12]
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
 8003976:	e00a      	b.n	800398e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003978:	f3af 8000 	nop.w
 800397c:	4601      	mov	r1, r0
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	60ba      	str	r2, [r7, #8]
 8003984:	b2ca      	uxtb	r2, r1
 8003986:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	3301      	adds	r3, #1
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	429a      	cmp	r2, r3
 8003994:	dbf0      	blt.n	8003978 <_read+0x12>
  }

  return len;
 8003996:	687b      	ldr	r3, [r7, #4]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]
 80039b0:	e009      	b.n	80039c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	60ba      	str	r2, [r7, #8]
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff f8fc 	bl	8002bb8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	3301      	adds	r3, #1
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	dbf1      	blt.n	80039b2 <_write+0x12>
  }
  return len;
 80039ce:	687b      	ldr	r3, [r7, #4]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <_close>:

int _close(int file)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a00:	605a      	str	r2, [r3, #4]
  return 0;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <_isatty>:

int _isatty(int file)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a18:	2301      	movs	r3, #1
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b085      	sub	sp, #20
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a48:	4a14      	ldr	r2, [pc, #80]	@ (8003a9c <_sbrk+0x5c>)
 8003a4a:	4b15      	ldr	r3, [pc, #84]	@ (8003aa0 <_sbrk+0x60>)
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a54:	4b13      	ldr	r3, [pc, #76]	@ (8003aa4 <_sbrk+0x64>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d102      	bne.n	8003a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a5c:	4b11      	ldr	r3, [pc, #68]	@ (8003aa4 <_sbrk+0x64>)
 8003a5e:	4a12      	ldr	r2, [pc, #72]	@ (8003aa8 <_sbrk+0x68>)
 8003a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a62:	4b10      	ldr	r3, [pc, #64]	@ (8003aa4 <_sbrk+0x64>)
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4413      	add	r3, r2
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d207      	bcs.n	8003a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a70:	f00a fb84 	bl	800e17c <__errno>
 8003a74:	4603      	mov	r3, r0
 8003a76:	220c      	movs	r2, #12
 8003a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a7e:	e009      	b.n	8003a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a80:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <_sbrk+0x64>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a86:	4b07      	ldr	r3, [pc, #28]	@ (8003aa4 <_sbrk+0x64>)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	4a05      	ldr	r2, [pc, #20]	@ (8003aa4 <_sbrk+0x64>)
 8003a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a92:	68fb      	ldr	r3, [r7, #12]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3718      	adds	r7, #24
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	200a0000 	.word	0x200a0000
 8003aa0:	00000400 	.word	0x00000400
 8003aa4:	20044758 	.word	0x20044758
 8003aa8:	200448e8 	.word	0x200448e8

08003aac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003ab0:	4b06      	ldr	r3, [pc, #24]	@ (8003acc <SystemInit+0x20>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	4a05      	ldr	r2, [pc, #20]	@ (8003acc <SystemInit+0x20>)
 8003ab8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003abc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003ac0:	bf00      	nop
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003ad0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ad4:	f7ff ffea 	bl	8003aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ad8:	480c      	ldr	r0, [pc, #48]	@ (8003b0c <LoopForever+0x6>)
  ldr r1, =_edata
 8003ada:	490d      	ldr	r1, [pc, #52]	@ (8003b10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003adc:	4a0d      	ldr	r2, [pc, #52]	@ (8003b14 <LoopForever+0xe>)
  movs r3, #0
 8003ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae0:	e002      	b.n	8003ae8 <LoopCopyDataInit>

08003ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ae6:	3304      	adds	r3, #4

08003ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003aec:	d3f9      	bcc.n	8003ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aee:	4a0a      	ldr	r2, [pc, #40]	@ (8003b18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003af0:	4c0a      	ldr	r4, [pc, #40]	@ (8003b1c <LoopForever+0x16>)
  movs r3, #0
 8003af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003af4:	e001      	b.n	8003afa <LoopFillZerobss>

08003af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003af8:	3204      	adds	r2, #4

08003afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003afc:	d3fb      	bcc.n	8003af6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003afe:	f00a fb43 	bl	800e188 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b02:	f7fe fd87 	bl	8002614 <main>

08003b06 <LoopForever>:

LoopForever:
    b LoopForever
 8003b06:	e7fe      	b.n	8003b06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b08:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003b0c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8003b10:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8003b14:	0801073c 	.word	0x0801073c
  ldr r2, =_sbss
 8003b18:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8003b1c:	200448e4 	.word	0x200448e4

08003b20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b20:	e7fe      	b.n	8003b20 <ADC1_IRQHandler>

08003b22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b2c:	2003      	movs	r0, #3
 8003b2e:	f000 f93d 	bl	8003dac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b32:	200f      	movs	r0, #15
 8003b34:	f000 f80e 	bl	8003b54 <HAL_InitTick>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	71fb      	strb	r3, [r7, #7]
 8003b42:	e001      	b.n	8003b48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b44:	f7ff fc98 	bl	8003478 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b48:	79fb      	ldrb	r3, [r7, #7]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003b60:	4b17      	ldr	r3, [pc, #92]	@ (8003bc0 <HAL_InitTick+0x6c>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d023      	beq.n	8003bb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003b68:	4b16      	ldr	r3, [pc, #88]	@ (8003bc4 <HAL_InitTick+0x70>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4b14      	ldr	r3, [pc, #80]	@ (8003bc0 <HAL_InitTick+0x6c>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	4619      	mov	r1, r3
 8003b72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 f949 	bl	8003e16 <HAL_SYSTICK_Config>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10f      	bne.n	8003baa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b0f      	cmp	r3, #15
 8003b8e:	d809      	bhi.n	8003ba4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b90:	2200      	movs	r2, #0
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b98:	f000 f913 	bl	8003dc2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc8 <HAL_InitTick+0x74>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	e007      	b.n	8003bb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
 8003ba8:	e004      	b.n	8003bb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
 8003bae:	e001      	b.n	8003bb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20040008 	.word	0x20040008
 8003bc4:	20040000 	.word	0x20040000
 8003bc8:	20040004 	.word	0x20040004

08003bcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003bd0:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <HAL_IncTick+0x20>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_IncTick+0x24>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4413      	add	r3, r2
 8003bdc:	4a04      	ldr	r2, [pc, #16]	@ (8003bf0 <HAL_IncTick+0x24>)
 8003bde:	6013      	str	r3, [r2, #0]
}
 8003be0:	bf00      	nop
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20040008 	.word	0x20040008
 8003bf0:	2004475c 	.word	0x2004475c

08003bf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8003bf8:	4b03      	ldr	r3, [pc, #12]	@ (8003c08 <HAL_GetTick+0x14>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	2004475c 	.word	0x2004475c

08003c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c50 <__NVIC_SetPriorityGrouping+0x44>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c28:	4013      	ands	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c3e:	4a04      	ldr	r2, [pc, #16]	@ (8003c50 <__NVIC_SetPriorityGrouping+0x44>)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	60d3      	str	r3, [r2, #12]
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	e000ed00 	.word	0xe000ed00

08003c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c58:	4b04      	ldr	r3, [pc, #16]	@ (8003c6c <__NVIC_GetPriorityGrouping+0x18>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	0a1b      	lsrs	r3, r3, #8
 8003c5e:	f003 0307 	and.w	r3, r3, #7
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	e000ed00 	.word	0xe000ed00

08003c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	db0b      	blt.n	8003c9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	f003 021f 	and.w	r2, r3, #31
 8003c88:	4907      	ldr	r1, [pc, #28]	@ (8003ca8 <__NVIC_EnableIRQ+0x38>)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2001      	movs	r0, #1
 8003c92:	fa00 f202 	lsl.w	r2, r0, r2
 8003c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	e000e100 	.word	0xe000e100

08003cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	6039      	str	r1, [r7, #0]
 8003cb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	db0a      	blt.n	8003cd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	490c      	ldr	r1, [pc, #48]	@ (8003cf8 <__NVIC_SetPriority+0x4c>)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	0112      	lsls	r2, r2, #4
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	440b      	add	r3, r1
 8003cd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cd4:	e00a      	b.n	8003cec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	4908      	ldr	r1, [pc, #32]	@ (8003cfc <__NVIC_SetPriority+0x50>)
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	3b04      	subs	r3, #4
 8003ce4:	0112      	lsls	r2, r2, #4
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	440b      	add	r3, r1
 8003cea:	761a      	strb	r2, [r3, #24]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000e100 	.word	0xe000e100
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b089      	sub	sp, #36	@ 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f1c3 0307 	rsb	r3, r3, #7
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	bf28      	it	cs
 8003d1e:	2304      	movcs	r3, #4
 8003d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	3304      	adds	r3, #4
 8003d26:	2b06      	cmp	r3, #6
 8003d28:	d902      	bls.n	8003d30 <NVIC_EncodePriority+0x30>
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3b03      	subs	r3, #3
 8003d2e:	e000      	b.n	8003d32 <NVIC_EncodePriority+0x32>
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	401a      	ands	r2, r3
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d52:	43d9      	mvns	r1, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d58:	4313      	orrs	r3, r2
         );
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3724      	adds	r7, #36	@ 0x24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
	...

08003d68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3b01      	subs	r3, #1
 8003d74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d78:	d301      	bcc.n	8003d7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e00f      	b.n	8003d9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8003da8 <SysTick_Config+0x40>)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d86:	210f      	movs	r1, #15
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d8c:	f7ff ff8e 	bl	8003cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d90:	4b05      	ldr	r3, [pc, #20]	@ (8003da8 <SysTick_Config+0x40>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d96:	4b04      	ldr	r3, [pc, #16]	@ (8003da8 <SysTick_Config+0x40>)
 8003d98:	2207      	movs	r2, #7
 8003d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	e000e010 	.word	0xe000e010

08003dac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff ff29 	bl	8003c0c <__NVIC_SetPriorityGrouping>
}
 8003dba:	bf00      	nop
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b086      	sub	sp, #24
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	4603      	mov	r3, r0
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
 8003dce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003dd4:	f7ff ff3e 	bl	8003c54 <__NVIC_GetPriorityGrouping>
 8003dd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	68b9      	ldr	r1, [r7, #8]
 8003dde:	6978      	ldr	r0, [r7, #20]
 8003de0:	f7ff ff8e 	bl	8003d00 <NVIC_EncodePriority>
 8003de4:	4602      	mov	r2, r0
 8003de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dea:	4611      	mov	r1, r2
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff ff5d 	bl	8003cac <__NVIC_SetPriority>
}
 8003df2:	bf00      	nop
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	4603      	mov	r3, r0
 8003e02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff ff31 	bl	8003c70 <__NVIC_EnableIRQ>
}
 8003e0e:	bf00      	nop
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b082      	sub	sp, #8
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff ffa2 	bl	8003d68 <SysTick_Config>
 8003e24:	4603      	mov	r3, r0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3708      	adds	r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
	...

08003e30 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e08d      	b.n	8003f5e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	4b47      	ldr	r3, [pc, #284]	@ (8003f68 <HAL_DMA_Init+0x138>)
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d80f      	bhi.n	8003e6e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	4b45      	ldr	r3, [pc, #276]	@ (8003f6c <HAL_DMA_Init+0x13c>)
 8003e56:	4413      	add	r3, r2
 8003e58:	4a45      	ldr	r2, [pc, #276]	@ (8003f70 <HAL_DMA_Init+0x140>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	091b      	lsrs	r3, r3, #4
 8003e60:	009a      	lsls	r2, r3, #2
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a42      	ldr	r2, [pc, #264]	@ (8003f74 <HAL_DMA_Init+0x144>)
 8003e6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e6c:	e00e      	b.n	8003e8c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	4b40      	ldr	r3, [pc, #256]	@ (8003f78 <HAL_DMA_Init+0x148>)
 8003e76:	4413      	add	r3, r2
 8003e78:	4a3d      	ldr	r2, [pc, #244]	@ (8003f70 <HAL_DMA_Init+0x140>)
 8003e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7e:	091b      	lsrs	r3, r3, #4
 8003e80:	009a      	lsls	r2, r3, #2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a3c      	ldr	r2, [pc, #240]	@ (8003f7c <HAL_DMA_Init+0x14c>)
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ea6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003eb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ec8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fa5a 	bl	8004398 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003eec:	d102      	bne.n	8003ef4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efc:	b2d2      	uxtb	r2, r2
 8003efe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f08:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d010      	beq.n	8003f34 <HAL_DMA_Init+0x104>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b04      	cmp	r3, #4
 8003f18:	d80c      	bhi.n	8003f34 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fa7a 	bl	8004414 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	e008      	b.n	8003f46 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40020407 	.word	0x40020407
 8003f6c:	bffdfff8 	.word	0xbffdfff8
 8003f70:	cccccccd 	.word	0xcccccccd
 8003f74:	40020000 	.word	0x40020000
 8003f78:	bffdfbf8 	.word	0xbffdfbf8
 8003f7c:	40020400 	.word	0x40020400

08003f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
 8003f8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_DMA_Start_IT+0x20>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e066      	b.n	800406e <HAL_DMA_Start_IT+0xee>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d155      	bne.n	8004060 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0201 	bic.w	r2, r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	68b9      	ldr	r1, [r7, #8]
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 f99f 	bl	800431c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d008      	beq.n	8003ff8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 020e 	orr.w	r2, r2, #14
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	e00f      	b.n	8004018 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0204 	bic.w	r2, r2, #4
 8004006:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 020a 	orr.w	r2, r2, #10
 8004016:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004030:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004034:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004048:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800404c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e005      	b.n	800406c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004068:	2302      	movs	r3, #2
 800406a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800406c:	7dfb      	ldrb	r3, [r7, #23]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004076:	b480      	push	{r7}
 8004078:	b085      	sub	sp, #20
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800407e:	2300      	movs	r3, #0
 8004080:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d008      	beq.n	80040a0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2204      	movs	r2, #4
 8004092:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e040      	b.n	8004122 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 020e 	bic.w	r2, r2, #14
 80040ae:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040be:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0201 	bic.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d4:	f003 021c 	and.w	r2, r3, #28
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040dc:	2101      	movs	r1, #1
 80040de:	fa01 f202 	lsl.w	r2, r1, r2
 80040e2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00c      	beq.n	8004110 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004100:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004104:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800410e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004120:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414a:	f003 031c 	and.w	r3, r3, #28
 800414e:	2204      	movs	r2, #4
 8004150:	409a      	lsls	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4013      	ands	r3, r2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d026      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x7a>
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	2b00      	cmp	r3, #0
 8004162:	d021      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0320 	and.w	r3, r3, #32
 800416e:	2b00      	cmp	r3, #0
 8004170:	d107      	bne.n	8004182 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0204 	bic.w	r2, r2, #4
 8004180:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004186:	f003 021c 	and.w	r2, r3, #28
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	2104      	movs	r1, #4
 8004190:	fa01 f202 	lsl.w	r2, r1, r2
 8004194:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	2b00      	cmp	r3, #0
 800419c:	d071      	beq.n	8004282 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80041a6:	e06c      	b.n	8004282 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ac:	f003 031c 	and.w	r3, r3, #28
 80041b0:	2202      	movs	r2, #2
 80041b2:	409a      	lsls	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	4013      	ands	r3, r2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d02e      	beq.n	800421a <HAL_DMA_IRQHandler+0xec>
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d029      	beq.n	800421a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10b      	bne.n	80041ec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 020a 	bic.w	r2, r2, #10
 80041e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f0:	f003 021c 	and.w	r2, r3, #28
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	2102      	movs	r1, #2
 80041fa:	fa01 f202 	lsl.w	r2, r1, r2
 80041fe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	2b00      	cmp	r3, #0
 800420e:	d038      	beq.n	8004282 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004218:	e033      	b.n	8004282 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f003 031c 	and.w	r3, r3, #28
 8004222:	2208      	movs	r2, #8
 8004224:	409a      	lsls	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	4013      	ands	r3, r2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d02a      	beq.n	8004284 <HAL_DMA_IRQHandler+0x156>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f003 0308 	and.w	r3, r3, #8
 8004234:	2b00      	cmp	r3, #0
 8004236:	d025      	beq.n	8004284 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 020e 	bic.w	r2, r2, #14
 8004246:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424c:	f003 021c 	and.w	r2, r3, #28
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004254:	2101      	movs	r1, #1
 8004256:	fa01 f202 	lsl.w	r2, r1, r2
 800425a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004276:	2b00      	cmp	r3, #0
 8004278:	d004      	beq.n	8004284 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004282:	bf00      	nop
 8004284:	bf00      	nop
}
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	460b      	mov	r3, r1
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d101      	bne.n	80042ac <HAL_DMA_RegisterCallback+0x20>
 80042a8:	2302      	movs	r3, #2
 80042aa:	e031      	b.n	8004310 <HAL_DMA_RegisterCallback+0x84>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d120      	bne.n	8004302 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 80042c0:	7afb      	ldrb	r3, [r7, #11]
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	d81a      	bhi.n	80042fc <HAL_DMA_RegisterCallback+0x70>
 80042c6:	a201      	add	r2, pc, #4	@ (adr r2, 80042cc <HAL_DMA_RegisterCallback+0x40>)
 80042c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042cc:	080042dd 	.word	0x080042dd
 80042d0:	080042e5 	.word	0x080042e5
 80042d4:	080042ed 	.word	0x080042ed
 80042d8:	080042f5 	.word	0x080042f5
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 80042e2:	e010      	b.n	8004306 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 80042ea:	e00c      	b.n	8004306 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 80042f2:	e008      	b.n	8004306 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 80042fa:	e004      	b.n	8004306 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	75fb      	strb	r3, [r7, #23]
        break;
 8004300:	e001      	b.n	8004306 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800430e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004310:	4618      	mov	r0, r3
 8004312:	371c      	adds	r7, #28
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004332:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004338:	2b00      	cmp	r3, #0
 800433a:	d004      	beq.n	8004346 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004344:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f003 021c 	and.w	r2, r3, #28
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004352:	2101      	movs	r1, #1
 8004354:	fa01 f202 	lsl.w	r2, r1, r2
 8004358:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2b10      	cmp	r3, #16
 8004368:	d108      	bne.n	800437c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800437a:	e007      	b.n	800438c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	60da      	str	r2, [r3, #12]
}
 800438c:	bf00      	nop
 800438e:	3714      	adds	r7, #20
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	461a      	mov	r2, r3
 80043a6:	4b17      	ldr	r3, [pc, #92]	@ (8004404 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d80a      	bhi.n	80043c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b0:	089b      	lsrs	r3, r3, #2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80043b8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6493      	str	r3, [r2, #72]	@ 0x48
 80043c0:	e007      	b.n	80043d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c6:	089b      	lsrs	r3, r3, #2
 80043c8:	009a      	lsls	r2, r3, #2
 80043ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80043cc:	4413      	add	r3, r2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	3b08      	subs	r3, #8
 80043da:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80043dc:	fba2 2303 	umull	r2, r3, r2, r3
 80043e0:	091b      	lsrs	r3, r3, #4
 80043e2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004410 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80043e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f003 031f 	and.w	r3, r3, #31
 80043f0:	2201      	movs	r2, #1
 80043f2:	409a      	lsls	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	40020407 	.word	0x40020407
 8004408:	4002081c 	.word	0x4002081c
 800440c:	cccccccd 	.word	0xcccccccd
 8004410:	40020880 	.word	0x40020880

08004414 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4b0b      	ldr	r3, [pc, #44]	@ (8004454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	461a      	mov	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a08      	ldr	r2, [pc, #32]	@ (8004458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004436:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	3b01      	subs	r3, #1
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2201      	movs	r2, #1
 8004442:	409a      	lsls	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004448:	bf00      	nop
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	1000823f 	.word	0x1000823f
 8004458:	40020940 	.word	0x40020940

0800445c <HAL_DMAEx_ConfigMuxSync>:
  *              the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b01      	cmp	r3, #1
 8004470:	d12b      	bne.n	80044ca <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_DMAEx_ConfigMuxSync+0x24>
 800447c:	2302      	movs	r3, #2
 800447e:	e025      	b.n	80044cc <HAL_DMAEx_ConfigMuxSync+0x70>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	b2d9      	uxtb	r1, r3
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	061a      	lsls	r2, r3, #24
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	3b01      	subs	r3, #1
 800449c:	04db      	lsls	r3, r3, #19
 800449e:	431a      	orrs	r2, r3
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	431a      	orrs	r2, r3
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	7a1b      	ldrb	r3, [r3, #8]
 80044aa:	041b      	lsls	r3, r3, #16
 80044ac:	431a      	orrs	r2, r3
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	7a5b      	ldrb	r3, [r3, #9]
 80044b2:	025b      	lsls	r3, r3, #9
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ba:	430a      	orrs	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	e000      	b.n	80044cc <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
  }
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d01a      	beq.n	8004526 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004508:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452a:	2b00      	cmp	r3, #0
 800452c:	d022      	beq.n	8004574 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004538:	4013      	ands	r3, r2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d01a      	beq.n	8004574 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004548:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800454c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004556:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	4798      	blx	r3
      }
    }
  }
}
 8004574:	bf00      	nop
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800457c:	b480      	push	{r7}
 800457e:	b087      	sub	sp, #28
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004586:	2300      	movs	r3, #0
 8004588:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800458a:	e166      	b.n	800485a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	2101      	movs	r1, #1
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	fa01 f303 	lsl.w	r3, r1, r3
 8004598:	4013      	ands	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f000 8158 	beq.w	8004854 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f003 0303 	and.w	r3, r3, #3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d005      	beq.n	80045bc <HAL_GPIO_Init+0x40>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d130      	bne.n	800461e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	2203      	movs	r2, #3
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	43db      	mvns	r3, r3
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4013      	ands	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045f2:	2201      	movs	r2, #1
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	43db      	mvns	r3, r3
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	4013      	ands	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	091b      	lsrs	r3, r3, #4
 8004608:	f003 0201 	and.w	r2, r3, #1
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	fa02 f303 	lsl.w	r3, r2, r3
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b03      	cmp	r3, #3
 8004628:	d017      	beq.n	800465a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	2203      	movs	r2, #3
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43db      	mvns	r3, r3
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4013      	ands	r3, r2
 8004640:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d123      	bne.n	80046ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	08da      	lsrs	r2, r3, #3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3208      	adds	r2, #8
 800466e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004672:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	220f      	movs	r2, #15
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	43db      	mvns	r3, r3
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4013      	ands	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	691a      	ldr	r2, [r3, #16]
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4313      	orrs	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	08da      	lsrs	r2, r3, #3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3208      	adds	r2, #8
 80046a8:	6939      	ldr	r1, [r7, #16]
 80046aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	2203      	movs	r2, #3
 80046ba:	fa02 f303 	lsl.w	r3, r2, r3
 80046be:	43db      	mvns	r3, r3
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	4013      	ands	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 0203 	and.w	r2, r3, #3
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 80b2 	beq.w	8004854 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f0:	4b61      	ldr	r3, [pc, #388]	@ (8004878 <HAL_GPIO_Init+0x2fc>)
 80046f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f4:	4a60      	ldr	r2, [pc, #384]	@ (8004878 <HAL_GPIO_Init+0x2fc>)
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80046fc:	4b5e      	ldr	r3, [pc, #376]	@ (8004878 <HAL_GPIO_Init+0x2fc>)
 80046fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004708:	4a5c      	ldr	r2, [pc, #368]	@ (800487c <HAL_GPIO_Init+0x300>)
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	089b      	lsrs	r3, r3, #2
 800470e:	3302      	adds	r3, #2
 8004710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004714:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	220f      	movs	r2, #15
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004732:	d02b      	beq.n	800478c <HAL_GPIO_Init+0x210>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a52      	ldr	r2, [pc, #328]	@ (8004880 <HAL_GPIO_Init+0x304>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d025      	beq.n	8004788 <HAL_GPIO_Init+0x20c>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a51      	ldr	r2, [pc, #324]	@ (8004884 <HAL_GPIO_Init+0x308>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d01f      	beq.n	8004784 <HAL_GPIO_Init+0x208>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a50      	ldr	r2, [pc, #320]	@ (8004888 <HAL_GPIO_Init+0x30c>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d019      	beq.n	8004780 <HAL_GPIO_Init+0x204>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a4f      	ldr	r2, [pc, #316]	@ (800488c <HAL_GPIO_Init+0x310>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d013      	beq.n	800477c <HAL_GPIO_Init+0x200>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a4e      	ldr	r2, [pc, #312]	@ (8004890 <HAL_GPIO_Init+0x314>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d00d      	beq.n	8004778 <HAL_GPIO_Init+0x1fc>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a4d      	ldr	r2, [pc, #308]	@ (8004894 <HAL_GPIO_Init+0x318>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d007      	beq.n	8004774 <HAL_GPIO_Init+0x1f8>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a4c      	ldr	r2, [pc, #304]	@ (8004898 <HAL_GPIO_Init+0x31c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d101      	bne.n	8004770 <HAL_GPIO_Init+0x1f4>
 800476c:	2307      	movs	r3, #7
 800476e:	e00e      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004770:	2308      	movs	r3, #8
 8004772:	e00c      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004774:	2306      	movs	r3, #6
 8004776:	e00a      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004778:	2305      	movs	r3, #5
 800477a:	e008      	b.n	800478e <HAL_GPIO_Init+0x212>
 800477c:	2304      	movs	r3, #4
 800477e:	e006      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004780:	2303      	movs	r3, #3
 8004782:	e004      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004784:	2302      	movs	r3, #2
 8004786:	e002      	b.n	800478e <HAL_GPIO_Init+0x212>
 8004788:	2301      	movs	r3, #1
 800478a:	e000      	b.n	800478e <HAL_GPIO_Init+0x212>
 800478c:	2300      	movs	r3, #0
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	f002 0203 	and.w	r2, r2, #3
 8004794:	0092      	lsls	r2, r2, #2
 8004796:	4093      	lsls	r3, r2
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	4313      	orrs	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800479e:	4937      	ldr	r1, [pc, #220]	@ (800487c <HAL_GPIO_Init+0x300>)
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	089b      	lsrs	r3, r3, #2
 80047a4:	3302      	adds	r3, #2
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047ac:	4b3b      	ldr	r3, [pc, #236]	@ (800489c <HAL_GPIO_Init+0x320>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	43db      	mvns	r3, r3
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4013      	ands	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d003      	beq.n	80047d0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80047d0:	4a32      	ldr	r2, [pc, #200]	@ (800489c <HAL_GPIO_Init+0x320>)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80047d6:	4b31      	ldr	r3, [pc, #196]	@ (800489c <HAL_GPIO_Init+0x320>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	43db      	mvns	r3, r3
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047fa:	4a28      	ldr	r2, [pc, #160]	@ (800489c <HAL_GPIO_Init+0x320>)
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004800:	4b26      	ldr	r3, [pc, #152]	@ (800489c <HAL_GPIO_Init+0x320>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	43db      	mvns	r3, r3
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	4013      	ands	r3, r2
 800480e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004824:	4a1d      	ldr	r2, [pc, #116]	@ (800489c <HAL_GPIO_Init+0x320>)
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800482a:	4b1c      	ldr	r3, [pc, #112]	@ (800489c <HAL_GPIO_Init+0x320>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	43db      	mvns	r3, r3
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4013      	ands	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800484e:	4a13      	ldr	r2, [pc, #76]	@ (800489c <HAL_GPIO_Init+0x320>)
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	3301      	adds	r3, #1
 8004858:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	fa22 f303 	lsr.w	r3, r2, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	f47f ae91 	bne.w	800458c <HAL_GPIO_Init+0x10>
  }
}
 800486a:	bf00      	nop
 800486c:	bf00      	nop
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	40021000 	.word	0x40021000
 800487c:	40010000 	.word	0x40010000
 8004880:	48000400 	.word	0x48000400
 8004884:	48000800 	.word	0x48000800
 8004888:	48000c00 	.word	0x48000c00
 800488c:	48001000 	.word	0x48001000
 8004890:	48001400 	.word	0x48001400
 8004894:	48001800 	.word	0x48001800
 8004898:	48001c00 	.word	0x48001c00
 800489c:	40010400 	.word	0x40010400

080048a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	807b      	strh	r3, [r7, #2]
 80048ac:	4613      	mov	r3, r2
 80048ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048b0:	787b      	ldrb	r3, [r7, #1]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048b6:	887a      	ldrh	r2, [r7, #2]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048bc:	e002      	b.n	80048c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048be:	887a      	ldrh	r2, [r7, #2]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80048da:	4b08      	ldr	r3, [pc, #32]	@ (80048fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048dc:	695a      	ldr	r2, [r3, #20]
 80048de:	88fb      	ldrh	r3, [r7, #6]
 80048e0:	4013      	ands	r3, r2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d006      	beq.n	80048f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80048e6:	4a05      	ldr	r2, [pc, #20]	@ (80048fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80048e8:	88fb      	ldrh	r3, [r7, #6]
 80048ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80048ec:	88fb      	ldrh	r3, [r7, #6]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fc fff2 	bl	80018d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80048f4:	bf00      	nop
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40010400 	.word	0x40010400

08004900 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004904:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800490c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004910:	d102      	bne.n	8004918 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004912:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004916:	e00b      	b.n	8004930 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004918:	4b08      	ldr	r3, [pc, #32]	@ (800493c <HAL_PWREx_GetVoltageRange+0x3c>)
 800491a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800491e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004926:	d102      	bne.n	800492e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004928:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800492c:	e000      	b.n	8004930 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800492e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	40007000 	.word	0x40007000

08004940 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d141      	bne.n	80049d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800494e:	4b4b      	ldr	r3, [pc, #300]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800495a:	d131      	bne.n	80049c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800495c:	4b47      	ldr	r3, [pc, #284]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800495e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004962:	4a46      	ldr	r2, [pc, #280]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004968:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800496c:	4b43      	ldr	r3, [pc, #268]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004974:	4a41      	ldr	r2, [pc, #260]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004976:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800497a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800497c:	4b40      	ldr	r3, [pc, #256]	@ (8004a80 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2232      	movs	r2, #50	@ 0x32
 8004982:	fb02 f303 	mul.w	r3, r2, r3
 8004986:	4a3f      	ldr	r2, [pc, #252]	@ (8004a84 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004988:	fba2 2303 	umull	r2, r3, r2, r3
 800498c:	0c9b      	lsrs	r3, r3, #18
 800498e:	3301      	adds	r3, #1
 8004990:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004992:	e002      	b.n	800499a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	3b01      	subs	r3, #1
 8004998:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800499a:	4b38      	ldr	r3, [pc, #224]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a6:	d102      	bne.n	80049ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f2      	bne.n	8004994 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049ae:	4b33      	ldr	r3, [pc, #204]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ba:	d158      	bne.n	8004a6e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e057      	b.n	8004a70 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049c0:	4b2e      	ldr	r3, [pc, #184]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049c6:	4a2d      	ldr	r2, [pc, #180]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80049d0:	e04d      	b.n	8004a6e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049d8:	d141      	bne.n	8004a5e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80049da:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049e6:	d131      	bne.n	8004a4c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049e8:	4b24      	ldr	r3, [pc, #144]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ee:	4a23      	ldr	r2, [pc, #140]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049f8:	4b20      	ldr	r3, [pc, #128]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a00:	4a1e      	ldr	r2, [pc, #120]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004a08:	4b1d      	ldr	r3, [pc, #116]	@ (8004a80 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2232      	movs	r2, #50	@ 0x32
 8004a0e:	fb02 f303 	mul.w	r3, r2, r3
 8004a12:	4a1c      	ldr	r2, [pc, #112]	@ (8004a84 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	0c9b      	lsrs	r3, r3, #18
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a1e:	e002      	b.n	8004a26 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a26:	4b15      	ldr	r3, [pc, #84]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a32:	d102      	bne.n	8004a3a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1f2      	bne.n	8004a20 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a3a:	4b10      	ldr	r3, [pc, #64]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a46:	d112      	bne.n	8004a6e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e011      	b.n	8004a70 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a52:	4a0a      	ldr	r2, [pc, #40]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004a5c:	e007      	b.n	8004a6e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a5e:	4b07      	ldr	r3, [pc, #28]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a66:	4a05      	ldr	r2, [pc, #20]	@ (8004a7c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a68:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a6c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	40007000 	.word	0x40007000
 8004a80:	20040000 	.word	0x20040000
 8004a84:	431bde83 	.word	0x431bde83

08004a88 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	4a04      	ldr	r2, [pc, #16]	@ (8004aa4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004a92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a96:	6053      	str	r3, [r2, #4]
}
 8004a98:	bf00      	nop
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	40007000 	.word	0x40007000

08004aa8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b088      	sub	sp, #32
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d102      	bne.n	8004abc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f000 bc08 	b.w	80052cc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004abc:	4b96      	ldr	r3, [pc, #600]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 030c 	and.w	r3, r3, #12
 8004ac4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ac6:	4b94      	ldr	r3, [pc, #592]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0310 	and.w	r3, r3, #16
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 80e4 	beq.w	8004ca6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <HAL_RCC_OscConfig+0x4c>
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	2b0c      	cmp	r3, #12
 8004ae8:	f040 808b 	bne.w	8004c02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	f040 8087 	bne.w	8004c02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004af4:	4b88      	ldr	r3, [pc, #544]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d005      	beq.n	8004b0c <HAL_RCC_OscConfig+0x64>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e3df      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1a      	ldr	r2, [r3, #32]
 8004b10:	4b81      	ldr	r3, [pc, #516]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0308 	and.w	r3, r3, #8
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d004      	beq.n	8004b26 <HAL_RCC_OscConfig+0x7e>
 8004b1c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b24:	e005      	b.n	8004b32 <HAL_RCC_OscConfig+0x8a>
 8004b26:	4b7c      	ldr	r3, [pc, #496]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b2c:	091b      	lsrs	r3, r3, #4
 8004b2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d223      	bcs.n	8004b7e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fdcc 	bl	80056d8 <RCC_SetFlashLatencyFromMSIRange>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e3c0      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b4a:	4b73      	ldr	r3, [pc, #460]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a72      	ldr	r2, [pc, #456]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b50:	f043 0308 	orr.w	r3, r3, #8
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	4b70      	ldr	r3, [pc, #448]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	496d      	ldr	r1, [pc, #436]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b68:	4b6b      	ldr	r3, [pc, #428]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69db      	ldr	r3, [r3, #28]
 8004b74:	021b      	lsls	r3, r3, #8
 8004b76:	4968      	ldr	r1, [pc, #416]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	604b      	str	r3, [r1, #4]
 8004b7c:	e025      	b.n	8004bca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b7e:	4b66      	ldr	r3, [pc, #408]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a65      	ldr	r2, [pc, #404]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b84:	f043 0308 	orr.w	r3, r3, #8
 8004b88:	6013      	str	r3, [r2, #0]
 8004b8a:	4b63      	ldr	r3, [pc, #396]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	4960      	ldr	r1, [pc, #384]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69db      	ldr	r3, [r3, #28]
 8004ba8:	021b      	lsls	r3, r3, #8
 8004baa:	495b      	ldr	r1, [pc, #364]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d109      	bne.n	8004bca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 fd8c 	bl	80056d8 <RCC_SetFlashLatencyFromMSIRange>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e380      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004bca:	f000 fcc1 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	4b51      	ldr	r3, [pc, #324]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	091b      	lsrs	r3, r3, #4
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	4950      	ldr	r1, [pc, #320]	@ (8004d1c <HAL_RCC_OscConfig+0x274>)
 8004bdc:	5ccb      	ldrb	r3, [r1, r3]
 8004bde:	f003 031f 	and.w	r3, r3, #31
 8004be2:	fa22 f303 	lsr.w	r3, r2, r3
 8004be6:	4a4e      	ldr	r2, [pc, #312]	@ (8004d20 <HAL_RCC_OscConfig+0x278>)
 8004be8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004bea:	4b4e      	ldr	r3, [pc, #312]	@ (8004d24 <HAL_RCC_OscConfig+0x27c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fe ffb0 	bl	8003b54 <HAL_InitTick>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d052      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004bfe:	7bfb      	ldrb	r3, [r7, #15]
 8004c00:	e364      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d032      	beq.n	8004c70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c0a:	4b43      	ldr	r3, [pc, #268]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a42      	ldr	r2, [pc, #264]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c16:	f7fe ffed 	bl	8003bf4 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c1e:	f7fe ffe9 	bl	8003bf4 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e34d      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c30:	4b39      	ldr	r3, [pc, #228]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c3c:	4b36      	ldr	r3, [pc, #216]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a35      	ldr	r2, [pc, #212]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c42:	f043 0308 	orr.w	r3, r3, #8
 8004c46:	6013      	str	r3, [r2, #0]
 8004c48:	4b33      	ldr	r3, [pc, #204]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	4930      	ldr	r1, [pc, #192]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	492b      	ldr	r1, [pc, #172]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	604b      	str	r3, [r1, #4]
 8004c6e:	e01a      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c70:	4b29      	ldr	r3, [pc, #164]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a28      	ldr	r2, [pc, #160]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c76:	f023 0301 	bic.w	r3, r3, #1
 8004c7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c7c:	f7fe ffba 	bl	8003bf4 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c84:	f7fe ffb6 	bl	8003bf4 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e31a      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c96:	4b20      	ldr	r3, [pc, #128]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1f0      	bne.n	8004c84 <HAL_RCC_OscConfig+0x1dc>
 8004ca2:	e000      	b.n	8004ca6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ca4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d073      	beq.n	8004d9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d005      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x21c>
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	2b0c      	cmp	r3, #12
 8004cbc:	d10e      	bne.n	8004cdc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d10b      	bne.n	8004cdc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc4:	4b14      	ldr	r3, [pc, #80]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d063      	beq.n	8004d98 <HAL_RCC_OscConfig+0x2f0>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d15f      	bne.n	8004d98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e2f7      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce4:	d106      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x24c>
 8004ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a0b      	ldr	r2, [pc, #44]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf0:	6013      	str	r3, [r2, #0]
 8004cf2:	e025      	b.n	8004d40 <HAL_RCC_OscConfig+0x298>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cfc:	d114      	bne.n	8004d28 <HAL_RCC_OscConfig+0x280>
 8004cfe:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a05      	ldr	r2, [pc, #20]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004d04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	4b03      	ldr	r3, [pc, #12]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a02      	ldr	r2, [pc, #8]	@ (8004d18 <HAL_RCC_OscConfig+0x270>)
 8004d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d14:	6013      	str	r3, [r2, #0]
 8004d16:	e013      	b.n	8004d40 <HAL_RCC_OscConfig+0x298>
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	0800fea0 	.word	0x0800fea0
 8004d20:	20040000 	.word	0x20040000
 8004d24:	20040004 	.word	0x20040004
 8004d28:	4ba0      	ldr	r3, [pc, #640]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a9f      	ldr	r2, [pc, #636]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	4b9d      	ldr	r3, [pc, #628]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a9c      	ldr	r2, [pc, #624]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d013      	beq.n	8004d70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d48:	f7fe ff54 	bl	8003bf4 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d50:	f7fe ff50 	bl	8003bf4 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	@ 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e2b4      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d62:	4b92      	ldr	r3, [pc, #584]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCC_OscConfig+0x2a8>
 8004d6e:	e014      	b.n	8004d9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d70:	f7fe ff40 	bl	8003bf4 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d78:	f7fe ff3c 	bl	8003bf4 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b64      	cmp	r3, #100	@ 0x64
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e2a0      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d8a:	4b88      	ldr	r3, [pc, #544]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f0      	bne.n	8004d78 <HAL_RCC_OscConfig+0x2d0>
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d060      	beq.n	8004e68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d005      	beq.n	8004db8 <HAL_RCC_OscConfig+0x310>
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	2b0c      	cmp	r3, #12
 8004db0:	d119      	bne.n	8004de6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d116      	bne.n	8004de6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004db8:	4b7c      	ldr	r3, [pc, #496]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d005      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x328>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e27d      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd0:	4b76      	ldr	r3, [pc, #472]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	4973      	ldr	r1, [pc, #460]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004de4:	e040      	b.n	8004e68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d023      	beq.n	8004e36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dee:	4b6f      	ldr	r3, [pc, #444]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a6e      	ldr	r2, [pc, #440]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfa:	f7fe fefb 	bl	8003bf4 <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e02:	f7fe fef7 	bl	8003bf4 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e25b      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e14:	4b65      	ldr	r3, [pc, #404]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e20:	4b62      	ldr	r3, [pc, #392]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	061b      	lsls	r3, r3, #24
 8004e2e:	495f      	ldr	r1, [pc, #380]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	604b      	str	r3, [r1, #4]
 8004e34:	e018      	b.n	8004e68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e36:	4b5d      	ldr	r3, [pc, #372]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a5c      	ldr	r2, [pc, #368]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e42:	f7fe fed7 	bl	8003bf4 <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e4a:	f7fe fed3 	bl	8003bf4 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e237      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e5c:	4b53      	ldr	r3, [pc, #332]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1f0      	bne.n	8004e4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d03c      	beq.n	8004eee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01c      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e82:	4a4a      	ldr	r2, [pc, #296]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004e84:	f043 0301 	orr.w	r3, r3, #1
 8004e88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8c:	f7fe feb2 	bl	8003bf4 <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e94:	f7fe feae 	bl	8003bf4 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e212      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ea6:	4b41      	ldr	r3, [pc, #260]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0ef      	beq.n	8004e94 <HAL_RCC_OscConfig+0x3ec>
 8004eb4:	e01b      	b.n	8004eee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ebc:	4a3b      	ldr	r2, [pc, #236]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004ebe:	f023 0301 	bic.w	r3, r3, #1
 8004ec2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec6:	f7fe fe95 	bl	8003bf4 <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ece:	f7fe fe91 	bl	8003bf4 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e1f5      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ee0:	4b32      	ldr	r3, [pc, #200]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1ef      	bne.n	8004ece <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0304 	and.w	r3, r3, #4
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f000 80a6 	beq.w	8005048 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004efc:	2300      	movs	r3, #0
 8004efe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f00:	4b2a      	ldr	r3, [pc, #168]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d10d      	bne.n	8004f28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f0c:	4b27      	ldr	r3, [pc, #156]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f10:	4a26      	ldr	r2, [pc, #152]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f16:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f18:	4b24      	ldr	r3, [pc, #144]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f20:	60bb      	str	r3, [r7, #8]
 8004f22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f24:	2301      	movs	r3, #1
 8004f26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f28:	4b21      	ldr	r3, [pc, #132]	@ (8004fb0 <HAL_RCC_OscConfig+0x508>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d118      	bne.n	8004f66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f34:	4b1e      	ldr	r3, [pc, #120]	@ (8004fb0 <HAL_RCC_OscConfig+0x508>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb0 <HAL_RCC_OscConfig+0x508>)
 8004f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f40:	f7fe fe58 	bl	8003bf4 <HAL_GetTick>
 8004f44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f46:	e008      	b.n	8004f5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f48:	f7fe fe54 	bl	8003bf4 <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e1b8      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f5a:	4b15      	ldr	r3, [pc, #84]	@ (8004fb0 <HAL_RCC_OscConfig+0x508>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0f0      	beq.n	8004f48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d108      	bne.n	8004f80 <HAL_RCC_OscConfig+0x4d8>
 8004f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f74:	4a0d      	ldr	r2, [pc, #52]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f7e:	e029      	b.n	8004fd4 <HAL_RCC_OscConfig+0x52c>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	2b05      	cmp	r3, #5
 8004f86:	d115      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x50c>
 8004f88:	4b08      	ldr	r3, [pc, #32]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8e:	4a07      	ldr	r2, [pc, #28]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f90:	f043 0304 	orr.w	r3, r3, #4
 8004f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f98:	4b04      	ldr	r3, [pc, #16]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f9e:	4a03      	ldr	r2, [pc, #12]	@ (8004fac <HAL_RCC_OscConfig+0x504>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fa8:	e014      	b.n	8004fd4 <HAL_RCC_OscConfig+0x52c>
 8004faa:	bf00      	nop
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	40007000 	.word	0x40007000
 8004fb4:	4b9d      	ldr	r3, [pc, #628]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	4a9c      	ldr	r2, [pc, #624]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8004fbc:	f023 0301 	bic.w	r3, r3, #1
 8004fc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fc4:	4b99      	ldr	r3, [pc, #612]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8004fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fca:	4a98      	ldr	r2, [pc, #608]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8004fcc:	f023 0304 	bic.w	r3, r3, #4
 8004fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d016      	beq.n	800500a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fdc:	f7fe fe0a 	bl	8003bf4 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fe2:	e00a      	b.n	8004ffa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe4:	f7fe fe06 	bl	8003bf4 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e168      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ffa:	4b8c      	ldr	r3, [pc, #560]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8004ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0ed      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x53c>
 8005008:	e015      	b.n	8005036 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800500a:	f7fe fdf3 	bl	8003bf4 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005010:	e00a      	b.n	8005028 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005012:	f7fe fdef 	bl	8003bf4 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005020:	4293      	cmp	r3, r2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e151      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005028:	4b80      	ldr	r3, [pc, #512]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1ed      	bne.n	8005012 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005036:	7ffb      	ldrb	r3, [r7, #31]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d105      	bne.n	8005048 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800503c:	4b7b      	ldr	r3, [pc, #492]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800503e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005040:	4a7a      	ldr	r2, [pc, #488]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005042:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005046:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0320 	and.w	r3, r3, #32
 8005050:	2b00      	cmp	r3, #0
 8005052:	d03c      	beq.n	80050ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	2b00      	cmp	r3, #0
 800505a:	d01c      	beq.n	8005096 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800505c:	4b73      	ldr	r3, [pc, #460]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800505e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005062:	4a72      	ldr	r2, [pc, #456]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005064:	f043 0301 	orr.w	r3, r3, #1
 8005068:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506c:	f7fe fdc2 	bl	8003bf4 <HAL_GetTick>
 8005070:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005072:	e008      	b.n	8005086 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005074:	f7fe fdbe 	bl	8003bf4 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b02      	cmp	r3, #2
 8005080:	d901      	bls.n	8005086 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e122      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005086:	4b69      	ldr	r3, [pc, #420]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005088:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ef      	beq.n	8005074 <HAL_RCC_OscConfig+0x5cc>
 8005094:	e01b      	b.n	80050ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005096:	4b65      	ldr	r3, [pc, #404]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005098:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800509c:	4a63      	ldr	r2, [pc, #396]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800509e:	f023 0301 	bic.w	r3, r3, #1
 80050a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a6:	f7fe fda5 	bl	8003bf4 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050ae:	f7fe fda1 	bl	8003bf4 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e105      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80050c0:	4b5a      	ldr	r3, [pc, #360]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80050c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1ef      	bne.n	80050ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 80f9 	beq.w	80052ca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050dc:	2b02      	cmp	r3, #2
 80050de:	f040 80cf 	bne.w	8005280 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80050e2:	4b52      	ldr	r3, [pc, #328]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f003 0203 	and.w	r2, r3, #3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d12c      	bne.n	8005150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005100:	3b01      	subs	r3, #1
 8005102:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005104:	429a      	cmp	r2, r3
 8005106:	d123      	bne.n	8005150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005112:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005114:	429a      	cmp	r2, r3
 8005116:	d11b      	bne.n	8005150 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005122:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005124:	429a      	cmp	r2, r3
 8005126:	d113      	bne.n	8005150 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005132:	085b      	lsrs	r3, r3, #1
 8005134:	3b01      	subs	r3, #1
 8005136:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005138:	429a      	cmp	r2, r3
 800513a:	d109      	bne.n	8005150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	3b01      	subs	r3, #1
 800514a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800514c:	429a      	cmp	r2, r3
 800514e:	d071      	beq.n	8005234 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	2b0c      	cmp	r3, #12
 8005154:	d068      	beq.n	8005228 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005156:	4b35      	ldr	r3, [pc, #212]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d105      	bne.n	800516e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005162:	4b32      	ldr	r3, [pc, #200]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e0ac      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005172:	4b2e      	ldr	r3, [pc, #184]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a2d      	ldr	r2, [pc, #180]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 8005178:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800517c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800517e:	f7fe fd39 	bl	8003bf4 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005186:	f7fe fd35 	bl	8003bf4 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e099      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005198:	4b24      	ldr	r3, [pc, #144]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1f0      	bne.n	8005186 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051a4:	4b21      	ldr	r3, [pc, #132]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051a6:	68da      	ldr	r2, [r3, #12]
 80051a8:	4b21      	ldr	r3, [pc, #132]	@ (8005230 <HAL_RCC_OscConfig+0x788>)
 80051aa:	4013      	ands	r3, r2
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051b4:	3a01      	subs	r2, #1
 80051b6:	0112      	lsls	r2, r2, #4
 80051b8:	4311      	orrs	r1, r2
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80051be:	0212      	lsls	r2, r2, #8
 80051c0:	4311      	orrs	r1, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80051c6:	0852      	lsrs	r2, r2, #1
 80051c8:	3a01      	subs	r2, #1
 80051ca:	0552      	lsls	r2, r2, #21
 80051cc:	4311      	orrs	r1, r2
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80051d2:	0852      	lsrs	r2, r2, #1
 80051d4:	3a01      	subs	r2, #1
 80051d6:	0652      	lsls	r2, r2, #25
 80051d8:	4311      	orrs	r1, r2
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051de:	06d2      	lsls	r2, r2, #27
 80051e0:	430a      	orrs	r2, r1
 80051e2:	4912      	ldr	r1, [pc, #72]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80051e8:	4b10      	ldr	r3, [pc, #64]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a0f      	ldr	r2, [pc, #60]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051f4:	4b0d      	ldr	r3, [pc, #52]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	4a0c      	ldr	r2, [pc, #48]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 80051fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005200:	f7fe fcf8 	bl	8003bf4 <HAL_GetTick>
 8005204:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005208:	f7fe fcf4 	bl	8003bf4 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e058      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800521a:	4b04      	ldr	r3, [pc, #16]	@ (800522c <HAL_RCC_OscConfig+0x784>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d0f0      	beq.n	8005208 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005226:	e050      	b.n	80052ca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e04f      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
 800522c:	40021000 	.word	0x40021000
 8005230:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005234:	4b27      	ldr	r3, [pc, #156]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d144      	bne.n	80052ca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005240:	4b24      	ldr	r3, [pc, #144]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a23      	ldr	r2, [pc, #140]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005246:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800524a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800524c:	4b21      	ldr	r3, [pc, #132]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a20      	ldr	r2, [pc, #128]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005252:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005256:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005258:	f7fe fccc 	bl	8003bf4 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005260:	f7fe fcc8 	bl	8003bf4 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e02c      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005272:	4b18      	ldr	r3, [pc, #96]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0f0      	beq.n	8005260 <HAL_RCC_OscConfig+0x7b8>
 800527e:	e024      	b.n	80052ca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b0c      	cmp	r3, #12
 8005284:	d01f      	beq.n	80052c6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005286:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a12      	ldr	r2, [pc, #72]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 800528c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005290:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005292:	f7fe fcaf 	bl	8003bf4 <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005298:	e008      	b.n	80052ac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800529a:	f7fe fcab 	bl	8003bf4 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d901      	bls.n	80052ac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e00f      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052ac:	4b09      	ldr	r3, [pc, #36]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1f0      	bne.n	800529a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80052b8:	4b06      	ldr	r3, [pc, #24]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 80052ba:	68da      	ldr	r2, [r3, #12]
 80052bc:	4905      	ldr	r1, [pc, #20]	@ (80052d4 <HAL_RCC_OscConfig+0x82c>)
 80052be:	4b06      	ldr	r3, [pc, #24]	@ (80052d8 <HAL_RCC_OscConfig+0x830>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	60cb      	str	r3, [r1, #12]
 80052c4:	e001      	b.n	80052ca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e000      	b.n	80052cc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3720      	adds	r7, #32
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	40021000 	.word	0x40021000
 80052d8:	feeefffc 	.word	0xfeeefffc

080052dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80052e6:	2300      	movs	r3, #0
 80052e8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e11d      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052f4:	4b90      	ldr	r3, [pc, #576]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 030f 	and.w	r3, r3, #15
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d910      	bls.n	8005324 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005302:	4b8d      	ldr	r3, [pc, #564]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 020f 	bic.w	r2, r3, #15
 800530a:	498b      	ldr	r1, [pc, #556]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	4313      	orrs	r3, r2
 8005310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005312:	4b89      	ldr	r3, [pc, #548]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d001      	beq.n	8005324 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e105      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d010      	beq.n	8005352 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	4b81      	ldr	r3, [pc, #516]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800533c:	429a      	cmp	r2, r3
 800533e:	d908      	bls.n	8005352 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005340:	4b7e      	ldr	r3, [pc, #504]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	497b      	ldr	r1, [pc, #492]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 800534e:	4313      	orrs	r3, r2
 8005350:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d079      	beq.n	8005452 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b03      	cmp	r3, #3
 8005364:	d11e      	bne.n	80053a4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005366:	4b75      	ldr	r3, [pc, #468]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e0dc      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005376:	f000 fa09 	bl	800578c <RCC_GetSysClockFreqFromPLLSource>
 800537a:	4603      	mov	r3, r0
 800537c:	4a70      	ldr	r2, [pc, #448]	@ (8005540 <HAL_RCC_ClockConfig+0x264>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d946      	bls.n	8005410 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005382:	4b6e      	ldr	r3, [pc, #440]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d140      	bne.n	8005410 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800538e:	4b6b      	ldr	r3, [pc, #428]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005396:	4a69      	ldr	r2, [pc, #420]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005398:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800539c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800539e:	2380      	movs	r3, #128	@ 0x80
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	e035      	b.n	8005410 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d107      	bne.n	80053bc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053ac:	4b63      	ldr	r3, [pc, #396]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d115      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e0b9      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d107      	bne.n	80053d4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053c4:	4b5d      	ldr	r3, [pc, #372]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d109      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0ad      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053d4:	4b59      	ldr	r3, [pc, #356]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0a5      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80053e4:	f000 f8b4 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 80053e8:	4603      	mov	r3, r0
 80053ea:	4a55      	ldr	r2, [pc, #340]	@ (8005540 <HAL_RCC_ClockConfig+0x264>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d90f      	bls.n	8005410 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80053f0:	4b52      	ldr	r3, [pc, #328]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d109      	bne.n	8005410 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053fc:	4b4f      	ldr	r3, [pc, #316]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005404:	4a4d      	ldr	r2, [pc, #308]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800540a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800540c:	2380      	movs	r3, #128	@ 0x80
 800540e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005410:	4b4a      	ldr	r3, [pc, #296]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f023 0203 	bic.w	r2, r3, #3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	4947      	ldr	r1, [pc, #284]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 800541e:	4313      	orrs	r3, r2
 8005420:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005422:	f7fe fbe7 	bl	8003bf4 <HAL_GetTick>
 8005426:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005428:	e00a      	b.n	8005440 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800542a:	f7fe fbe3 	bl	8003bf4 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005438:	4293      	cmp	r3, r2
 800543a:	d901      	bls.n	8005440 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e077      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005440:	4b3e      	ldr	r3, [pc, #248]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 020c 	and.w	r2, r3, #12
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	429a      	cmp	r2, r3
 8005450:	d1eb      	bne.n	800542a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2b80      	cmp	r3, #128	@ 0x80
 8005456:	d105      	bne.n	8005464 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005458:	4b38      	ldr	r3, [pc, #224]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	4a37      	ldr	r2, [pc, #220]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 800545e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005462:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d010      	beq.n	8005492 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	4b31      	ldr	r3, [pc, #196]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800547c:	429a      	cmp	r2, r3
 800547e:	d208      	bcs.n	8005492 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005480:	4b2e      	ldr	r3, [pc, #184]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	492b      	ldr	r1, [pc, #172]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 800548e:	4313      	orrs	r3, r2
 8005490:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005492:	4b29      	ldr	r3, [pc, #164]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 030f 	and.w	r3, r3, #15
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	429a      	cmp	r2, r3
 800549e:	d210      	bcs.n	80054c2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054a0:	4b25      	ldr	r3, [pc, #148]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f023 020f 	bic.w	r2, r3, #15
 80054a8:	4923      	ldr	r1, [pc, #140]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b0:	4b21      	ldr	r3, [pc, #132]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 030f 	and.w	r3, r3, #15
 80054b8:	683a      	ldr	r2, [r7, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d001      	beq.n	80054c2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e036      	b.n	8005530 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d008      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054ce:	4b1b      	ldr	r3, [pc, #108]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	4918      	ldr	r1, [pc, #96]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054ec:	4b13      	ldr	r3, [pc, #76]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	4910      	ldr	r1, [pc, #64]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005500:	f000 f826 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 8005504:	4602      	mov	r2, r0
 8005506:	4b0d      	ldr	r3, [pc, #52]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	091b      	lsrs	r3, r3, #4
 800550c:	f003 030f 	and.w	r3, r3, #15
 8005510:	490c      	ldr	r1, [pc, #48]	@ (8005544 <HAL_RCC_ClockConfig+0x268>)
 8005512:	5ccb      	ldrb	r3, [r1, r3]
 8005514:	f003 031f 	and.w	r3, r3, #31
 8005518:	fa22 f303 	lsr.w	r3, r2, r3
 800551c:	4a0a      	ldr	r2, [pc, #40]	@ (8005548 <HAL_RCC_ClockConfig+0x26c>)
 800551e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005520:	4b0a      	ldr	r3, [pc, #40]	@ (800554c <HAL_RCC_ClockConfig+0x270>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe fb15 	bl	8003b54 <HAL_InitTick>
 800552a:	4603      	mov	r3, r0
 800552c:	73fb      	strb	r3, [r7, #15]

  return status;
 800552e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	40022000 	.word	0x40022000
 800553c:	40021000 	.word	0x40021000
 8005540:	04c4b400 	.word	0x04c4b400
 8005544:	0800fea0 	.word	0x0800fea0
 8005548:	20040000 	.word	0x20040000
 800554c:	20040004 	.word	0x20040004

08005550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005550:	b480      	push	{r7}
 8005552:	b089      	sub	sp, #36	@ 0x24
 8005554:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	61fb      	str	r3, [r7, #28]
 800555a:	2300      	movs	r3, #0
 800555c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800555e:	4b3e      	ldr	r3, [pc, #248]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 030c 	and.w	r3, r3, #12
 8005566:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005568:	4b3b      	ldr	r3, [pc, #236]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f003 0303 	and.w	r3, r3, #3
 8005570:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <HAL_RCC_GetSysClockFreq+0x34>
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	2b0c      	cmp	r3, #12
 800557c:	d121      	bne.n	80055c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d11e      	bne.n	80055c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005584:	4b34      	ldr	r3, [pc, #208]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0308 	and.w	r3, r3, #8
 800558c:	2b00      	cmp	r3, #0
 800558e:	d107      	bne.n	80055a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005590:	4b31      	ldr	r3, [pc, #196]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 8005592:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005596:	0a1b      	lsrs	r3, r3, #8
 8005598:	f003 030f 	and.w	r3, r3, #15
 800559c:	61fb      	str	r3, [r7, #28]
 800559e:	e005      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80055a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	091b      	lsrs	r3, r3, #4
 80055a6:	f003 030f 	and.w	r3, r3, #15
 80055aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80055ac:	4a2b      	ldr	r2, [pc, #172]	@ (800565c <HAL_RCC_GetSysClockFreq+0x10c>)
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10d      	bne.n	80055d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055c0:	e00a      	b.n	80055d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	2b04      	cmp	r3, #4
 80055c6:	d102      	bne.n	80055ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055c8:	4b25      	ldr	r3, [pc, #148]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x110>)
 80055ca:	61bb      	str	r3, [r7, #24]
 80055cc:	e004      	b.n	80055d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d101      	bne.n	80055d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055d4:	4b23      	ldr	r3, [pc, #140]	@ (8005664 <HAL_RCC_GetSysClockFreq+0x114>)
 80055d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b0c      	cmp	r3, #12
 80055dc:	d134      	bne.n	8005648 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055de:	4b1e      	ldr	r3, [pc, #120]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f003 0303 	and.w	r3, r3, #3
 80055e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d003      	beq.n	80055f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d003      	beq.n	80055fc <HAL_RCC_GetSysClockFreq+0xac>
 80055f4:	e005      	b.n	8005602 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80055f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x110>)
 80055f8:	617b      	str	r3, [r7, #20]
      break;
 80055fa:	e005      	b.n	8005608 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80055fc:	4b19      	ldr	r3, [pc, #100]	@ (8005664 <HAL_RCC_GetSysClockFreq+0x114>)
 80055fe:	617b      	str	r3, [r7, #20]
      break;
 8005600:	e002      	b.n	8005608 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	617b      	str	r3, [r7, #20]
      break;
 8005606:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005608:	4b13      	ldr	r3, [pc, #76]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	091b      	lsrs	r3, r3, #4
 800560e:	f003 030f 	and.w	r3, r3, #15
 8005612:	3301      	adds	r3, #1
 8005614:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005616:	4b10      	ldr	r3, [pc, #64]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	0a1b      	lsrs	r3, r3, #8
 800561c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	fb03 f202 	mul.w	r2, r3, r2
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800562e:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x108>)
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	0e5b      	lsrs	r3, r3, #25
 8005634:	f003 0303 	and.w	r3, r3, #3
 8005638:	3301      	adds	r3, #1
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	fbb2 f3f3 	udiv	r3, r2, r3
 8005646:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005648:	69bb      	ldr	r3, [r7, #24]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3724      	adds	r7, #36	@ 0x24
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	40021000 	.word	0x40021000
 800565c:	0800feb8 	.word	0x0800feb8
 8005660:	00f42400 	.word	0x00f42400
 8005664:	007a1200 	.word	0x007a1200

08005668 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800566c:	4b03      	ldr	r3, [pc, #12]	@ (800567c <HAL_RCC_GetHCLKFreq+0x14>)
 800566e:	681b      	ldr	r3, [r3, #0]
}
 8005670:	4618      	mov	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	20040000 	.word	0x20040000

08005680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005684:	f7ff fff0 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 8005688:	4602      	mov	r2, r0
 800568a:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	0a1b      	lsrs	r3, r3, #8
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	4904      	ldr	r1, [pc, #16]	@ (80056a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005696:	5ccb      	ldrb	r3, [r1, r3]
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	0800feb0 	.word	0x0800feb0

080056ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80056b0:	f7ff ffda 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 80056b4:	4602      	mov	r2, r0
 80056b6:	4b06      	ldr	r3, [pc, #24]	@ (80056d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	0adb      	lsrs	r3, r3, #11
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	4904      	ldr	r1, [pc, #16]	@ (80056d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80056c2:	5ccb      	ldrb	r3, [r1, r3]
 80056c4:	f003 031f 	and.w	r3, r3, #31
 80056c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40021000 	.word	0x40021000
 80056d4:	0800feb0 	.word	0x0800feb0

080056d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80056e4:	4b27      	ldr	r3, [pc, #156]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80056f0:	f7ff f906 	bl	8004900 <HAL_PWREx_GetVoltageRange>
 80056f4:	6178      	str	r0, [r7, #20]
 80056f6:	e014      	b.n	8005722 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80056f8:	4b22      	ldr	r3, [pc, #136]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fc:	4a21      	ldr	r2, [pc, #132]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80056fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005702:	6593      	str	r3, [r2, #88]	@ 0x58
 8005704:	4b1f      	ldr	r3, [pc, #124]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005710:	f7ff f8f6 	bl	8004900 <HAL_PWREx_GetVoltageRange>
 8005714:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005716:	4b1b      	ldr	r3, [pc, #108]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800571a:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800571c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005720:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005728:	d10b      	bne.n	8005742 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b80      	cmp	r3, #128	@ 0x80
 800572e:	d913      	bls.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2ba0      	cmp	r3, #160	@ 0xa0
 8005734:	d902      	bls.n	800573c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005736:	2302      	movs	r3, #2
 8005738:	613b      	str	r3, [r7, #16]
 800573a:	e00d      	b.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800573c:	2301      	movs	r3, #1
 800573e:	613b      	str	r3, [r7, #16]
 8005740:	e00a      	b.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b7f      	cmp	r3, #127	@ 0x7f
 8005746:	d902      	bls.n	800574e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005748:	2302      	movs	r3, #2
 800574a:	613b      	str	r3, [r7, #16]
 800574c:	e004      	b.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2b70      	cmp	r3, #112	@ 0x70
 8005752:	d101      	bne.n	8005758 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005754:	2301      	movs	r3, #1
 8005756:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005758:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f023 020f 	bic.w	r2, r3, #15
 8005760:	4909      	ldr	r1, [pc, #36]	@ (8005788 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	4313      	orrs	r3, r2
 8005766:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005768:	4b07      	ldr	r3, [pc, #28]	@ (8005788 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	429a      	cmp	r2, r3
 8005774:	d001      	beq.n	800577a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e000      	b.n	800577c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3718      	adds	r7, #24
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	40021000 	.word	0x40021000
 8005788:	40022000 	.word	0x40022000

0800578c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800578c:	b480      	push	{r7}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005792:	4b2d      	ldr	r3, [pc, #180]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b03      	cmp	r3, #3
 80057a0:	d00b      	beq.n	80057ba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2b03      	cmp	r3, #3
 80057a6:	d825      	bhi.n	80057f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d008      	beq.n	80057c0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d11f      	bne.n	80057f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80057b4:	4b25      	ldr	r3, [pc, #148]	@ (800584c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80057b6:	613b      	str	r3, [r7, #16]
    break;
 80057b8:	e01f      	b.n	80057fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80057ba:	4b25      	ldr	r3, [pc, #148]	@ (8005850 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80057bc:	613b      	str	r3, [r7, #16]
    break;
 80057be:	e01c      	b.n	80057fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80057c0:	4b21      	ldr	r3, [pc, #132]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d107      	bne.n	80057dc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80057cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d2:	0a1b      	lsrs	r3, r3, #8
 80057d4:	f003 030f 	and.w	r3, r3, #15
 80057d8:	617b      	str	r3, [r7, #20]
 80057da:	e005      	b.n	80057e8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80057dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	091b      	lsrs	r3, r3, #4
 80057e2:	f003 030f 	and.w	r3, r3, #15
 80057e6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80057e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005854 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057f0:	613b      	str	r3, [r7, #16]
    break;
 80057f2:	e002      	b.n	80057fa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	613b      	str	r3, [r7, #16]
    break;
 80057f8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057fa:	4b13      	ldr	r3, [pc, #76]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	091b      	lsrs	r3, r3, #4
 8005800:	f003 030f 	and.w	r3, r3, #15
 8005804:	3301      	adds	r3, #1
 8005806:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005808:	4b0f      	ldr	r3, [pc, #60]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	0a1b      	lsrs	r3, r3, #8
 800580e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	fb03 f202 	mul.w	r2, r3, r2
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	fbb2 f3f3 	udiv	r3, r2, r3
 800581e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005820:	4b09      	ldr	r3, [pc, #36]	@ (8005848 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	0e5b      	lsrs	r3, r3, #25
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	3301      	adds	r3, #1
 800582c:	005b      	lsls	r3, r3, #1
 800582e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	fbb2 f3f3 	udiv	r3, r2, r3
 8005838:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800583a:	683b      	ldr	r3, [r7, #0]
}
 800583c:	4618      	mov	r0, r3
 800583e:	371c      	adds	r7, #28
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr
 8005848:	40021000 	.word	0x40021000
 800584c:	00f42400 	.word	0x00f42400
 8005850:	007a1200 	.word	0x007a1200
 8005854:	0800feb8 	.word	0x0800feb8

08005858 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005860:	2300      	movs	r3, #0
 8005862:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005864:	2300      	movs	r3, #0
 8005866:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005870:	2b00      	cmp	r3, #0
 8005872:	d040      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005878:	2b80      	cmp	r3, #128	@ 0x80
 800587a:	d02a      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800587c:	2b80      	cmp	r3, #128	@ 0x80
 800587e:	d825      	bhi.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005880:	2b60      	cmp	r3, #96	@ 0x60
 8005882:	d026      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005884:	2b60      	cmp	r3, #96	@ 0x60
 8005886:	d821      	bhi.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005888:	2b40      	cmp	r3, #64	@ 0x40
 800588a:	d006      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800588c:	2b40      	cmp	r3, #64	@ 0x40
 800588e:	d81d      	bhi.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d009      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005894:	2b20      	cmp	r3, #32
 8005896:	d010      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005898:	e018      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800589a:	4b89      	ldr	r3, [pc, #548]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	4a88      	ldr	r2, [pc, #544]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058a6:	e015      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	3304      	adds	r3, #4
 80058ac:	2100      	movs	r1, #0
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 fb02 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 80058b4:	4603      	mov	r3, r0
 80058b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058b8:	e00c      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	3320      	adds	r3, #32
 80058be:	2100      	movs	r1, #0
 80058c0:	4618      	mov	r0, r3
 80058c2:	f000 fbed 	bl	80060a0 <RCCEx_PLLSAI2_Config>
 80058c6:	4603      	mov	r3, r0
 80058c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058ca:	e003      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	74fb      	strb	r3, [r7, #19]
      break;
 80058d0:	e000      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80058d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058d4:	7cfb      	ldrb	r3, [r7, #19]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058da:	4b79      	ldr	r3, [pc, #484]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058e0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058e8:	4975      	ldr	r1, [pc, #468]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80058f0:	e001      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f2:	7cfb      	ldrb	r3, [r7, #19]
 80058f4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d047      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800590a:	d030      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800590c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005910:	d82a      	bhi.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005916:	d02a      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005918:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800591c:	d824      	bhi.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800591e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005922:	d008      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005928:	d81e      	bhi.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800592e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005932:	d010      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005934:	e018      	b.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005936:	4b62      	ldr	r3, [pc, #392]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	4a61      	ldr	r2, [pc, #388]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800593c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005940:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005942:	e015      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3304      	adds	r3, #4
 8005948:	2100      	movs	r1, #0
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fab4 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 8005950:	4603      	mov	r3, r0
 8005952:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005954:	e00c      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3320      	adds	r3, #32
 800595a:	2100      	movs	r1, #0
 800595c:	4618      	mov	r0, r3
 800595e:	f000 fb9f 	bl	80060a0 <RCCEx_PLLSAI2_Config>
 8005962:	4603      	mov	r3, r0
 8005964:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005966:	e003      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	74fb      	strb	r3, [r7, #19]
      break;
 800596c:	e000      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800596e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005970:	7cfb      	ldrb	r3, [r7, #19]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10b      	bne.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005976:	4b52      	ldr	r3, [pc, #328]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005978:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800597c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005984:	494e      	ldr	r1, [pc, #312]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800598c:	e001      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800598e:	7cfb      	ldrb	r3, [r7, #19]
 8005990:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 809f 	beq.w	8005ade <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059a0:	2300      	movs	r3, #0
 80059a2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80059a4:	4b46      	ldr	r3, [pc, #280]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80059b0:	2301      	movs	r3, #1
 80059b2:	e000      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80059b4:	2300      	movs	r3, #0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00d      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ba:	4b41      	ldr	r3, [pc, #260]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059be:	4a40      	ldr	r2, [pc, #256]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80059c6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ce:	60bb      	str	r3, [r7, #8]
 80059d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059d2:	2301      	movs	r3, #1
 80059d4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059d6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a3a      	ldr	r2, [pc, #232]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80059dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059e2:	f7fe f907 	bl	8003bf4 <HAL_GetTick>
 80059e6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80059e8:	e009      	b.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ea:	f7fe f903 	bl	8003bf4 <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d902      	bls.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	74fb      	strb	r3, [r7, #19]
        break;
 80059fc:	e005      	b.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80059fe:	4b31      	ldr	r3, [pc, #196]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d0ef      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005a0a:	7cfb      	ldrb	r3, [r7, #19]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d15b      	bne.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a10:	4b2b      	ldr	r3, [pc, #172]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a1a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d01f      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d019      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a2e:	4b24      	ldr	r3, [pc, #144]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a38:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a3a:	4b21      	ldr	r3, [pc, #132]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a40:	4a1f      	ldr	r2, [pc, #124]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a50:	4a1b      	ldr	r2, [pc, #108]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a5a:	4a19      	ldr	r2, [pc, #100]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d016      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fe f8c2 	bl	8003bf4 <HAL_GetTick>
 8005a70:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a72:	e00b      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a74:	f7fe f8be 	bl	8003bf4 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d902      	bls.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	74fb      	strb	r3, [r7, #19]
            break;
 8005a8a:	e006      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0ec      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005a9a:	7cfb      	ldrb	r3, [r7, #19]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10c      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005aa0:	4b07      	ldr	r3, [pc, #28]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aa6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ab0:	4903      	ldr	r1, [pc, #12]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005ab8:	e008      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005aba:	7cfb      	ldrb	r3, [r7, #19]
 8005abc:	74bb      	strb	r3, [r7, #18]
 8005abe:	e005      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005ac0:	40021000 	.word	0x40021000
 8005ac4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ac8:	7cfb      	ldrb	r3, [r7, #19]
 8005aca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005acc:	7c7b      	ldrb	r3, [r7, #17]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d105      	bne.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad2:	4ba0      	ldr	r3, [pc, #640]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad6:	4a9f      	ldr	r2, [pc, #636]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005adc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00a      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aea:	4b9a      	ldr	r3, [pc, #616]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af0:	f023 0203 	bic.w	r2, r3, #3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af8:	4996      	ldr	r1, [pc, #600]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00a      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b0c:	4b91      	ldr	r3, [pc, #580]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b12:	f023 020c 	bic.w	r2, r3, #12
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1a:	498e      	ldr	r1, [pc, #568]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00a      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b2e:	4b89      	ldr	r3, [pc, #548]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3c:	4985      	ldr	r1, [pc, #532]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0308 	and.w	r3, r3, #8
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00a      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b50:	4b80      	ldr	r3, [pc, #512]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b5e:	497d      	ldr	r1, [pc, #500]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0310 	and.w	r3, r3, #16
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00a      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b72:	4b78      	ldr	r3, [pc, #480]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b80:	4974      	ldr	r1, [pc, #464]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0320 	and.w	r3, r3, #32
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00a      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b94:	4b6f      	ldr	r3, [pc, #444]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba2:	496c      	ldr	r1, [pc, #432]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00a      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bb6:	4b67      	ldr	r3, [pc, #412]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bbc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc4:	4963      	ldr	r1, [pc, #396]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00a      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005bd8:	4b5e      	ldr	r3, [pc, #376]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005be6:	495b      	ldr	r1, [pc, #364]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005bfa:	4b56      	ldr	r3, [pc, #344]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c08:	4952      	ldr	r1, [pc, #328]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00a      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c2a:	494a      	ldr	r1, [pc, #296]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00a      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c3e:	4b45      	ldr	r3, [pc, #276]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c4c:	4941      	ldr	r1, [pc, #260]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00a      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c60:	4b3c      	ldr	r3, [pc, #240]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c66:	f023 0203 	bic.w	r2, r3, #3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6e:	4939      	ldr	r1, [pc, #228]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d028      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c82:	4b34      	ldr	r3, [pc, #208]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c88:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c90:	4930      	ldr	r1, [pc, #192]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ca0:	d106      	bne.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ca8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cac:	60d3      	str	r3, [r2, #12]
 8005cae:	e011      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cb8:	d10c      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	3304      	adds	r3, #4
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f000 f8f9 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005cca:	7cfb      	ldrb	r3, [r7, #19]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005cd0:	7cfb      	ldrb	r3, [r7, #19]
 8005cd2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d04d      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ce4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ce8:	d108      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005cea:	4b1a      	ldr	r3, [pc, #104]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cf0:	4a18      	ldr	r2, [pc, #96]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005cf6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005cfa:	e012      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005cfc:	4b15      	ldr	r3, [pc, #84]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d02:	4a14      	ldr	r2, [pc, #80]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005d0c:	4b11      	ldr	r3, [pc, #68]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d1a:	490e      	ldr	r1, [pc, #56]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d2a:	d106      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d2c:	4b09      	ldr	r3, [pc, #36]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	4a08      	ldr	r2, [pc, #32]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d36:	60d3      	str	r3, [r2, #12]
 8005d38:	e020      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d42:	d109      	bne.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d44:	4b03      	ldr	r3, [pc, #12]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	4a02      	ldr	r2, [pc, #8]	@ (8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d4e:	60d3      	str	r3, [r2, #12]
 8005d50:	e014      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005d52:	bf00      	nop
 8005d54:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d60:	d10c      	bne.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	3304      	adds	r3, #4
 8005d66:	2101      	movs	r1, #1
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f000 f8a5 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d72:	7cfb      	ldrb	r3, [r7, #19]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005d78:	7cfb      	ldrb	r3, [r7, #19]
 8005d7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d028      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d88:	4b4a      	ldr	r3, [pc, #296]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d96:	4947      	ldr	r1, [pc, #284]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005da2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005da6:	d106      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005da8:	4b42      	ldr	r3, [pc, #264]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	4a41      	ldr	r2, [pc, #260]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005db2:	60d3      	str	r3, [r2, #12]
 8005db4:	e011      	b.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005dbe:	d10c      	bne.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	3304      	adds	r3, #4
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f000 f876 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dd0:	7cfb      	ldrb	r3, [r7, #19]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005dd6:	7cfb      	ldrb	r3, [r7, #19]
 8005dd8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d01e      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005de6:	4b33      	ldr	r3, [pc, #204]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dec:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005df6:	492f      	ldr	r1, [pc, #188]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e08:	d10c      	bne.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	2102      	movs	r1, #2
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 f851 	bl	8005eb8 <RCCEx_PLLSAI1_Config>
 8005e16:	4603      	mov	r3, r0
 8005e18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e1a:	7cfb      	ldrb	r3, [r7, #19]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005e20:	7cfb      	ldrb	r3, [r7, #19]
 8005e22:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00b      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e30:	4b20      	ldr	r3, [pc, #128]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e36:	f023 0204 	bic.w	r2, r3, #4
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e40:	491c      	ldr	r1, [pc, #112]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00b      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005e54:	4b17      	ldr	r3, [pc, #92]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e5a:	f023 0218 	bic.w	r2, r3, #24
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e64:	4913      	ldr	r1, [pc, #76]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d017      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005e78:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e88:	490a      	ldr	r1, [pc, #40]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e9a:	d105      	bne.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e9c:	4b05      	ldr	r3, [pc, #20]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	4a04      	ldr	r2, [pc, #16]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ea2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ea6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005ea8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3718      	adds	r7, #24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40021000 	.word	0x40021000

08005eb8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ec6:	4b72      	ldr	r3, [pc, #456]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00e      	beq.n	8005ef0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005ed2:	4b6f      	ldr	r3, [pc, #444]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	f003 0203 	and.w	r2, r3, #3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d103      	bne.n	8005eea <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
       ||
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d142      	bne.n	8005f70 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	73fb      	strb	r3, [r7, #15]
 8005eee:	e03f      	b.n	8005f70 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d018      	beq.n	8005f2a <RCCEx_PLLSAI1_Config+0x72>
 8005ef8:	2b03      	cmp	r3, #3
 8005efa:	d825      	bhi.n	8005f48 <RCCEx_PLLSAI1_Config+0x90>
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d002      	beq.n	8005f06 <RCCEx_PLLSAI1_Config+0x4e>
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d009      	beq.n	8005f18 <RCCEx_PLLSAI1_Config+0x60>
 8005f04:	e020      	b.n	8005f48 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f06:	4b62      	ldr	r3, [pc, #392]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d11d      	bne.n	8005f4e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f16:	e01a      	b.n	8005f4e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f18:	4b5d      	ldr	r3, [pc, #372]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d116      	bne.n	8005f52 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f28:	e013      	b.n	8005f52 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f2a:	4b59      	ldr	r3, [pc, #356]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10f      	bne.n	8005f56 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f36:	4b56      	ldr	r3, [pc, #344]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d109      	bne.n	8005f56 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f46:	e006      	b.n	8005f56 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f4c:	e004      	b.n	8005f58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f4e:	bf00      	nop
 8005f50:	e002      	b.n	8005f58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f52:	bf00      	nop
 8005f54:	e000      	b.n	8005f58 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005f56:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d108      	bne.n	8005f70 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005f5e:	4b4c      	ldr	r3, [pc, #304]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	f023 0203 	bic.w	r2, r3, #3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4949      	ldr	r1, [pc, #292]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f040 8086 	bne.w	8006084 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f78:	4b45      	ldr	r3, [pc, #276]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a44      	ldr	r2, [pc, #272]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f84:	f7fd fe36 	bl	8003bf4 <HAL_GetTick>
 8005f88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f8a:	e009      	b.n	8005fa0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f8c:	f7fd fe32 	bl	8003bf4 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d902      	bls.n	8005fa0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	73fb      	strb	r3, [r7, #15]
        break;
 8005f9e:	e005      	b.n	8005fac <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1ef      	bne.n	8005f8c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d168      	bne.n	8006084 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d113      	bne.n	8005fe0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fb8:	4b35      	ldr	r3, [pc, #212]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	4b35      	ldr	r3, [pc, #212]	@ (8006094 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	6892      	ldr	r2, [r2, #8]
 8005fc4:	0211      	lsls	r1, r2, #8
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	68d2      	ldr	r2, [r2, #12]
 8005fca:	06d2      	lsls	r2, r2, #27
 8005fcc:	4311      	orrs	r1, r2
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	6852      	ldr	r2, [r2, #4]
 8005fd2:	3a01      	subs	r2, #1
 8005fd4:	0112      	lsls	r2, r2, #4
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	492d      	ldr	r1, [pc, #180]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	610b      	str	r3, [r1, #16]
 8005fde:	e02d      	b.n	800603c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d115      	bne.n	8006012 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	4b2b      	ldr	r3, [pc, #172]	@ (8006098 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fec:	4013      	ands	r3, r2
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6892      	ldr	r2, [r2, #8]
 8005ff2:	0211      	lsls	r1, r2, #8
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6912      	ldr	r2, [r2, #16]
 8005ff8:	0852      	lsrs	r2, r2, #1
 8005ffa:	3a01      	subs	r2, #1
 8005ffc:	0552      	lsls	r2, r2, #21
 8005ffe:	4311      	orrs	r1, r2
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6852      	ldr	r2, [r2, #4]
 8006004:	3a01      	subs	r2, #1
 8006006:	0112      	lsls	r2, r2, #4
 8006008:	430a      	orrs	r2, r1
 800600a:	4921      	ldr	r1, [pc, #132]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 800600c:	4313      	orrs	r3, r2
 800600e:	610b      	str	r3, [r1, #16]
 8006010:	e014      	b.n	800603c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006012:	4b1f      	ldr	r3, [pc, #124]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006014:	691a      	ldr	r2, [r3, #16]
 8006016:	4b21      	ldr	r3, [pc, #132]	@ (800609c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006018:	4013      	ands	r3, r2
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	6892      	ldr	r2, [r2, #8]
 800601e:	0211      	lsls	r1, r2, #8
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6952      	ldr	r2, [r2, #20]
 8006024:	0852      	lsrs	r2, r2, #1
 8006026:	3a01      	subs	r2, #1
 8006028:	0652      	lsls	r2, r2, #25
 800602a:	4311      	orrs	r1, r2
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6852      	ldr	r2, [r2, #4]
 8006030:	3a01      	subs	r2, #1
 8006032:	0112      	lsls	r2, r2, #4
 8006034:	430a      	orrs	r2, r1
 8006036:	4916      	ldr	r1, [pc, #88]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006038:	4313      	orrs	r3, r2
 800603a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800603c:	4b14      	ldr	r3, [pc, #80]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a13      	ldr	r2, [pc, #76]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006042:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006046:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006048:	f7fd fdd4 	bl	8003bf4 <HAL_GetTick>
 800604c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800604e:	e009      	b.n	8006064 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006050:	f7fd fdd0 	bl	8003bf4 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d902      	bls.n	8006064 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	73fb      	strb	r3, [r7, #15]
          break;
 8006062:	e005      	b.n	8006070 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006064:	4b0a      	ldr	r3, [pc, #40]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0ef      	beq.n	8006050 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006070:	7bfb      	ldrb	r3, [r7, #15]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d106      	bne.n	8006084 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006076:	4b06      	ldr	r3, [pc, #24]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	4904      	ldr	r1, [pc, #16]	@ (8006090 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006080:	4313      	orrs	r3, r2
 8006082:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006084:	7bfb      	ldrb	r3, [r7, #15]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	40021000 	.word	0x40021000
 8006094:	07ff800f 	.word	0x07ff800f
 8006098:	ff9f800f 	.word	0xff9f800f
 800609c:	f9ff800f 	.word	0xf9ff800f

080060a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060ae:	4b72      	ldr	r3, [pc, #456]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00e      	beq.n	80060d8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80060ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f003 0203 	and.w	r2, r3, #3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d103      	bne.n	80060d2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
       ||
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d142      	bne.n	8006158 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	73fb      	strb	r3, [r7, #15]
 80060d6:	e03f      	b.n	8006158 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b03      	cmp	r3, #3
 80060de:	d018      	beq.n	8006112 <RCCEx_PLLSAI2_Config+0x72>
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d825      	bhi.n	8006130 <RCCEx_PLLSAI2_Config+0x90>
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d002      	beq.n	80060ee <RCCEx_PLLSAI2_Config+0x4e>
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d009      	beq.n	8006100 <RCCEx_PLLSAI2_Config+0x60>
 80060ec:	e020      	b.n	8006130 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060ee:	4b62      	ldr	r3, [pc, #392]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d11d      	bne.n	8006136 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060fe:	e01a      	b.n	8006136 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006100:	4b5d      	ldr	r3, [pc, #372]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006108:	2b00      	cmp	r3, #0
 800610a:	d116      	bne.n	800613a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006110:	e013      	b.n	800613a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006112:	4b59      	ldr	r3, [pc, #356]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10f      	bne.n	800613e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800611e:	4b56      	ldr	r3, [pc, #344]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d109      	bne.n	800613e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800612e:	e006      	b.n	800613e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	73fb      	strb	r3, [r7, #15]
      break;
 8006134:	e004      	b.n	8006140 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006136:	bf00      	nop
 8006138:	e002      	b.n	8006140 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800613a:	bf00      	nop
 800613c:	e000      	b.n	8006140 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800613e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d108      	bne.n	8006158 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006146:	4b4c      	ldr	r3, [pc, #304]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f023 0203 	bic.w	r2, r3, #3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4949      	ldr	r1, [pc, #292]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006154:	4313      	orrs	r3, r2
 8006156:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	2b00      	cmp	r3, #0
 800615c:	f040 8086 	bne.w	800626c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006160:	4b45      	ldr	r3, [pc, #276]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a44      	ldr	r2, [pc, #272]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800616a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800616c:	f7fd fd42 	bl	8003bf4 <HAL_GetTick>
 8006170:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006172:	e009      	b.n	8006188 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006174:	f7fd fd3e 	bl	8003bf4 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	2b02      	cmp	r3, #2
 8006180:	d902      	bls.n	8006188 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	73fb      	strb	r3, [r7, #15]
        break;
 8006186:	e005      	b.n	8006194 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006188:	4b3b      	ldr	r3, [pc, #236]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1ef      	bne.n	8006174 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006194:	7bfb      	ldrb	r3, [r7, #15]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d168      	bne.n	800626c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d113      	bne.n	80061c8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061a0:	4b35      	ldr	r3, [pc, #212]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061a2:	695a      	ldr	r2, [r3, #20]
 80061a4:	4b35      	ldr	r3, [pc, #212]	@ (800627c <RCCEx_PLLSAI2_Config+0x1dc>)
 80061a6:	4013      	ands	r3, r2
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6892      	ldr	r2, [r2, #8]
 80061ac:	0211      	lsls	r1, r2, #8
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	68d2      	ldr	r2, [r2, #12]
 80061b2:	06d2      	lsls	r2, r2, #27
 80061b4:	4311      	orrs	r1, r2
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	6852      	ldr	r2, [r2, #4]
 80061ba:	3a01      	subs	r2, #1
 80061bc:	0112      	lsls	r2, r2, #4
 80061be:	430a      	orrs	r2, r1
 80061c0:	492d      	ldr	r1, [pc, #180]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	614b      	str	r3, [r1, #20]
 80061c6:	e02d      	b.n	8006224 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d115      	bne.n	80061fa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061d0:	695a      	ldr	r2, [r3, #20]
 80061d2:	4b2b      	ldr	r3, [pc, #172]	@ (8006280 <RCCEx_PLLSAI2_Config+0x1e0>)
 80061d4:	4013      	ands	r3, r2
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	6892      	ldr	r2, [r2, #8]
 80061da:	0211      	lsls	r1, r2, #8
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6912      	ldr	r2, [r2, #16]
 80061e0:	0852      	lsrs	r2, r2, #1
 80061e2:	3a01      	subs	r2, #1
 80061e4:	0552      	lsls	r2, r2, #21
 80061e6:	4311      	orrs	r1, r2
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6852      	ldr	r2, [r2, #4]
 80061ec:	3a01      	subs	r2, #1
 80061ee:	0112      	lsls	r2, r2, #4
 80061f0:	430a      	orrs	r2, r1
 80061f2:	4921      	ldr	r1, [pc, #132]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	614b      	str	r3, [r1, #20]
 80061f8:	e014      	b.n	8006224 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061fa:	4b1f      	ldr	r3, [pc, #124]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061fc:	695a      	ldr	r2, [r3, #20]
 80061fe:	4b21      	ldr	r3, [pc, #132]	@ (8006284 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006200:	4013      	ands	r3, r2
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6892      	ldr	r2, [r2, #8]
 8006206:	0211      	lsls	r1, r2, #8
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6952      	ldr	r2, [r2, #20]
 800620c:	0852      	lsrs	r2, r2, #1
 800620e:	3a01      	subs	r2, #1
 8006210:	0652      	lsls	r2, r2, #25
 8006212:	4311      	orrs	r1, r2
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6852      	ldr	r2, [r2, #4]
 8006218:	3a01      	subs	r2, #1
 800621a:	0112      	lsls	r2, r2, #4
 800621c:	430a      	orrs	r2, r1
 800621e:	4916      	ldr	r1, [pc, #88]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006220:	4313      	orrs	r3, r2
 8006222:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006224:	4b14      	ldr	r3, [pc, #80]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a13      	ldr	r2, [pc, #76]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 800622a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006230:	f7fd fce0 	bl	8003bf4 <HAL_GetTick>
 8006234:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006236:	e009      	b.n	800624c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006238:	f7fd fcdc 	bl	8003bf4 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b02      	cmp	r3, #2
 8006244:	d902      	bls.n	800624c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	73fb      	strb	r3, [r7, #15]
          break;
 800624a:	e005      	b.n	8006258 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800624c:	4b0a      	ldr	r3, [pc, #40]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0ef      	beq.n	8006238 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006258:	7bfb      	ldrb	r3, [r7, #15]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d106      	bne.n	800626c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800625e:	4b06      	ldr	r3, [pc, #24]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	4904      	ldr	r1, [pc, #16]	@ (8006278 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006268:	4313      	orrs	r3, r2
 800626a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800626c:	7bfb      	ldrb	r3, [r7, #15]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	40021000 	.word	0x40021000
 800627c:	07ff800f 	.word	0x07ff800f
 8006280:	ff9f800f 	.word	0xff9f800f
 8006284:	f9ff800f 	.word	0xf9ff800f

08006288 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e095      	b.n	80063c6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d108      	bne.n	80062b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062aa:	d009      	beq.n	80062c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	61da      	str	r2, [r3, #28]
 80062b2:	e005      	b.n	80062c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fd f950 	bl	8003580 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006300:	d902      	bls.n	8006308 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006302:	2300      	movs	r3, #0
 8006304:	60fb      	str	r3, [r7, #12]
 8006306:	e002      	b.n	800630e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006308:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800630c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006316:	d007      	beq.n	8006328 <HAL_SPI_Init+0xa0>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006320:	d002      	beq.n	8006328 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	431a      	orrs	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636a:	ea42 0103 	orr.w	r1, r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006372:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	0c1b      	lsrs	r3, r3, #16
 8006384:	f003 0204 	and.w	r2, r3, #4
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638c:	f003 0310 	and.w	r3, r3, #16
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80063a4:	ea42 0103 	orr.w	r1, r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b088      	sub	sp, #32
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	60f8      	str	r0, [r7, #12]
 80063d6:	60b9      	str	r1, [r7, #8]
 80063d8:	603b      	str	r3, [r7, #0]
 80063da:	4613      	mov	r3, r2
 80063dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063de:	f7fd fc09 	bl	8003bf4 <HAL_GetTick>
 80063e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80063e4:	88fb      	ldrh	r3, [r7, #6]
 80063e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d001      	beq.n	80063f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80063f4:	2302      	movs	r3, #2
 80063f6:	e15c      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <HAL_SPI_Transmit+0x36>
 80063fe:	88fb      	ldrh	r3, [r7, #6]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e154      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800640e:	2b01      	cmp	r3, #1
 8006410:	d101      	bne.n	8006416 <HAL_SPI_Transmit+0x48>
 8006412:	2302      	movs	r3, #2
 8006414:	e14d      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2203      	movs	r2, #3
 8006422:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	88fa      	ldrh	r2, [r7, #6]
 8006436:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	88fa      	ldrh	r2, [r7, #6]
 800643c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006468:	d10f      	bne.n	800648a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006488:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006494:	2b40      	cmp	r3, #64	@ 0x40
 8006496:	d007      	beq.n	80064a8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064b0:	d952      	bls.n	8006558 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_SPI_Transmit+0xf2>
 80064ba:	8b7b      	ldrh	r3, [r7, #26]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d145      	bne.n	800654c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c4:	881a      	ldrh	r2, [r3, #0]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d0:	1c9a      	adds	r2, r3, #2
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064da:	b29b      	uxth	r3, r3
 80064dc:	3b01      	subs	r3, #1
 80064de:	b29a      	uxth	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064e4:	e032      	b.n	800654c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d112      	bne.n	800651a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f8:	881a      	ldrh	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006504:	1c9a      	adds	r2, r3, #2
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800650e:	b29b      	uxth	r3, r3
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006518:	e018      	b.n	800654c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800651a:	f7fd fb6b 	bl	8003bf4 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d803      	bhi.n	8006532 <HAL_SPI_Transmit+0x164>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006530:	d102      	bne.n	8006538 <HAL_SPI_Transmit+0x16a>
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d109      	bne.n	800654c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e0b2      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006550:	b29b      	uxth	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1c7      	bne.n	80064e6 <HAL_SPI_Transmit+0x118>
 8006556:	e083      	b.n	8006660 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <HAL_SPI_Transmit+0x198>
 8006560:	8b7b      	ldrh	r3, [r7, #26]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d177      	bne.n	8006656 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800656a:	b29b      	uxth	r3, r3
 800656c:	2b01      	cmp	r3, #1
 800656e:	d912      	bls.n	8006596 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006574:	881a      	ldrh	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006580:	1c9a      	adds	r2, r3, #2
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b02      	subs	r3, #2
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006594:	e05f      	b.n	8006656 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	330c      	adds	r3, #12
 80065a0:	7812      	ldrb	r2, [r2, #0]
 80065a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80065bc:	e04b      	b.n	8006656 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d12b      	bne.n	8006624 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d912      	bls.n	80065fc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065da:	881a      	ldrh	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e6:	1c9a      	adds	r2, r3, #2
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b02      	subs	r3, #2
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065fa:	e02c      	b.n	8006656 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	330c      	adds	r3, #12
 8006606:	7812      	ldrb	r2, [r2, #0]
 8006608:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660e:	1c5a      	adds	r2, r3, #1
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006618:	b29b      	uxth	r3, r3
 800661a:	3b01      	subs	r3, #1
 800661c:	b29a      	uxth	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006622:	e018      	b.n	8006656 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006624:	f7fd fae6 	bl	8003bf4 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	429a      	cmp	r2, r3
 8006632:	d803      	bhi.n	800663c <HAL_SPI_Transmit+0x26e>
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800663a:	d102      	bne.n	8006642 <HAL_SPI_Transmit+0x274>
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d109      	bne.n	8006656 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e02d      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800665a:	b29b      	uxth	r3, r3
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1ae      	bne.n	80065be <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006660:	69fa      	ldr	r2, [r7, #28]
 8006662:	6839      	ldr	r1, [r7, #0]
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f000 ff9d 	bl	80075a4 <SPI_EndRxTxTransaction>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2220      	movs	r2, #32
 8006674:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10a      	bne.n	8006694 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800667e:	2300      	movs	r3, #0
 8006680:	617b      	str	r3, [r7, #20]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e000      	b.n	80066b2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80066b0:	2300      	movs	r3, #0
  }
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b08a      	sub	sp, #40	@ 0x28
 80066be:	af00      	add	r7, sp, #0
 80066c0:	60f8      	str	r0, [r7, #12]
 80066c2:	60b9      	str	r1, [r7, #8]
 80066c4:	607a      	str	r2, [r7, #4]
 80066c6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80066c8:	2301      	movs	r3, #1
 80066ca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066cc:	f7fd fa92 	bl	8003bf4 <HAL_GetTick>
 80066d0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066d8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80066e0:	887b      	ldrh	r3, [r7, #2]
 80066e2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80066e4:	887b      	ldrh	r3, [r7, #2]
 80066e6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80066e8:	7ffb      	ldrb	r3, [r7, #31]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d00c      	beq.n	8006708 <HAL_SPI_TransmitReceive+0x4e>
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f4:	d106      	bne.n	8006704 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d102      	bne.n	8006704 <HAL_SPI_TransmitReceive+0x4a>
 80066fe:	7ffb      	ldrb	r3, [r7, #31]
 8006700:	2b04      	cmp	r3, #4
 8006702:	d001      	beq.n	8006708 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006704:	2302      	movs	r3, #2
 8006706:	e1f3      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d005      	beq.n	800671a <HAL_SPI_TransmitReceive+0x60>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d002      	beq.n	800671a <HAL_SPI_TransmitReceive+0x60>
 8006714:	887b      	ldrh	r3, [r7, #2]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e1e8      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006724:	2b01      	cmp	r3, #1
 8006726:	d101      	bne.n	800672c <HAL_SPI_TransmitReceive+0x72>
 8006728:	2302      	movs	r3, #2
 800672a:	e1e1      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b04      	cmp	r3, #4
 800673e:	d003      	beq.n	8006748 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2205      	movs	r2, #5
 8006744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	887a      	ldrh	r2, [r7, #2]
 8006758:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	887a      	ldrh	r2, [r7, #2]
 8006760:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	887a      	ldrh	r2, [r7, #2]
 800676e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	887a      	ldrh	r2, [r7, #2]
 8006774:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800678a:	d802      	bhi.n	8006792 <HAL_SPI_TransmitReceive+0xd8>
 800678c:	8abb      	ldrh	r3, [r7, #20]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d908      	bls.n	80067a4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067a0:	605a      	str	r2, [r3, #4]
 80067a2:	e007      	b.n	80067b4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067b2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067be:	2b40      	cmp	r3, #64	@ 0x40
 80067c0:	d007      	beq.n	80067d2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067da:	f240 8083 	bls.w	80068e4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d002      	beq.n	80067ec <HAL_SPI_TransmitReceive+0x132>
 80067e6:	8afb      	ldrh	r3, [r7, #22]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d16f      	bne.n	80068cc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f0:	881a      	ldrh	r2, [r3, #0]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fc:	1c9a      	adds	r2, r3, #2
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006810:	e05c      	b.n	80068cc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f003 0302 	and.w	r3, r3, #2
 800681c:	2b02      	cmp	r3, #2
 800681e:	d11b      	bne.n	8006858 <HAL_SPI_TransmitReceive+0x19e>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d016      	beq.n	8006858 <HAL_SPI_TransmitReceive+0x19e>
 800682a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682c:	2b01      	cmp	r3, #1
 800682e:	d113      	bne.n	8006858 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006834:	881a      	ldrh	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006840:	1c9a      	adds	r2, r3, #2
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800684a:	b29b      	uxth	r3, r3
 800684c:	3b01      	subs	r3, #1
 800684e:	b29a      	uxth	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b01      	cmp	r3, #1
 8006864:	d11c      	bne.n	80068a0 <HAL_SPI_TransmitReceive+0x1e6>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800686c:	b29b      	uxth	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d016      	beq.n	80068a0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68da      	ldr	r2, [r3, #12]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687c:	b292      	uxth	r2, r2
 800687e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006884:	1c9a      	adds	r2, r3, #2
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006890:	b29b      	uxth	r3, r3
 8006892:	3b01      	subs	r3, #1
 8006894:	b29a      	uxth	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800689c:	2301      	movs	r3, #1
 800689e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068a0:	f7fd f9a8 	bl	8003bf4 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d80d      	bhi.n	80068cc <HAL_SPI_TransmitReceive+0x212>
 80068b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068b6:	d009      	beq.n	80068cc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e111      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d19d      	bne.n	8006812 <HAL_SPI_TransmitReceive+0x158>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d197      	bne.n	8006812 <HAL_SPI_TransmitReceive+0x158>
 80068e2:	e0e5      	b.n	8006ab0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_SPI_TransmitReceive+0x23a>
 80068ec:	8afb      	ldrh	r3, [r7, #22]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	f040 80d1 	bne.w	8006a96 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d912      	bls.n	8006924 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006902:	881a      	ldrh	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690e:	1c9a      	adds	r2, r3, #2
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006918:	b29b      	uxth	r3, r3
 800691a:	3b02      	subs	r3, #2
 800691c:	b29a      	uxth	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006922:	e0b8      	b.n	8006a96 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	7812      	ldrb	r2, [r2, #0]
 8006930:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006940:	b29b      	uxth	r3, r3
 8006942:	3b01      	subs	r3, #1
 8006944:	b29a      	uxth	r2, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800694a:	e0a4      	b.n	8006a96 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f003 0302 	and.w	r3, r3, #2
 8006956:	2b02      	cmp	r3, #2
 8006958:	d134      	bne.n	80069c4 <HAL_SPI_TransmitReceive+0x30a>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800695e:	b29b      	uxth	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	d02f      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0x30a>
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	2b01      	cmp	r3, #1
 8006968:	d12c      	bne.n	80069c4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800696e:	b29b      	uxth	r3, r3
 8006970:	2b01      	cmp	r3, #1
 8006972:	d912      	bls.n	800699a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	881a      	ldrh	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006984:	1c9a      	adds	r2, r3, #2
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800698e:	b29b      	uxth	r3, r3
 8006990:	3b02      	subs	r3, #2
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006998:	e012      	b.n	80069c0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	330c      	adds	r3, #12
 80069a4:	7812      	ldrb	r2, [r2, #0]
 80069a6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ac:	1c5a      	adds	r2, r3, #1
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	3b01      	subs	r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d148      	bne.n	8006a64 <HAL_SPI_TransmitReceive+0x3aa>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d042      	beq.n	8006a64 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d923      	bls.n	8006a32 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f4:	b292      	uxth	r2, r2
 80069f6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	1c9a      	adds	r2, r3, #2
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b02      	subs	r3, #2
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d81f      	bhi.n	8006a60 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a2e:	605a      	str	r2, [r3, #4]
 8006a30:	e016      	b.n	8006a60 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f103 020c 	add.w	r2, r3, #12
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3e:	7812      	ldrb	r2, [r2, #0]
 8006a40:	b2d2      	uxtb	r2, r2
 8006a42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a60:	2301      	movs	r3, #1
 8006a62:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a64:	f7fd f8c6 	bl	8003bf4 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	6a3b      	ldr	r3, [r7, #32]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d803      	bhi.n	8006a7c <HAL_SPI_TransmitReceive+0x3c2>
 8006a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a7a:	d102      	bne.n	8006a82 <HAL_SPI_TransmitReceive+0x3c8>
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d109      	bne.n	8006a96 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e02c      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f47f af55 	bne.w	800694c <HAL_SPI_TransmitReceive+0x292>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f47f af4e 	bne.w	800694c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ab0:	6a3a      	ldr	r2, [r7, #32]
 8006ab2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 fd75 	bl	80075a4 <SPI_EndRxTxTransaction>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d008      	beq.n	8006ad2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e00e      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006aee:	2300      	movs	r3, #0
  }
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3728      	adds	r7, #40	@ 0x28
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	4613      	mov	r3, r2
 8006b04:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d001      	beq.n	8006b16 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006b12:	2302      	movs	r3, #2
 8006b14:	e0d4      	b.n	8006cc0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d002      	beq.n	8006b22 <HAL_SPI_Transmit_DMA+0x2a>
 8006b1c:	88fb      	ldrh	r3, [r7, #6]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e0cc      	b.n	8006cc0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d101      	bne.n	8006b34 <HAL_SPI_Transmit_DMA+0x3c>
 8006b30:	2302      	movs	r3, #2
 8006b32:	e0c5      	b.n	8006cc0 <HAL_SPI_Transmit_DMA+0x1c8>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2203      	movs	r2, #3
 8006b40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	88fa      	ldrh	r2, [r7, #6]
 8006b54:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	88fa      	ldrh	r2, [r7, #6]
 8006b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b86:	d10f      	bne.n	8006ba8 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b96:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ba6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bac:	4a46      	ldr	r2, [pc, #280]	@ (8006cc8 <HAL_SPI_Transmit_DMA+0x1d0>)
 8006bae:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb4:	4a45      	ldr	r2, [pc, #276]	@ (8006ccc <HAL_SPI_Transmit_DMA+0x1d4>)
 8006bb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bbc:	4a44      	ldr	r2, [pc, #272]	@ (8006cd0 <HAL_SPI_Transmit_DMA+0x1d8>)
 8006bbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bd6:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006be0:	d82d      	bhi.n	8006c3e <HAL_SPI_Transmit_DMA+0x146>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bec:	d127      	bne.n	8006c3e <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10f      	bne.n	8006c1c <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c0a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	085b      	lsrs	r3, r3, #1
 8006c14:	b29a      	uxth	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c1a:	e010      	b.n	8006c3e <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c2a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	085b      	lsrs	r3, r3, #1
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3301      	adds	r3, #1
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c46:	4619      	mov	r1, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c54:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006c56:	f7fd f993 	bl	8003f80 <HAL_DMA_Start_IT>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00b      	beq.n	8006c78 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c64:	f043 0210 	orr.w	r2, r3, #16
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e023      	b.n	8006cc0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c82:	2b40      	cmp	r3, #64	@ 0x40
 8006c84:	d007      	beq.n	8006c96 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c94:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f042 0220 	orr.w	r2, r2, #32
 8006cac:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685a      	ldr	r2, [r3, #4]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0202 	orr.w	r2, r2, #2
 8006cbc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	08007223 	.word	0x08007223
 8006ccc:	08007045 	.word	0x08007045
 8006cd0:	08007277 	.word	0x08007277

08006cd4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
 8006ce0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ce8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006cf0:	7dfb      	ldrb	r3, [r7, #23]
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d00c      	beq.n	8006d10 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cfc:	d106      	bne.n	8006d0c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d102      	bne.n	8006d0c <HAL_SPI_TransmitReceive_DMA+0x38>
 8006d06:	7dfb      	ldrb	r3, [r7, #23]
 8006d08:	2b04      	cmp	r3, #4
 8006d0a:	d001      	beq.n	8006d10 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	e158      	b.n	8006fc2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d005      	beq.n	8006d22 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006d1c:	887b      	ldrh	r3, [r7, #2]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e14d      	b.n	8006fc2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d101      	bne.n	8006d34 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006d30:	2302      	movs	r3, #2
 8006d32:	e146      	b.n	8006fc2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	d003      	beq.n	8006d50 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2205      	movs	r2, #5
 8006d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	887a      	ldrh	r2, [r7, #2]
 8006d60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	887a      	ldrh	r2, [r7, #2]
 8006d66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	887a      	ldrh	r2, [r7, #2]
 8006d7a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2200      	movs	r2, #0
 8006d88:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8006d98:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006da2:	d908      	bls.n	8006db6 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006db2:	605a      	str	r2, [r3, #4]
 8006db4:	e06f      	b.n	8006e96 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006dc4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dd0:	d126      	bne.n	8006e20 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10f      	bne.n	8006dfe <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006dec:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	085b      	lsrs	r3, r3, #1
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006dfc:	e010      	b.n	8006e20 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e0c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	085b      	lsrs	r3, r3, #1
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	3301      	adds	r3, #1
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e2a:	d134      	bne.n	8006e96 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e3a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d111      	bne.n	8006e70 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e5a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	085b      	lsrs	r3, r3, #1
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006e6e:	e012      	b.n	8006e96 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	685a      	ldr	r2, [r3, #4]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e7e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	085b      	lsrs	r3, r3, #1
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b04      	cmp	r3, #4
 8006ea0:	d108      	bne.n	8006eb4 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea6:	4a49      	ldr	r2, [pc, #292]	@ (8006fcc <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8006ea8:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eae:	4a48      	ldr	r2, [pc, #288]	@ (8006fd0 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8006eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006eb2:	e007      	b.n	8006ec4 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb8:	4a46      	ldr	r2, [pc, #280]	@ (8006fd4 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8006eba:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec0:	4a45      	ldr	r2, [pc, #276]	@ (8006fd8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8006ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec8:	4a44      	ldr	r2, [pc, #272]	@ (8006fdc <HAL_SPI_TransmitReceive_DMA+0x308>)
 8006eca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	330c      	adds	r3, #12
 8006ede:	4619      	mov	r1, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006eec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006eee:	f7fd f847 	bl	8003f80 <HAL_DMA_Start_IT>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00b      	beq.n	8006f10 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006efc:	f043 0210 	orr.w	r2, r3, #16
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e058      	b.n	8006fc2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	685a      	ldr	r2, [r3, #4]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f042 0201 	orr.w	r2, r2, #1
 8006f1e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f24:	2200      	movs	r2, #0
 8006f26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f34:	2200      	movs	r2, #0
 8006f36:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f48:	4619      	mov	r1, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	330c      	adds	r3, #12
 8006f50:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f58:	f7fd f812 	bl	8003f80 <HAL_DMA_Start_IT>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f66:	f043 0210 	orr.w	r2, r3, #16
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e023      	b.n	8006fc2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f84:	2b40      	cmp	r3, #64	@ 0x40
 8006f86:	d007      	beq.n	8006f98 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f96:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f042 0220 	orr.w	r2, r2, #32
 8006fae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0202 	orr.w	r2, r2, #2
 8006fbe:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	0800723f 	.word	0x0800723f
 8006fd0:	080070eb 	.word	0x080070eb
 8006fd4:	0800725b 	.word	0x0800725b
 8006fd8:	08007193 	.word	0x08007193
 8006fdc:	08007277 	.word	0x08007277

08006fe0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007050:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007052:	f7fc fdcf 	bl	8003bf4 <HAL_GetTick>
 8007056:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0320 	and.w	r3, r3, #32
 8007062:	2b20      	cmp	r3, #32
 8007064:	d03b      	beq.n	80070de <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f022 0220 	bic.w	r2, r2, #32
 8007074:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f022 0202 	bic.w	r2, r2, #2
 8007084:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	2164      	movs	r1, #100	@ 0x64
 800708a:	6978      	ldr	r0, [r7, #20]
 800708c:	f000 fa8a 	bl	80075a4 <SPI_EndRxTxTransaction>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d005      	beq.n	80070a2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709a:	f043 0220 	orr.w	r2, r3, #32
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10a      	bne.n	80070c0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070aa:	2300      	movs	r3, #0
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	60fb      	str	r3, [r7, #12]
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	60fb      	str	r3, [r7, #12]
 80070be:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2200      	movs	r2, #0
 80070c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d003      	beq.n	80070de <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80070d6:	6978      	ldr	r0, [r7, #20]
 80070d8:	f7ff ffaa 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80070dc:	e002      	b.n	80070e4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80070de:	6978      	ldr	r0, [r7, #20]
 80070e0:	f7fb fe30 	bl	8002d44 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}

080070ea <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80070ea:	b580      	push	{r7, lr}
 80070ec:	b084      	sub	sp, #16
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070f8:	f7fc fd7c 	bl	8003bf4 <HAL_GetTick>
 80070fc:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 0320 	and.w	r3, r3, #32
 8007108:	2b20      	cmp	r3, #32
 800710a:	d03c      	beq.n	8007186 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0220 	bic.w	r2, r2, #32
 800711a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10d      	bne.n	8007140 <SPI_DMAReceiveCplt+0x56>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800712c:	d108      	bne.n	8007140 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 0203 	bic.w	r2, r2, #3
 800713c:	605a      	str	r2, [r3, #4]
 800713e:	e007      	b.n	8007150 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	685a      	ldr	r2, [r3, #4]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f022 0201 	bic.w	r2, r2, #1
 800714e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	2164      	movs	r1, #100	@ 0x64
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f9cd 	bl	80074f4 <SPI_EndRxTransaction>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d002      	beq.n	8007166 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2220      	movs	r2, #32
 8007164:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f7ff ff56 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007184:	e002      	b.n	800718c <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f7ff ff2a 	bl	8006fe0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071a0:	f7fc fd28 	bl	8003bf4 <HAL_GetTick>
 80071a4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0320 	and.w	r3, r3, #32
 80071b0:	2b20      	cmp	r3, #32
 80071b2:	d030      	beq.n	8007216 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0220 	bic.w	r2, r2, #32
 80071c2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	2164      	movs	r1, #100	@ 0x64
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 f9eb 	bl	80075a4 <SPI_EndRxTxTransaction>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d005      	beq.n	80071e0 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071d8:	f043 0220 	orr.w	r2, r3, #32
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f022 0203 	bic.w	r2, r2, #3
 80071ee:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	f7ff ff0e 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007214:	e002      	b.n	800721c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f7fb fdaa 	bl	8002d70 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b084      	sub	sp, #16
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800722e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f7ff fedf 	bl	8006ff4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007236:	bf00      	nop
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800724a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f7ff fedb 	bl	8007008 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007252:	bf00      	nop
 8007254:	3710      	adds	r7, #16
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b084      	sub	sp, #16
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007266:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f7ff fed7 	bl	800701c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800726e:	bf00      	nop
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b084      	sub	sp, #16
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007282:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0203 	bic.w	r2, r2, #3
 8007292:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007298:	f043 0210 	orr.w	r2, r3, #16
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f7ff fec1 	bl	8007030 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072ae:	bf00      	nop
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
	...

080072b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b088      	sub	sp, #32
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	603b      	str	r3, [r7, #0]
 80072c4:	4613      	mov	r3, r2
 80072c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072c8:	f7fc fc94 	bl	8003bf4 <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d0:	1a9b      	subs	r3, r3, r2
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	4413      	add	r3, r2
 80072d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072d8:	f7fc fc8c 	bl	8003bf4 <HAL_GetTick>
 80072dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80072de:	4b39      	ldr	r3, [pc, #228]	@ (80073c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	015b      	lsls	r3, r3, #5
 80072e4:	0d1b      	lsrs	r3, r3, #20
 80072e6:	69fa      	ldr	r2, [r7, #28]
 80072e8:	fb02 f303 	mul.w	r3, r2, r3
 80072ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072ee:	e054      	b.n	800739a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072f6:	d050      	beq.n	800739a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80072f8:	f7fc fc7c 	bl	8003bf4 <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	429a      	cmp	r2, r3
 8007306:	d902      	bls.n	800730e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d13d      	bne.n	800738a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800731c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007326:	d111      	bne.n	800734c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007330:	d004      	beq.n	800733c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800733a:	d107      	bne.n	800734c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800734a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007354:	d10f      	bne.n	8007376 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007364:	601a      	str	r2, [r3, #0]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007374:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2201      	movs	r2, #1
 800737a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e017      	b.n	80073ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d101      	bne.n	8007394 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	3b01      	subs	r3, #1
 8007398:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	4013      	ands	r3, r2
 80073a4:	68ba      	ldr	r2, [r7, #8]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	bf0c      	ite	eq
 80073aa:	2301      	moveq	r3, #1
 80073ac:	2300      	movne	r3, #0
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	461a      	mov	r2, r3
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d19b      	bne.n	80072f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3720      	adds	r7, #32
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20040000 	.word	0x20040000

080073c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08a      	sub	sp, #40	@ 0x28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80073da:	f7fc fc0b 	bl	8003bf4 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	1a9b      	subs	r3, r3, r2
 80073e4:	683a      	ldr	r2, [r7, #0]
 80073e6:	4413      	add	r3, r2
 80073e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80073ea:	f7fc fc03 	bl	8003bf4 <HAL_GetTick>
 80073ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	330c      	adds	r3, #12
 80073f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80073f8:	4b3d      	ldr	r3, [pc, #244]	@ (80074f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	4613      	mov	r3, r2
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	4413      	add	r3, r2
 8007402:	00da      	lsls	r2, r3, #3
 8007404:	1ad3      	subs	r3, r2, r3
 8007406:	0d1b      	lsrs	r3, r3, #20
 8007408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800740a:	fb02 f303 	mul.w	r3, r2, r3
 800740e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007410:	e060      	b.n	80074d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007418:	d107      	bne.n	800742a <SPI_WaitFifoStateUntilTimeout+0x62>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d104      	bne.n	800742a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	b2db      	uxtb	r3, r3
 8007426:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007428:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007430:	d050      	beq.n	80074d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007432:	f7fc fbdf 	bl	8003bf4 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800743e:	429a      	cmp	r2, r3
 8007440:	d902      	bls.n	8007448 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	d13d      	bne.n	80074c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007456:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007460:	d111      	bne.n	8007486 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800746a:	d004      	beq.n	8007476 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007474:	d107      	bne.n	8007486 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007484:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800748e:	d10f      	bne.n	80074b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800749e:	601a      	str	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e010      	b.n	80074e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689a      	ldr	r2, [r3, #8]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	4013      	ands	r3, r2
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d196      	bne.n	8007412 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3728      	adds	r7, #40	@ 0x28
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	20040000 	.word	0x20040000

080074f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af02      	add	r7, sp, #8
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007508:	d111      	bne.n	800752e <SPI_EndRxTransaction+0x3a>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007512:	d004      	beq.n	800751e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800751c:	d107      	bne.n	800752e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800752c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	2200      	movs	r2, #0
 8007536:	2180      	movs	r1, #128	@ 0x80
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f7ff febd 	bl	80072b8 <SPI_WaitFlagStateUntilTimeout>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d007      	beq.n	8007554 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007548:	f043 0220 	orr.w	r2, r3, #32
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e023      	b.n	800759c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800755c:	d11d      	bne.n	800759a <SPI_EndRxTransaction+0xa6>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007566:	d004      	beq.n	8007572 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007570:	d113      	bne.n	800759a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	2200      	movs	r2, #0
 800757a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f7ff ff22 	bl	80073c8 <SPI_WaitFifoStateUntilTimeout>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d007      	beq.n	800759a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800758e:	f043 0220 	orr.w	r2, r3, #32
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e000      	b.n	800759c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af02      	add	r7, sp, #8
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f7ff ff03 	bl	80073c8 <SPI_WaitFifoStateUntilTimeout>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075cc:	f043 0220 	orr.w	r2, r3, #32
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e027      	b.n	8007628 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	2200      	movs	r2, #0
 80075e0:	2180      	movs	r1, #128	@ 0x80
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f7ff fe68 	bl	80072b8 <SPI_WaitFlagStateUntilTimeout>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d007      	beq.n	80075fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075f2:	f043 0220 	orr.w	r2, r3, #32
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e014      	b.n	8007628 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2200      	movs	r2, #0
 8007606:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f7ff fedc 	bl	80073c8 <SPI_WaitFifoStateUntilTimeout>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d007      	beq.n	8007626 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800761a:	f043 0220 	orr.w	r2, r3, #32
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e000      	b.n	8007628 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007626:	2300      	movs	r3, #0
}
 8007628:	4618      	mov	r0, r3
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e049      	b.n	80076d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b00      	cmp	r3, #0
 800764c:	d106      	bne.n	800765c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f7fc f832 	bl	80036c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2202      	movs	r2, #2
 8007660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	3304      	adds	r3, #4
 800766c:	4619      	mov	r1, r3
 800766e:	4610      	mov	r0, r2
 8007670:	f000 fb7a 	bl	8007d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b082      	sub	sp, #8
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e049      	b.n	8007784 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d106      	bne.n	800770a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 f841 	bl	800778c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2202      	movs	r2, #2
 800770e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3304      	adds	r3, #4
 800771a:	4619      	mov	r1, r3
 800771c:	4610      	mov	r0, r2
 800771e:	f000 fb23 	bl	8007d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d109      	bne.n	80077c4 <HAL_TIM_PWM_Start+0x24>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	bf14      	ite	ne
 80077bc:	2301      	movne	r3, #1
 80077be:	2300      	moveq	r3, #0
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	e03c      	b.n	800783e <HAL_TIM_PWM_Start+0x9e>
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	d109      	bne.n	80077de <HAL_TIM_PWM_Start+0x3e>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	bf14      	ite	ne
 80077d6:	2301      	movne	r3, #1
 80077d8:	2300      	moveq	r3, #0
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	e02f      	b.n	800783e <HAL_TIM_PWM_Start+0x9e>
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d109      	bne.n	80077f8 <HAL_TIM_PWM_Start+0x58>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	bf14      	ite	ne
 80077f0:	2301      	movne	r3, #1
 80077f2:	2300      	moveq	r3, #0
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	e022      	b.n	800783e <HAL_TIM_PWM_Start+0x9e>
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2b0c      	cmp	r3, #12
 80077fc:	d109      	bne.n	8007812 <HAL_TIM_PWM_Start+0x72>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b01      	cmp	r3, #1
 8007808:	bf14      	ite	ne
 800780a:	2301      	movne	r3, #1
 800780c:	2300      	moveq	r3, #0
 800780e:	b2db      	uxtb	r3, r3
 8007810:	e015      	b.n	800783e <HAL_TIM_PWM_Start+0x9e>
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	2b10      	cmp	r3, #16
 8007816:	d109      	bne.n	800782c <HAL_TIM_PWM_Start+0x8c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800781e:	b2db      	uxtb	r3, r3
 8007820:	2b01      	cmp	r3, #1
 8007822:	bf14      	ite	ne
 8007824:	2301      	movne	r3, #1
 8007826:	2300      	moveq	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	e008      	b.n	800783e <HAL_TIM_PWM_Start+0x9e>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007832:	b2db      	uxtb	r3, r3
 8007834:	2b01      	cmp	r3, #1
 8007836:	bf14      	ite	ne
 8007838:	2301      	movne	r3, #1
 800783a:	2300      	moveq	r3, #0
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e09c      	b.n	8007980 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d104      	bne.n	8007856 <HAL_TIM_PWM_Start+0xb6>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007854:	e023      	b.n	800789e <HAL_TIM_PWM_Start+0xfe>
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	2b04      	cmp	r3, #4
 800785a:	d104      	bne.n	8007866 <HAL_TIM_PWM_Start+0xc6>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2202      	movs	r2, #2
 8007860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007864:	e01b      	b.n	800789e <HAL_TIM_PWM_Start+0xfe>
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2b08      	cmp	r3, #8
 800786a:	d104      	bne.n	8007876 <HAL_TIM_PWM_Start+0xd6>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2202      	movs	r2, #2
 8007870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007874:	e013      	b.n	800789e <HAL_TIM_PWM_Start+0xfe>
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b0c      	cmp	r3, #12
 800787a:	d104      	bne.n	8007886 <HAL_TIM_PWM_Start+0xe6>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2202      	movs	r2, #2
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007884:	e00b      	b.n	800789e <HAL_TIM_PWM_Start+0xfe>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b10      	cmp	r3, #16
 800788a:	d104      	bne.n	8007896 <HAL_TIM_PWM_Start+0xf6>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007894:	e003      	b.n	800789e <HAL_TIM_PWM_Start+0xfe>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2202      	movs	r2, #2
 800789a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2201      	movs	r2, #1
 80078a4:	6839      	ldr	r1, [r7, #0]
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fe74 	bl	8008594 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a35      	ldr	r2, [pc, #212]	@ (8007988 <HAL_TIM_PWM_Start+0x1e8>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d013      	beq.n	80078de <HAL_TIM_PWM_Start+0x13e>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a34      	ldr	r2, [pc, #208]	@ (800798c <HAL_TIM_PWM_Start+0x1ec>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00e      	beq.n	80078de <HAL_TIM_PWM_Start+0x13e>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a32      	ldr	r2, [pc, #200]	@ (8007990 <HAL_TIM_PWM_Start+0x1f0>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d009      	beq.n	80078de <HAL_TIM_PWM_Start+0x13e>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a31      	ldr	r2, [pc, #196]	@ (8007994 <HAL_TIM_PWM_Start+0x1f4>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d004      	beq.n	80078de <HAL_TIM_PWM_Start+0x13e>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a2f      	ldr	r2, [pc, #188]	@ (8007998 <HAL_TIM_PWM_Start+0x1f8>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d101      	bne.n	80078e2 <HAL_TIM_PWM_Start+0x142>
 80078de:	2301      	movs	r3, #1
 80078e0:	e000      	b.n	80078e4 <HAL_TIM_PWM_Start+0x144>
 80078e2:	2300      	movs	r3, #0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d007      	beq.n	80078f8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80078f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a22      	ldr	r2, [pc, #136]	@ (8007988 <HAL_TIM_PWM_Start+0x1e8>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d01d      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800790a:	d018      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a22      	ldr	r2, [pc, #136]	@ (800799c <HAL_TIM_PWM_Start+0x1fc>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d013      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a21      	ldr	r2, [pc, #132]	@ (80079a0 <HAL_TIM_PWM_Start+0x200>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d00e      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a1f      	ldr	r2, [pc, #124]	@ (80079a4 <HAL_TIM_PWM_Start+0x204>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d009      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a17      	ldr	r2, [pc, #92]	@ (800798c <HAL_TIM_PWM_Start+0x1ec>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d004      	beq.n	800793e <HAL_TIM_PWM_Start+0x19e>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a15      	ldr	r2, [pc, #84]	@ (8007990 <HAL_TIM_PWM_Start+0x1f0>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d115      	bne.n	800796a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689a      	ldr	r2, [r3, #8]
 8007944:	4b18      	ldr	r3, [pc, #96]	@ (80079a8 <HAL_TIM_PWM_Start+0x208>)
 8007946:	4013      	ands	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b06      	cmp	r3, #6
 800794e:	d015      	beq.n	800797c <HAL_TIM_PWM_Start+0x1dc>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007956:	d011      	beq.n	800797c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f042 0201 	orr.w	r2, r2, #1
 8007966:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007968:	e008      	b.n	800797c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f042 0201 	orr.w	r2, r2, #1
 8007978:	601a      	str	r2, [r3, #0]
 800797a:	e000      	b.n	800797e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800797c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	40012c00 	.word	0x40012c00
 800798c:	40013400 	.word	0x40013400
 8007990:	40014000 	.word	0x40014000
 8007994:	40014400 	.word	0x40014400
 8007998:	40014800 	.word	0x40014800
 800799c:	40000400 	.word	0x40000400
 80079a0:	40000800 	.word	0x40000800
 80079a4:	40000c00 	.word	0x40000c00
 80079a8:	00010007 	.word	0x00010007

080079ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d101      	bne.n	80079ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079c6:	2302      	movs	r3, #2
 80079c8:	e0ff      	b.n	8007bca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b14      	cmp	r3, #20
 80079d6:	f200 80f0 	bhi.w	8007bba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80079da:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	08007a35 	.word	0x08007a35
 80079e4:	08007bbb 	.word	0x08007bbb
 80079e8:	08007bbb 	.word	0x08007bbb
 80079ec:	08007bbb 	.word	0x08007bbb
 80079f0:	08007a75 	.word	0x08007a75
 80079f4:	08007bbb 	.word	0x08007bbb
 80079f8:	08007bbb 	.word	0x08007bbb
 80079fc:	08007bbb 	.word	0x08007bbb
 8007a00:	08007ab7 	.word	0x08007ab7
 8007a04:	08007bbb 	.word	0x08007bbb
 8007a08:	08007bbb 	.word	0x08007bbb
 8007a0c:	08007bbb 	.word	0x08007bbb
 8007a10:	08007af7 	.word	0x08007af7
 8007a14:	08007bbb 	.word	0x08007bbb
 8007a18:	08007bbb 	.word	0x08007bbb
 8007a1c:	08007bbb 	.word	0x08007bbb
 8007a20:	08007b39 	.word	0x08007b39
 8007a24:	08007bbb 	.word	0x08007bbb
 8007a28:	08007bbb 	.word	0x08007bbb
 8007a2c:	08007bbb 	.word	0x08007bbb
 8007a30:	08007b79 	.word	0x08007b79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68b9      	ldr	r1, [r7, #8]
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f000 fa3a 	bl	8007eb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	699a      	ldr	r2, [r3, #24]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f042 0208 	orr.w	r2, r2, #8
 8007a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	699a      	ldr	r2, [r3, #24]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f022 0204 	bic.w	r2, r2, #4
 8007a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	6999      	ldr	r1, [r3, #24]
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	691a      	ldr	r2, [r3, #16]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	619a      	str	r2, [r3, #24]
      break;
 8007a72:	e0a5      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68b9      	ldr	r1, [r7, #8]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 faaa 	bl	8007fd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	699a      	ldr	r2, [r3, #24]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	699a      	ldr	r2, [r3, #24]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	6999      	ldr	r1, [r3, #24]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	021a      	lsls	r2, r3, #8
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	619a      	str	r2, [r3, #24]
      break;
 8007ab4:	e084      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68b9      	ldr	r1, [r7, #8]
 8007abc:	4618      	mov	r0, r3
 8007abe:	f000 fb13 	bl	80080e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	69da      	ldr	r2, [r3, #28]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f042 0208 	orr.w	r2, r2, #8
 8007ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	69da      	ldr	r2, [r3, #28]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0204 	bic.w	r2, r2, #4
 8007ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69d9      	ldr	r1, [r3, #28]
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	430a      	orrs	r2, r1
 8007af2:	61da      	str	r2, [r3, #28]
      break;
 8007af4:	e064      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68b9      	ldr	r1, [r7, #8]
 8007afc:	4618      	mov	r0, r3
 8007afe:	f000 fb7b 	bl	80081f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69da      	ldr	r2, [r3, #28]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69da      	ldr	r2, [r3, #28]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	69d9      	ldr	r1, [r3, #28]
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	021a      	lsls	r2, r3, #8
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	61da      	str	r2, [r3, #28]
      break;
 8007b36:	e043      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68b9      	ldr	r1, [r7, #8]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 fbc4 	bl	80082cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0208 	orr.w	r2, r2, #8
 8007b52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0204 	bic.w	r2, r2, #4
 8007b62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691a      	ldr	r2, [r3, #16]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007b76:	e023      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68b9      	ldr	r1, [r7, #8]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fc08 	bl	8008394 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b92:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ba2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	021a      	lsls	r2, r3, #8
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007bb8:	e002      	b.n	8007bc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	75fb      	strb	r3, [r7, #23]
      break;
 8007bbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop

08007bd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_TIM_ConfigClockSource+0x1c>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e0b6      	b.n	8007d5e <HAL_TIM_ConfigClockSource+0x18a>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c2c:	d03e      	beq.n	8007cac <HAL_TIM_ConfigClockSource+0xd8>
 8007c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c32:	f200 8087 	bhi.w	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c3a:	f000 8086 	beq.w	8007d4a <HAL_TIM_ConfigClockSource+0x176>
 8007c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c42:	d87f      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c44:	2b70      	cmp	r3, #112	@ 0x70
 8007c46:	d01a      	beq.n	8007c7e <HAL_TIM_ConfigClockSource+0xaa>
 8007c48:	2b70      	cmp	r3, #112	@ 0x70
 8007c4a:	d87b      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c4c:	2b60      	cmp	r3, #96	@ 0x60
 8007c4e:	d050      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0x11e>
 8007c50:	2b60      	cmp	r3, #96	@ 0x60
 8007c52:	d877      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c54:	2b50      	cmp	r3, #80	@ 0x50
 8007c56:	d03c      	beq.n	8007cd2 <HAL_TIM_ConfigClockSource+0xfe>
 8007c58:	2b50      	cmp	r3, #80	@ 0x50
 8007c5a:	d873      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c5c:	2b40      	cmp	r3, #64	@ 0x40
 8007c5e:	d058      	beq.n	8007d12 <HAL_TIM_ConfigClockSource+0x13e>
 8007c60:	2b40      	cmp	r3, #64	@ 0x40
 8007c62:	d86f      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c64:	2b30      	cmp	r3, #48	@ 0x30
 8007c66:	d064      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0x15e>
 8007c68:	2b30      	cmp	r3, #48	@ 0x30
 8007c6a:	d86b      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c6c:	2b20      	cmp	r3, #32
 8007c6e:	d060      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0x15e>
 8007c70:	2b20      	cmp	r3, #32
 8007c72:	d867      	bhi.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d05c      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0x15e>
 8007c78:	2b10      	cmp	r3, #16
 8007c7a:	d05a      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0x15e>
 8007c7c:	e062      	b.n	8007d44 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c8e:	f000 fc61 	bl	8008554 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007ca0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	609a      	str	r2, [r3, #8]
      break;
 8007caa:	e04f      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cbc:	f000 fc4a 	bl	8008554 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689a      	ldr	r2, [r3, #8]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007cce:	609a      	str	r2, [r3, #8]
      break;
 8007cd0:	e03c      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cde:	461a      	mov	r2, r3
 8007ce0:	f000 fbbe 	bl	8008460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2150      	movs	r1, #80	@ 0x50
 8007cea:	4618      	mov	r0, r3
 8007cec:	f000 fc17 	bl	800851e <TIM_ITRx_SetConfig>
      break;
 8007cf0:	e02c      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cfe:	461a      	mov	r2, r3
 8007d00:	f000 fbdd 	bl	80084be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2160      	movs	r1, #96	@ 0x60
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 fc07 	bl	800851e <TIM_ITRx_SetConfig>
      break;
 8007d10:	e01c      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d1e:	461a      	mov	r2, r3
 8007d20:	f000 fb9e 	bl	8008460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2140      	movs	r1, #64	@ 0x40
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f000 fbf7 	bl	800851e <TIM_ITRx_SetConfig>
      break;
 8007d30:	e00c      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	4610      	mov	r0, r2
 8007d3e:	f000 fbee 	bl	800851e <TIM_ITRx_SetConfig>
      break;
 8007d42:	e003      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	73fb      	strb	r3, [r7, #15]
      break;
 8007d48:	e000      	b.n	8007d4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007d4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
	...

08007d68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	4a46      	ldr	r2, [pc, #280]	@ (8007e94 <TIM_Base_SetConfig+0x12c>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d013      	beq.n	8007da8 <TIM_Base_SetConfig+0x40>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d86:	d00f      	beq.n	8007da8 <TIM_Base_SetConfig+0x40>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a43      	ldr	r2, [pc, #268]	@ (8007e98 <TIM_Base_SetConfig+0x130>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d00b      	beq.n	8007da8 <TIM_Base_SetConfig+0x40>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a42      	ldr	r2, [pc, #264]	@ (8007e9c <TIM_Base_SetConfig+0x134>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d007      	beq.n	8007da8 <TIM_Base_SetConfig+0x40>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a41      	ldr	r2, [pc, #260]	@ (8007ea0 <TIM_Base_SetConfig+0x138>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d003      	beq.n	8007da8 <TIM_Base_SetConfig+0x40>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a40      	ldr	r2, [pc, #256]	@ (8007ea4 <TIM_Base_SetConfig+0x13c>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d108      	bne.n	8007dba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a35      	ldr	r2, [pc, #212]	@ (8007e94 <TIM_Base_SetConfig+0x12c>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d01f      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc8:	d01b      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a32      	ldr	r2, [pc, #200]	@ (8007e98 <TIM_Base_SetConfig+0x130>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d017      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a31      	ldr	r2, [pc, #196]	@ (8007e9c <TIM_Base_SetConfig+0x134>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d013      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a30      	ldr	r2, [pc, #192]	@ (8007ea0 <TIM_Base_SetConfig+0x138>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d00f      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a2f      	ldr	r2, [pc, #188]	@ (8007ea4 <TIM_Base_SetConfig+0x13c>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d00b      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a2e      	ldr	r2, [pc, #184]	@ (8007ea8 <TIM_Base_SetConfig+0x140>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d007      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a2d      	ldr	r2, [pc, #180]	@ (8007eac <TIM_Base_SetConfig+0x144>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d003      	beq.n	8007e02 <TIM_Base_SetConfig+0x9a>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a2c      	ldr	r2, [pc, #176]	@ (8007eb0 <TIM_Base_SetConfig+0x148>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d108      	bne.n	8007e14 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	695b      	ldr	r3, [r3, #20]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	689a      	ldr	r2, [r3, #8]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a16      	ldr	r2, [pc, #88]	@ (8007e94 <TIM_Base_SetConfig+0x12c>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d00f      	beq.n	8007e60 <TIM_Base_SetConfig+0xf8>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a18      	ldr	r2, [pc, #96]	@ (8007ea4 <TIM_Base_SetConfig+0x13c>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d00b      	beq.n	8007e60 <TIM_Base_SetConfig+0xf8>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4a17      	ldr	r2, [pc, #92]	@ (8007ea8 <TIM_Base_SetConfig+0x140>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d007      	beq.n	8007e60 <TIM_Base_SetConfig+0xf8>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	4a16      	ldr	r2, [pc, #88]	@ (8007eac <TIM_Base_SetConfig+0x144>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d003      	beq.n	8007e60 <TIM_Base_SetConfig+0xf8>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	4a15      	ldr	r2, [pc, #84]	@ (8007eb0 <TIM_Base_SetConfig+0x148>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d103      	bne.n	8007e68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	691a      	ldr	r2, [r3, #16]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d105      	bne.n	8007e86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	f023 0201 	bic.w	r2, r3, #1
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	611a      	str	r2, [r3, #16]
  }
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	40012c00 	.word	0x40012c00
 8007e98:	40000400 	.word	0x40000400
 8007e9c:	40000800 	.word	0x40000800
 8007ea0:	40000c00 	.word	0x40000c00
 8007ea4:	40013400 	.word	0x40013400
 8007ea8:	40014000 	.word	0x40014000
 8007eac:	40014400 	.word	0x40014400
 8007eb0:	40014800 	.word	0x40014800

08007eb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b087      	sub	sp, #28
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	f023 0201 	bic.w	r2, r3, #1
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ee2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 0303 	bic.w	r3, r3, #3
 8007eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f023 0302 	bic.w	r3, r3, #2
 8007f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	697a      	ldr	r2, [r7, #20]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8007fc0 <TIM_OC1_SetConfig+0x10c>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00f      	beq.n	8007f34 <TIM_OC1_SetConfig+0x80>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a2b      	ldr	r2, [pc, #172]	@ (8007fc4 <TIM_OC1_SetConfig+0x110>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d00b      	beq.n	8007f34 <TIM_OC1_SetConfig+0x80>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8007fc8 <TIM_OC1_SetConfig+0x114>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d007      	beq.n	8007f34 <TIM_OC1_SetConfig+0x80>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a29      	ldr	r2, [pc, #164]	@ (8007fcc <TIM_OC1_SetConfig+0x118>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d003      	beq.n	8007f34 <TIM_OC1_SetConfig+0x80>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a28      	ldr	r2, [pc, #160]	@ (8007fd0 <TIM_OC1_SetConfig+0x11c>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d10c      	bne.n	8007f4e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f023 0308 	bic.w	r3, r3, #8
 8007f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f023 0304 	bic.w	r3, r3, #4
 8007f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a1b      	ldr	r2, [pc, #108]	@ (8007fc0 <TIM_OC1_SetConfig+0x10c>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d00f      	beq.n	8007f76 <TIM_OC1_SetConfig+0xc2>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a1a      	ldr	r2, [pc, #104]	@ (8007fc4 <TIM_OC1_SetConfig+0x110>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d00b      	beq.n	8007f76 <TIM_OC1_SetConfig+0xc2>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a19      	ldr	r2, [pc, #100]	@ (8007fc8 <TIM_OC1_SetConfig+0x114>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d007      	beq.n	8007f76 <TIM_OC1_SetConfig+0xc2>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a18      	ldr	r2, [pc, #96]	@ (8007fcc <TIM_OC1_SetConfig+0x118>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d003      	beq.n	8007f76 <TIM_OC1_SetConfig+0xc2>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a17      	ldr	r2, [pc, #92]	@ (8007fd0 <TIM_OC1_SetConfig+0x11c>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d111      	bne.n	8007f9a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	695b      	ldr	r3, [r3, #20]
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	699b      	ldr	r3, [r3, #24]
 8007f94:	693a      	ldr	r2, [r7, #16]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	697a      	ldr	r2, [r7, #20]
 8007fb2:	621a      	str	r2, [r3, #32]
}
 8007fb4:	bf00      	nop
 8007fb6:	371c      	adds	r7, #28
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr
 8007fc0:	40012c00 	.word	0x40012c00
 8007fc4:	40013400 	.word	0x40013400
 8007fc8:	40014000 	.word	0x40014000
 8007fcc:	40014400 	.word	0x40014400
 8007fd0:	40014800 	.word	0x40014800

08007fd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a1b      	ldr	r3, [r3, #32]
 8007fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a1b      	ldr	r3, [r3, #32]
 8007fe8:	f023 0210 	bic.w	r2, r3, #16
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	699b      	ldr	r3, [r3, #24]
 8007ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800800e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	021b      	lsls	r3, r3, #8
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	4313      	orrs	r3, r2
 800801a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f023 0320 	bic.w	r3, r3, #32
 8008022:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	011b      	lsls	r3, r3, #4
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	4313      	orrs	r3, r2
 800802e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a28      	ldr	r2, [pc, #160]	@ (80080d4 <TIM_OC2_SetConfig+0x100>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d003      	beq.n	8008040 <TIM_OC2_SetConfig+0x6c>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a27      	ldr	r2, [pc, #156]	@ (80080d8 <TIM_OC2_SetConfig+0x104>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d10d      	bne.n	800805c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008046:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	011b      	lsls	r3, r3, #4
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	4313      	orrs	r3, r2
 8008052:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800805a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a1d      	ldr	r2, [pc, #116]	@ (80080d4 <TIM_OC2_SetConfig+0x100>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d00f      	beq.n	8008084 <TIM_OC2_SetConfig+0xb0>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a1c      	ldr	r2, [pc, #112]	@ (80080d8 <TIM_OC2_SetConfig+0x104>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d00b      	beq.n	8008084 <TIM_OC2_SetConfig+0xb0>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a1b      	ldr	r2, [pc, #108]	@ (80080dc <TIM_OC2_SetConfig+0x108>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d007      	beq.n	8008084 <TIM_OC2_SetConfig+0xb0>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a1a      	ldr	r2, [pc, #104]	@ (80080e0 <TIM_OC2_SetConfig+0x10c>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d003      	beq.n	8008084 <TIM_OC2_SetConfig+0xb0>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	4a19      	ldr	r2, [pc, #100]	@ (80080e4 <TIM_OC2_SetConfig+0x110>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d113      	bne.n	80080ac <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800808a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008092:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	695b      	ldr	r3, [r3, #20]
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	4313      	orrs	r3, r2
 800809e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	693a      	ldr	r2, [r7, #16]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	685a      	ldr	r2, [r3, #4]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	621a      	str	r2, [r3, #32]
}
 80080c6:	bf00      	nop
 80080c8:	371c      	adds	r7, #28
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	40012c00 	.word	0x40012c00
 80080d8:	40013400 	.word	0x40013400
 80080dc:	40014000 	.word	0x40014000
 80080e0:	40014400 	.word	0x40014400
 80080e4:	40014800 	.word	0x40014800

080080e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b087      	sub	sp, #28
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a1b      	ldr	r3, [r3, #32]
 80080fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800811a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0303 	bic.w	r3, r3, #3
 8008122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	4313      	orrs	r3, r2
 800812c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	021b      	lsls	r3, r3, #8
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	4313      	orrs	r3, r2
 8008140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a27      	ldr	r2, [pc, #156]	@ (80081e4 <TIM_OC3_SetConfig+0xfc>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d003      	beq.n	8008152 <TIM_OC3_SetConfig+0x6a>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a26      	ldr	r2, [pc, #152]	@ (80081e8 <TIM_OC3_SetConfig+0x100>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d10d      	bne.n	800816e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	021b      	lsls	r3, r3, #8
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	4313      	orrs	r3, r2
 8008164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800816c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a1c      	ldr	r2, [pc, #112]	@ (80081e4 <TIM_OC3_SetConfig+0xfc>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d00f      	beq.n	8008196 <TIM_OC3_SetConfig+0xae>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a1b      	ldr	r2, [pc, #108]	@ (80081e8 <TIM_OC3_SetConfig+0x100>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d00b      	beq.n	8008196 <TIM_OC3_SetConfig+0xae>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a1a      	ldr	r2, [pc, #104]	@ (80081ec <TIM_OC3_SetConfig+0x104>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d007      	beq.n	8008196 <TIM_OC3_SetConfig+0xae>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4a19      	ldr	r2, [pc, #100]	@ (80081f0 <TIM_OC3_SetConfig+0x108>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d003      	beq.n	8008196 <TIM_OC3_SetConfig+0xae>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a18      	ldr	r2, [pc, #96]	@ (80081f4 <TIM_OC3_SetConfig+0x10c>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d113      	bne.n	80081be <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800819c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	011b      	lsls	r3, r3, #4
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	621a      	str	r2, [r3, #32]
}
 80081d8:	bf00      	nop
 80081da:	371c      	adds	r7, #28
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	40012c00 	.word	0x40012c00
 80081e8:	40013400 	.word	0x40013400
 80081ec:	40014000 	.word	0x40014000
 80081f0:	40014400 	.word	0x40014400
 80081f4:	40014800 	.word	0x40014800

080081f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6a1b      	ldr	r3, [r3, #32]
 8008206:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a1b      	ldr	r3, [r3, #32]
 800820c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	69db      	ldr	r3, [r3, #28]
 800821e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800822a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	021b      	lsls	r3, r3, #8
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	4313      	orrs	r3, r2
 800823e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008246:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	031b      	lsls	r3, r3, #12
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	4313      	orrs	r3, r2
 8008252:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a18      	ldr	r2, [pc, #96]	@ (80082b8 <TIM_OC4_SetConfig+0xc0>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d00f      	beq.n	800827c <TIM_OC4_SetConfig+0x84>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a17      	ldr	r2, [pc, #92]	@ (80082bc <TIM_OC4_SetConfig+0xc4>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d00b      	beq.n	800827c <TIM_OC4_SetConfig+0x84>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a16      	ldr	r2, [pc, #88]	@ (80082c0 <TIM_OC4_SetConfig+0xc8>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d007      	beq.n	800827c <TIM_OC4_SetConfig+0x84>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a15      	ldr	r2, [pc, #84]	@ (80082c4 <TIM_OC4_SetConfig+0xcc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d003      	beq.n	800827c <TIM_OC4_SetConfig+0x84>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	4a14      	ldr	r2, [pc, #80]	@ (80082c8 <TIM_OC4_SetConfig+0xd0>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d109      	bne.n	8008290 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008282:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	695b      	ldr	r3, [r3, #20]
 8008288:	019b      	lsls	r3, r3, #6
 800828a:	697a      	ldr	r2, [r7, #20]
 800828c:	4313      	orrs	r3, r2
 800828e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	697a      	ldr	r2, [r7, #20]
 8008294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	685a      	ldr	r2, [r3, #4]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	693a      	ldr	r2, [r7, #16]
 80082a8:	621a      	str	r2, [r3, #32]
}
 80082aa:	bf00      	nop
 80082ac:	371c      	adds	r7, #28
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	40012c00 	.word	0x40012c00
 80082bc:	40013400 	.word	0x40013400
 80082c0:	40014000 	.word	0x40014000
 80082c4:	40014400 	.word	0x40014400
 80082c8:	40014800 	.word	0x40014800

080082cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b087      	sub	sp, #28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a1b      	ldr	r3, [r3, #32]
 80082da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	4313      	orrs	r3, r2
 8008308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008310:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	041b      	lsls	r3, r3, #16
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	4313      	orrs	r3, r2
 800831c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a17      	ldr	r2, [pc, #92]	@ (8008380 <TIM_OC5_SetConfig+0xb4>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d00f      	beq.n	8008346 <TIM_OC5_SetConfig+0x7a>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a16      	ldr	r2, [pc, #88]	@ (8008384 <TIM_OC5_SetConfig+0xb8>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d00b      	beq.n	8008346 <TIM_OC5_SetConfig+0x7a>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a15      	ldr	r2, [pc, #84]	@ (8008388 <TIM_OC5_SetConfig+0xbc>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d007      	beq.n	8008346 <TIM_OC5_SetConfig+0x7a>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a14      	ldr	r2, [pc, #80]	@ (800838c <TIM_OC5_SetConfig+0xc0>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d003      	beq.n	8008346 <TIM_OC5_SetConfig+0x7a>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a13      	ldr	r2, [pc, #76]	@ (8008390 <TIM_OC5_SetConfig+0xc4>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d109      	bne.n	800835a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800834c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	021b      	lsls	r3, r3, #8
 8008354:	697a      	ldr	r2, [r7, #20]
 8008356:	4313      	orrs	r3, r2
 8008358:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685a      	ldr	r2, [r3, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	621a      	str	r2, [r3, #32]
}
 8008374:	bf00      	nop
 8008376:	371c      	adds	r7, #28
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	40012c00 	.word	0x40012c00
 8008384:	40013400 	.word	0x40013400
 8008388:	40014000 	.word	0x40014000
 800838c:	40014400 	.word	0x40014400
 8008390:	40014800 	.word	0x40014800

08008394 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008394:	b480      	push	{r7}
 8008396:	b087      	sub	sp, #28
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a1b      	ldr	r3, [r3, #32]
 80083a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80083c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	021b      	lsls	r3, r3, #8
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80083da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	051b      	lsls	r3, r3, #20
 80083e2:	693a      	ldr	r2, [r7, #16]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a18      	ldr	r2, [pc, #96]	@ (800844c <TIM_OC6_SetConfig+0xb8>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d00f      	beq.n	8008410 <TIM_OC6_SetConfig+0x7c>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4a17      	ldr	r2, [pc, #92]	@ (8008450 <TIM_OC6_SetConfig+0xbc>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d00b      	beq.n	8008410 <TIM_OC6_SetConfig+0x7c>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a16      	ldr	r2, [pc, #88]	@ (8008454 <TIM_OC6_SetConfig+0xc0>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d007      	beq.n	8008410 <TIM_OC6_SetConfig+0x7c>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a15      	ldr	r2, [pc, #84]	@ (8008458 <TIM_OC6_SetConfig+0xc4>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d003      	beq.n	8008410 <TIM_OC6_SetConfig+0x7c>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a14      	ldr	r2, [pc, #80]	@ (800845c <TIM_OC6_SetConfig+0xc8>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d109      	bne.n	8008424 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008416:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	029b      	lsls	r3, r3, #10
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	4313      	orrs	r3, r2
 8008422:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	697a      	ldr	r2, [r7, #20]
 8008428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	685a      	ldr	r2, [r3, #4]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	40012c00 	.word	0x40012c00
 8008450:	40013400 	.word	0x40013400
 8008454:	40014000 	.word	0x40014000
 8008458:	40014400 	.word	0x40014400
 800845c:	40014800 	.word	0x40014800

08008460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008460:	b480      	push	{r7}
 8008462:	b087      	sub	sp, #28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6a1b      	ldr	r3, [r3, #32]
 8008476:	f023 0201 	bic.w	r2, r3, #1
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800848a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	011b      	lsls	r3, r3, #4
 8008490:	693a      	ldr	r2, [r7, #16]
 8008492:	4313      	orrs	r3, r2
 8008494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f023 030a 	bic.w	r3, r3, #10
 800849c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	621a      	str	r2, [r3, #32]
}
 80084b2:	bf00      	nop
 80084b4:	371c      	adds	r7, #28
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084be:	b480      	push	{r7}
 80084c0:	b087      	sub	sp, #28
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	60f8      	str	r0, [r7, #12]
 80084c6:	60b9      	str	r1, [r7, #8]
 80084c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	f023 0210 	bic.w	r2, r3, #16
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	031b      	lsls	r3, r3, #12
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	4313      	orrs	r3, r2
 80084f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	011b      	lsls	r3, r3, #4
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	4313      	orrs	r3, r2
 8008504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	693a      	ldr	r2, [r7, #16]
 800850a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	697a      	ldr	r2, [r7, #20]
 8008510:	621a      	str	r2, [r3, #32]
}
 8008512:	bf00      	nop
 8008514:	371c      	adds	r7, #28
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800851e:	b480      	push	{r7}
 8008520:	b085      	sub	sp, #20
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
 8008526:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008534:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008536:	683a      	ldr	r2, [r7, #0]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	4313      	orrs	r3, r2
 800853c:	f043 0307 	orr.w	r3, r3, #7
 8008540:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	609a      	str	r2, [r3, #8]
}
 8008548:	bf00      	nop
 800854a:	3714      	adds	r7, #20
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008554:	b480      	push	{r7}
 8008556:	b087      	sub	sp, #28
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	607a      	str	r2, [r7, #4]
 8008560:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800856e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	021a      	lsls	r2, r3, #8
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	431a      	orrs	r2, r3
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	4313      	orrs	r3, r2
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	4313      	orrs	r3, r2
 8008580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	609a      	str	r2, [r3, #8]
}
 8008588:	bf00      	nop
 800858a:	371c      	adds	r7, #28
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008594:	b480      	push	{r7}
 8008596:	b087      	sub	sp, #28
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	f003 031f 	and.w	r3, r3, #31
 80085a6:	2201      	movs	r2, #1
 80085a8:	fa02 f303 	lsl.w	r3, r2, r3
 80085ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6a1a      	ldr	r2, [r3, #32]
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	43db      	mvns	r3, r3
 80085b6:	401a      	ands	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6a1a      	ldr	r2, [r3, #32]
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	f003 031f 	and.w	r3, r3, #31
 80085c6:	6879      	ldr	r1, [r7, #4]
 80085c8:	fa01 f303 	lsl.w	r3, r1, r3
 80085cc:	431a      	orrs	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	621a      	str	r2, [r3, #32]
}
 80085d2:	bf00      	nop
 80085d4:	371c      	adds	r7, #28
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
	...

080085e0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d109      	bne.n	8008604 <HAL_TIMEx_PWMN_Start+0x24>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	bf14      	ite	ne
 80085fc:	2301      	movne	r3, #1
 80085fe:	2300      	moveq	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	e022      	b.n	800864a <HAL_TIMEx_PWMN_Start+0x6a>
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	2b04      	cmp	r3, #4
 8008608:	d109      	bne.n	800861e <HAL_TIMEx_PWMN_Start+0x3e>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008610:	b2db      	uxtb	r3, r3
 8008612:	2b01      	cmp	r3, #1
 8008614:	bf14      	ite	ne
 8008616:	2301      	movne	r3, #1
 8008618:	2300      	moveq	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	e015      	b.n	800864a <HAL_TIMEx_PWMN_Start+0x6a>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b08      	cmp	r3, #8
 8008622:	d109      	bne.n	8008638 <HAL_TIMEx_PWMN_Start+0x58>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b01      	cmp	r3, #1
 800862e:	bf14      	ite	ne
 8008630:	2301      	movne	r3, #1
 8008632:	2300      	moveq	r3, #0
 8008634:	b2db      	uxtb	r3, r3
 8008636:	e008      	b.n	800864a <HAL_TIMEx_PWMN_Start+0x6a>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800863e:	b2db      	uxtb	r3, r3
 8008640:	2b01      	cmp	r3, #1
 8008642:	bf14      	ite	ne
 8008644:	2301      	movne	r3, #1
 8008646:	2300      	moveq	r3, #0
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e06e      	b.n	8008730 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d104      	bne.n	8008662 <HAL_TIMEx_PWMN_Start+0x82>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2202      	movs	r2, #2
 800865c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008660:	e013      	b.n	800868a <HAL_TIMEx_PWMN_Start+0xaa>
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b04      	cmp	r3, #4
 8008666:	d104      	bne.n	8008672 <HAL_TIMEx_PWMN_Start+0x92>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2202      	movs	r2, #2
 800866c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008670:	e00b      	b.n	800868a <HAL_TIMEx_PWMN_Start+0xaa>
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	2b08      	cmp	r3, #8
 8008676:	d104      	bne.n	8008682 <HAL_TIMEx_PWMN_Start+0xa2>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2202      	movs	r2, #2
 800867c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008680:	e003      	b.n	800868a <HAL_TIMEx_PWMN_Start+0xaa>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2202      	movs	r2, #2
 8008686:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2204      	movs	r2, #4
 8008690:	6839      	ldr	r1, [r7, #0]
 8008692:	4618      	mov	r0, r3
 8008694:	f000 f964 	bl	8008960 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80086a6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a22      	ldr	r2, [pc, #136]	@ (8008738 <HAL_TIMEx_PWMN_Start+0x158>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01d      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ba:	d018      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a1e      	ldr	r2, [pc, #120]	@ (800873c <HAL_TIMEx_PWMN_Start+0x15c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a1d      	ldr	r2, [pc, #116]	@ (8008740 <HAL_TIMEx_PWMN_Start+0x160>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00e      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a1b      	ldr	r2, [pc, #108]	@ (8008744 <HAL_TIMEx_PWMN_Start+0x164>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d009      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a1a      	ldr	r2, [pc, #104]	@ (8008748 <HAL_TIMEx_PWMN_Start+0x168>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <HAL_TIMEx_PWMN_Start+0x10e>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a18      	ldr	r2, [pc, #96]	@ (800874c <HAL_TIMEx_PWMN_Start+0x16c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d115      	bne.n	800871a <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689a      	ldr	r2, [r3, #8]
 80086f4:	4b16      	ldr	r3, [pc, #88]	@ (8008750 <HAL_TIMEx_PWMN_Start+0x170>)
 80086f6:	4013      	ands	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2b06      	cmp	r3, #6
 80086fe:	d015      	beq.n	800872c <HAL_TIMEx_PWMN_Start+0x14c>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008706:	d011      	beq.n	800872c <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f042 0201 	orr.w	r2, r2, #1
 8008716:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008718:	e008      	b.n	800872c <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f042 0201 	orr.w	r2, r2, #1
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e000      	b.n	800872e <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	40012c00 	.word	0x40012c00
 800873c:	40000400 	.word	0x40000400
 8008740:	40000800 	.word	0x40000800
 8008744:	40000c00 	.word	0x40000c00
 8008748:	40013400 	.word	0x40013400
 800874c:	40014000 	.word	0x40014000
 8008750:	00010007 	.word	0x00010007

08008754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008764:	2b01      	cmp	r3, #1
 8008766:	d101      	bne.n	800876c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008768:	2302      	movs	r3, #2
 800876a:	e068      	b.n	800883e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a2e      	ldr	r2, [pc, #184]	@ (800884c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d004      	beq.n	80087a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a2d      	ldr	r2, [pc, #180]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d108      	bne.n	80087b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80087a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	68fa      	ldr	r2, [r7, #12]
 80087ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a1e      	ldr	r2, [pc, #120]	@ (800884c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d01d      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087de:	d018      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a1b      	ldr	r2, [pc, #108]	@ (8008854 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d013      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008858 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d00e      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a18      	ldr	r2, [pc, #96]	@ (800885c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d009      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a13      	ldr	r2, [pc, #76]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d004      	beq.n	8008812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a14      	ldr	r2, [pc, #80]	@ (8008860 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d10c      	bne.n	800882c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008818:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	4313      	orrs	r3, r2
 8008822:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	68ba      	ldr	r2, [r7, #8]
 800882a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3714      	adds	r7, #20
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	40012c00 	.word	0x40012c00
 8008850:	40013400 	.word	0x40013400
 8008854:	40000400 	.word	0x40000400
 8008858:	40000800 	.word	0x40000800
 800885c:	40000c00 	.word	0x40000c00
 8008860:	40014000 	.word	0x40014000

08008864 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800886e:	2300      	movs	r3, #0
 8008870:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008878:	2b01      	cmp	r3, #1
 800887a:	d101      	bne.n	8008880 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800887c:	2302      	movs	r3, #2
 800887e:	e065      	b.n	800894c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4313      	orrs	r3, r2
 80088be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	4313      	orrs	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e6:	4313      	orrs	r3, r2
 80088e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	041b      	lsls	r3, r3, #16
 80088f6:	4313      	orrs	r3, r2
 80088f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a16      	ldr	r2, [pc, #88]	@ (8008958 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d004      	beq.n	800890e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a14      	ldr	r2, [pc, #80]	@ (800895c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d115      	bne.n	800893a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008918:	051b      	lsls	r3, r3, #20
 800891a:	4313      	orrs	r3, r2
 800891c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	69db      	ldr	r3, [r3, #28]
 8008928:	4313      	orrs	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	4313      	orrs	r3, r2
 8008938:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3714      	adds	r7, #20
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr
 8008958:	40012c00 	.word	0x40012c00
 800895c:	40013400 	.word	0x40013400

08008960 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008960:	b480      	push	{r7}
 8008962:	b087      	sub	sp, #28
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	f003 030f 	and.w	r3, r3, #15
 8008972:	2204      	movs	r2, #4
 8008974:	fa02 f303 	lsl.w	r3, r2, r3
 8008978:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6a1a      	ldr	r2, [r3, #32]
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	43db      	mvns	r3, r3
 8008982:	401a      	ands	r2, r3
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6a1a      	ldr	r2, [r3, #32]
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	f003 030f 	and.w	r3, r3, #15
 8008992:	6879      	ldr	r1, [r7, #4]
 8008994:	fa01 f303 	lsl.w	r3, r1, r3
 8008998:	431a      	orrs	r2, r3
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	621a      	str	r2, [r3, #32]
}
 800899e:	bf00      	nop
 80089a0:	371c      	adds	r7, #28
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b082      	sub	sp, #8
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e042      	b.n	8008a42 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d106      	bne.n	80089d4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f7fa fd76 	bl	80034c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2224      	movs	r2, #36	@ 0x24
 80089d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f022 0201 	bic.w	r2, r2, #1
 80089ea:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d002      	beq.n	80089fa <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 fbb3 	bl	8009160 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f8b4 	bl	8008b68 <UART_SetConfig>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d101      	bne.n	8008a0a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	e01b      	b.n	8008a42 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689a      	ldr	r2, [r3, #8]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f042 0201 	orr.w	r2, r2, #1
 8008a38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 fc32 	bl	80092a4 <UART_CheckIdleState>
 8008a40:	4603      	mov	r3, r0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3708      	adds	r7, #8
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b08a      	sub	sp, #40	@ 0x28
 8008a4e:	af02      	add	r7, sp, #8
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	60b9      	str	r1, [r7, #8]
 8008a54:	603b      	str	r3, [r7, #0]
 8008a56:	4613      	mov	r3, r2
 8008a58:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a60:	2b20      	cmp	r3, #32
 8008a62:	d17b      	bne.n	8008b5c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d002      	beq.n	8008a70 <HAL_UART_Transmit+0x26>
 8008a6a:	88fb      	ldrh	r3, [r7, #6]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e074      	b.n	8008b5e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2221      	movs	r2, #33	@ 0x21
 8008a80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a84:	f7fb f8b6 	bl	8003bf4 <HAL_GetTick>
 8008a88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	88fa      	ldrh	r2, [r7, #6]
 8008a8e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	88fa      	ldrh	r2, [r7, #6]
 8008a96:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aa2:	d108      	bne.n	8008ab6 <HAL_UART_Transmit+0x6c>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	691b      	ldr	r3, [r3, #16]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d104      	bne.n	8008ab6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008aac:	2300      	movs	r3, #0
 8008aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	61bb      	str	r3, [r7, #24]
 8008ab4:	e003      	b.n	8008abe <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008aba:	2300      	movs	r3, #0
 8008abc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008abe:	e030      	b.n	8008b22 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	2180      	movs	r1, #128	@ 0x80
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f000 fc94 	bl	80093f8 <UART_WaitOnFlagUntilTimeout>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d005      	beq.n	8008ae2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2220      	movs	r2, #32
 8008ada:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	e03d      	b.n	8008b5e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10b      	bne.n	8008b00 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	881a      	ldrh	r2, [r3, #0]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008af4:	b292      	uxth	r2, r2
 8008af6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	3302      	adds	r3, #2
 8008afc:	61bb      	str	r3, [r7, #24]
 8008afe:	e007      	b.n	8008b10 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	781a      	ldrb	r2, [r3, #0]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008b0a:	69fb      	ldr	r3, [r7, #28]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1c8      	bne.n	8008ac0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	2200      	movs	r2, #0
 8008b36:	2140      	movs	r1, #64	@ 0x40
 8008b38:	68f8      	ldr	r0, [r7, #12]
 8008b3a:	f000 fc5d 	bl	80093f8 <UART_WaitOnFlagUntilTimeout>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d005      	beq.n	8008b50 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2220      	movs	r2, #32
 8008b48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008b4c:	2303      	movs	r3, #3
 8008b4e:	e006      	b.n	8008b5e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	e000      	b.n	8008b5e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008b5c:	2302      	movs	r3, #2
  }
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3720      	adds	r7, #32
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
	...

08008b68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b6c:	b08c      	sub	sp, #48	@ 0x30
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	689a      	ldr	r2, [r3, #8]
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	431a      	orrs	r2, r3
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	431a      	orrs	r2, r3
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	4baa      	ldr	r3, [pc, #680]	@ (8008e40 <UART_SetConfig+0x2d8>)
 8008b98:	4013      	ands	r3, r2
 8008b9a:	697a      	ldr	r2, [r7, #20]
 8008b9c:	6812      	ldr	r2, [r2, #0]
 8008b9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ba0:	430b      	orrs	r3, r1
 8008ba2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	68da      	ldr	r2, [r3, #12]
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	430a      	orrs	r2, r1
 8008bb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a9f      	ldr	r2, [pc, #636]	@ (8008e44 <UART_SetConfig+0x2dc>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d004      	beq.n	8008bd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	6a1b      	ldr	r3, [r3, #32]
 8008bce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008bde:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	6812      	ldr	r2, [r2, #0]
 8008be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008be8:	430b      	orrs	r3, r1
 8008bea:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf2:	f023 010f 	bic.w	r1, r3, #15
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a90      	ldr	r2, [pc, #576]	@ (8008e48 <UART_SetConfig+0x2e0>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d125      	bne.n	8008c58 <UART_SetConfig+0xf0>
 8008c0c:	4b8f      	ldr	r3, [pc, #572]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c12:	f003 0303 	and.w	r3, r3, #3
 8008c16:	2b03      	cmp	r3, #3
 8008c18:	d81a      	bhi.n	8008c50 <UART_SetConfig+0xe8>
 8008c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c20 <UART_SetConfig+0xb8>)
 8008c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c20:	08008c31 	.word	0x08008c31
 8008c24:	08008c41 	.word	0x08008c41
 8008c28:	08008c39 	.word	0x08008c39
 8008c2c:	08008c49 	.word	0x08008c49
 8008c30:	2301      	movs	r3, #1
 8008c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c36:	e116      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008c38:	2302      	movs	r3, #2
 8008c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c3e:	e112      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008c40:	2304      	movs	r3, #4
 8008c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c46:	e10e      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008c48:	2308      	movs	r3, #8
 8008c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c4e:	e10a      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008c50:	2310      	movs	r3, #16
 8008c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c56:	e106      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a7c      	ldr	r2, [pc, #496]	@ (8008e50 <UART_SetConfig+0x2e8>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d138      	bne.n	8008cd4 <UART_SetConfig+0x16c>
 8008c62:	4b7a      	ldr	r3, [pc, #488]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c68:	f003 030c 	and.w	r3, r3, #12
 8008c6c:	2b0c      	cmp	r3, #12
 8008c6e:	d82d      	bhi.n	8008ccc <UART_SetConfig+0x164>
 8008c70:	a201      	add	r2, pc, #4	@ (adr r2, 8008c78 <UART_SetConfig+0x110>)
 8008c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c76:	bf00      	nop
 8008c78:	08008cad 	.word	0x08008cad
 8008c7c:	08008ccd 	.word	0x08008ccd
 8008c80:	08008ccd 	.word	0x08008ccd
 8008c84:	08008ccd 	.word	0x08008ccd
 8008c88:	08008cbd 	.word	0x08008cbd
 8008c8c:	08008ccd 	.word	0x08008ccd
 8008c90:	08008ccd 	.word	0x08008ccd
 8008c94:	08008ccd 	.word	0x08008ccd
 8008c98:	08008cb5 	.word	0x08008cb5
 8008c9c:	08008ccd 	.word	0x08008ccd
 8008ca0:	08008ccd 	.word	0x08008ccd
 8008ca4:	08008ccd 	.word	0x08008ccd
 8008ca8:	08008cc5 	.word	0x08008cc5
 8008cac:	2300      	movs	r3, #0
 8008cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cb2:	e0d8      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008cb4:	2302      	movs	r3, #2
 8008cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cba:	e0d4      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008cbc:	2304      	movs	r3, #4
 8008cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cc2:	e0d0      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008cc4:	2308      	movs	r3, #8
 8008cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cca:	e0cc      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008ccc:	2310      	movs	r3, #16
 8008cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cd2:	e0c8      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a5e      	ldr	r2, [pc, #376]	@ (8008e54 <UART_SetConfig+0x2ec>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d125      	bne.n	8008d2a <UART_SetConfig+0x1c2>
 8008cde:	4b5b      	ldr	r3, [pc, #364]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ce4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ce8:	2b30      	cmp	r3, #48	@ 0x30
 8008cea:	d016      	beq.n	8008d1a <UART_SetConfig+0x1b2>
 8008cec:	2b30      	cmp	r3, #48	@ 0x30
 8008cee:	d818      	bhi.n	8008d22 <UART_SetConfig+0x1ba>
 8008cf0:	2b20      	cmp	r3, #32
 8008cf2:	d00a      	beq.n	8008d0a <UART_SetConfig+0x1a2>
 8008cf4:	2b20      	cmp	r3, #32
 8008cf6:	d814      	bhi.n	8008d22 <UART_SetConfig+0x1ba>
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d002      	beq.n	8008d02 <UART_SetConfig+0x19a>
 8008cfc:	2b10      	cmp	r3, #16
 8008cfe:	d008      	beq.n	8008d12 <UART_SetConfig+0x1aa>
 8008d00:	e00f      	b.n	8008d22 <UART_SetConfig+0x1ba>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d08:	e0ad      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d0a:	2302      	movs	r3, #2
 8008d0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d10:	e0a9      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d12:	2304      	movs	r3, #4
 8008d14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d18:	e0a5      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d1a:	2308      	movs	r3, #8
 8008d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d20:	e0a1      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d22:	2310      	movs	r3, #16
 8008d24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d28:	e09d      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a4a      	ldr	r2, [pc, #296]	@ (8008e58 <UART_SetConfig+0x2f0>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d125      	bne.n	8008d80 <UART_SetConfig+0x218>
 8008d34:	4b45      	ldr	r3, [pc, #276]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008d3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d40:	d016      	beq.n	8008d70 <UART_SetConfig+0x208>
 8008d42:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d44:	d818      	bhi.n	8008d78 <UART_SetConfig+0x210>
 8008d46:	2b80      	cmp	r3, #128	@ 0x80
 8008d48:	d00a      	beq.n	8008d60 <UART_SetConfig+0x1f8>
 8008d4a:	2b80      	cmp	r3, #128	@ 0x80
 8008d4c:	d814      	bhi.n	8008d78 <UART_SetConfig+0x210>
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d002      	beq.n	8008d58 <UART_SetConfig+0x1f0>
 8008d52:	2b40      	cmp	r3, #64	@ 0x40
 8008d54:	d008      	beq.n	8008d68 <UART_SetConfig+0x200>
 8008d56:	e00f      	b.n	8008d78 <UART_SetConfig+0x210>
 8008d58:	2300      	movs	r3, #0
 8008d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d5e:	e082      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d60:	2302      	movs	r3, #2
 8008d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d66:	e07e      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d68:	2304      	movs	r3, #4
 8008d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d6e:	e07a      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d70:	2308      	movs	r3, #8
 8008d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d76:	e076      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d78:	2310      	movs	r3, #16
 8008d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d7e:	e072      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a35      	ldr	r2, [pc, #212]	@ (8008e5c <UART_SetConfig+0x2f4>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d12a      	bne.n	8008de0 <UART_SetConfig+0x278>
 8008d8a:	4b30      	ldr	r3, [pc, #192]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d98:	d01a      	beq.n	8008dd0 <UART_SetConfig+0x268>
 8008d9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d9e:	d81b      	bhi.n	8008dd8 <UART_SetConfig+0x270>
 8008da0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008da4:	d00c      	beq.n	8008dc0 <UART_SetConfig+0x258>
 8008da6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008daa:	d815      	bhi.n	8008dd8 <UART_SetConfig+0x270>
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d003      	beq.n	8008db8 <UART_SetConfig+0x250>
 8008db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008db4:	d008      	beq.n	8008dc8 <UART_SetConfig+0x260>
 8008db6:	e00f      	b.n	8008dd8 <UART_SetConfig+0x270>
 8008db8:	2300      	movs	r3, #0
 8008dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dbe:	e052      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008dc0:	2302      	movs	r3, #2
 8008dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dc6:	e04e      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008dc8:	2304      	movs	r3, #4
 8008dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dce:	e04a      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008dd0:	2308      	movs	r3, #8
 8008dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dd6:	e046      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008dd8:	2310      	movs	r3, #16
 8008dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dde:	e042      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a17      	ldr	r2, [pc, #92]	@ (8008e44 <UART_SetConfig+0x2dc>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d13a      	bne.n	8008e60 <UART_SetConfig+0x2f8>
 8008dea:	4b18      	ldr	r3, [pc, #96]	@ (8008e4c <UART_SetConfig+0x2e4>)
 8008dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008df4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008df8:	d01a      	beq.n	8008e30 <UART_SetConfig+0x2c8>
 8008dfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008dfe:	d81b      	bhi.n	8008e38 <UART_SetConfig+0x2d0>
 8008e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e04:	d00c      	beq.n	8008e20 <UART_SetConfig+0x2b8>
 8008e06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e0a:	d815      	bhi.n	8008e38 <UART_SetConfig+0x2d0>
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d003      	beq.n	8008e18 <UART_SetConfig+0x2b0>
 8008e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e14:	d008      	beq.n	8008e28 <UART_SetConfig+0x2c0>
 8008e16:	e00f      	b.n	8008e38 <UART_SetConfig+0x2d0>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e1e:	e022      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008e20:	2302      	movs	r3, #2
 8008e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e26:	e01e      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008e28:	2304      	movs	r3, #4
 8008e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e2e:	e01a      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008e30:	2308      	movs	r3, #8
 8008e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e36:	e016      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008e38:	2310      	movs	r3, #16
 8008e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e3e:	e012      	b.n	8008e66 <UART_SetConfig+0x2fe>
 8008e40:	cfff69f3 	.word	0xcfff69f3
 8008e44:	40008000 	.word	0x40008000
 8008e48:	40013800 	.word	0x40013800
 8008e4c:	40021000 	.word	0x40021000
 8008e50:	40004400 	.word	0x40004400
 8008e54:	40004800 	.word	0x40004800
 8008e58:	40004c00 	.word	0x40004c00
 8008e5c:	40005000 	.word	0x40005000
 8008e60:	2310      	movs	r3, #16
 8008e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4aae      	ldr	r2, [pc, #696]	@ (8009124 <UART_SetConfig+0x5bc>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	f040 8097 	bne.w	8008fa0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e76:	2b08      	cmp	r3, #8
 8008e78:	d823      	bhi.n	8008ec2 <UART_SetConfig+0x35a>
 8008e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e80 <UART_SetConfig+0x318>)
 8008e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e80:	08008ea5 	.word	0x08008ea5
 8008e84:	08008ec3 	.word	0x08008ec3
 8008e88:	08008ead 	.word	0x08008ead
 8008e8c:	08008ec3 	.word	0x08008ec3
 8008e90:	08008eb3 	.word	0x08008eb3
 8008e94:	08008ec3 	.word	0x08008ec3
 8008e98:	08008ec3 	.word	0x08008ec3
 8008e9c:	08008ec3 	.word	0x08008ec3
 8008ea0:	08008ebb 	.word	0x08008ebb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ea4:	f7fc fbec 	bl	8005680 <HAL_RCC_GetPCLK1Freq>
 8008ea8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008eaa:	e010      	b.n	8008ece <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008eac:	4b9e      	ldr	r3, [pc, #632]	@ (8009128 <UART_SetConfig+0x5c0>)
 8008eae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008eb0:	e00d      	b.n	8008ece <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008eb2:	f7fc fb4d 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 8008eb6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008eb8:	e009      	b.n	8008ece <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ebe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ec0:	e005      	b.n	8008ece <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008ecc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f000 8130 	beq.w	8009136 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eda:	4a94      	ldr	r2, [pc, #592]	@ (800912c <UART_SetConfig+0x5c4>)
 8008edc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ee8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	005b      	lsls	r3, r3, #1
 8008ef2:	4413      	add	r3, r2
 8008ef4:	69ba      	ldr	r2, [r7, #24]
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d305      	bcc.n	8008f06 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008f00:	69ba      	ldr	r2, [r7, #24]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d903      	bls.n	8008f0e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f0c:	e113      	b.n	8009136 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f10:	2200      	movs	r2, #0
 8008f12:	60bb      	str	r3, [r7, #8]
 8008f14:	60fa      	str	r2, [r7, #12]
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f1a:	4a84      	ldr	r2, [pc, #528]	@ (800912c <UART_SetConfig+0x5c4>)
 8008f1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	2200      	movs	r2, #0
 8008f24:	603b      	str	r3, [r7, #0]
 8008f26:	607a      	str	r2, [r7, #4]
 8008f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008f30:	f7f7 fe62 	bl	8000bf8 <__aeabi_uldivmod>
 8008f34:	4602      	mov	r2, r0
 8008f36:	460b      	mov	r3, r1
 8008f38:	4610      	mov	r0, r2
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	f04f 0200 	mov.w	r2, #0
 8008f40:	f04f 0300 	mov.w	r3, #0
 8008f44:	020b      	lsls	r3, r1, #8
 8008f46:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f4a:	0202      	lsls	r2, r0, #8
 8008f4c:	6979      	ldr	r1, [r7, #20]
 8008f4e:	6849      	ldr	r1, [r1, #4]
 8008f50:	0849      	lsrs	r1, r1, #1
 8008f52:	2000      	movs	r0, #0
 8008f54:	460c      	mov	r4, r1
 8008f56:	4605      	mov	r5, r0
 8008f58:	eb12 0804 	adds.w	r8, r2, r4
 8008f5c:	eb43 0905 	adc.w	r9, r3, r5
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	469a      	mov	sl, r3
 8008f68:	4693      	mov	fp, r2
 8008f6a:	4652      	mov	r2, sl
 8008f6c:	465b      	mov	r3, fp
 8008f6e:	4640      	mov	r0, r8
 8008f70:	4649      	mov	r1, r9
 8008f72:	f7f7 fe41 	bl	8000bf8 <__aeabi_uldivmod>
 8008f76:	4602      	mov	r2, r0
 8008f78:	460b      	mov	r3, r1
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f84:	d308      	bcc.n	8008f98 <UART_SetConfig+0x430>
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f8c:	d204      	bcs.n	8008f98 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6a3a      	ldr	r2, [r7, #32]
 8008f94:	60da      	str	r2, [r3, #12]
 8008f96:	e0ce      	b.n	8009136 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f9e:	e0ca      	b.n	8009136 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	69db      	ldr	r3, [r3, #28]
 8008fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fa8:	d166      	bne.n	8009078 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008faa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008fae:	2b08      	cmp	r3, #8
 8008fb0:	d827      	bhi.n	8009002 <UART_SetConfig+0x49a>
 8008fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb8 <UART_SetConfig+0x450>)
 8008fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb8:	08008fdd 	.word	0x08008fdd
 8008fbc:	08008fe5 	.word	0x08008fe5
 8008fc0:	08008fed 	.word	0x08008fed
 8008fc4:	08009003 	.word	0x08009003
 8008fc8:	08008ff3 	.word	0x08008ff3
 8008fcc:	08009003 	.word	0x08009003
 8008fd0:	08009003 	.word	0x08009003
 8008fd4:	08009003 	.word	0x08009003
 8008fd8:	08008ffb 	.word	0x08008ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fdc:	f7fc fb50 	bl	8005680 <HAL_RCC_GetPCLK1Freq>
 8008fe0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fe2:	e014      	b.n	800900e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fe4:	f7fc fb62 	bl	80056ac <HAL_RCC_GetPCLK2Freq>
 8008fe8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fea:	e010      	b.n	800900e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fec:	4b4e      	ldr	r3, [pc, #312]	@ (8009128 <UART_SetConfig+0x5c0>)
 8008fee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ff0:	e00d      	b.n	800900e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ff2:	f7fc faad 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 8008ff6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ff8:	e009      	b.n	800900e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009000:	e005      	b.n	800900e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009002:	2300      	movs	r3, #0
 8009004:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800900c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800900e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 8090 	beq.w	8009136 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800901a:	4a44      	ldr	r2, [pc, #272]	@ (800912c <UART_SetConfig+0x5c4>)
 800901c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009020:	461a      	mov	r2, r3
 8009022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009024:	fbb3 f3f2 	udiv	r3, r3, r2
 8009028:	005a      	lsls	r2, r3, #1
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	085b      	lsrs	r3, r3, #1
 8009030:	441a      	add	r2, r3
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	fbb2 f3f3 	udiv	r3, r2, r3
 800903a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800903c:	6a3b      	ldr	r3, [r7, #32]
 800903e:	2b0f      	cmp	r3, #15
 8009040:	d916      	bls.n	8009070 <UART_SetConfig+0x508>
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009048:	d212      	bcs.n	8009070 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800904a:	6a3b      	ldr	r3, [r7, #32]
 800904c:	b29b      	uxth	r3, r3
 800904e:	f023 030f 	bic.w	r3, r3, #15
 8009052:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	085b      	lsrs	r3, r3, #1
 8009058:	b29b      	uxth	r3, r3
 800905a:	f003 0307 	and.w	r3, r3, #7
 800905e:	b29a      	uxth	r2, r3
 8009060:	8bfb      	ldrh	r3, [r7, #30]
 8009062:	4313      	orrs	r3, r2
 8009064:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	8bfa      	ldrh	r2, [r7, #30]
 800906c:	60da      	str	r2, [r3, #12]
 800906e:	e062      	b.n	8009136 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009076:	e05e      	b.n	8009136 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009078:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800907c:	2b08      	cmp	r3, #8
 800907e:	d828      	bhi.n	80090d2 <UART_SetConfig+0x56a>
 8009080:	a201      	add	r2, pc, #4	@ (adr r2, 8009088 <UART_SetConfig+0x520>)
 8009082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009086:	bf00      	nop
 8009088:	080090ad 	.word	0x080090ad
 800908c:	080090b5 	.word	0x080090b5
 8009090:	080090bd 	.word	0x080090bd
 8009094:	080090d3 	.word	0x080090d3
 8009098:	080090c3 	.word	0x080090c3
 800909c:	080090d3 	.word	0x080090d3
 80090a0:	080090d3 	.word	0x080090d3
 80090a4:	080090d3 	.word	0x080090d3
 80090a8:	080090cb 	.word	0x080090cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090ac:	f7fc fae8 	bl	8005680 <HAL_RCC_GetPCLK1Freq>
 80090b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090b2:	e014      	b.n	80090de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090b4:	f7fc fafa 	bl	80056ac <HAL_RCC_GetPCLK2Freq>
 80090b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090ba:	e010      	b.n	80090de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009128 <UART_SetConfig+0x5c0>)
 80090be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090c0:	e00d      	b.n	80090de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090c2:	f7fc fa45 	bl	8005550 <HAL_RCC_GetSysClockFreq>
 80090c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090c8:	e009      	b.n	80090de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090d0:	e005      	b.n	80090de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80090d2:	2300      	movs	r3, #0
 80090d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090dc:	bf00      	nop
    }

    if (pclk != 0U)
 80090de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d028      	beq.n	8009136 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e8:	4a10      	ldr	r2, [pc, #64]	@ (800912c <UART_SetConfig+0x5c4>)
 80090ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090ee:	461a      	mov	r2, r3
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	085b      	lsrs	r3, r3, #1
 80090fc:	441a      	add	r2, r3
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	fbb2 f3f3 	udiv	r3, r2, r3
 8009106:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	2b0f      	cmp	r3, #15
 800910c:	d910      	bls.n	8009130 <UART_SetConfig+0x5c8>
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009114:	d20c      	bcs.n	8009130 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	b29a      	uxth	r2, r3
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	60da      	str	r2, [r3, #12]
 8009120:	e009      	b.n	8009136 <UART_SetConfig+0x5ce>
 8009122:	bf00      	nop
 8009124:	40008000 	.word	0x40008000
 8009128:	00f42400 	.word	0x00f42400
 800912c:	0800fee8 	.word	0x0800fee8
      }
      else
      {
        ret = HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	2201      	movs	r2, #1
 800913a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	2201      	movs	r2, #1
 8009142:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2200      	movs	r2, #0
 800914a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	2200      	movs	r2, #0
 8009150:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009152:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009156:	4618      	mov	r0, r3
 8009158:	3730      	adds	r7, #48	@ 0x30
 800915a:	46bd      	mov	sp, r7
 800915c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916c:	f003 0308 	and.w	r3, r3, #8
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00a      	beq.n	800918a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	430a      	orrs	r2, r1
 8009188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800918e:	f003 0301 	and.w	r3, r3, #1
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00a      	beq.n	80091ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	430a      	orrs	r2, r1
 80091aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b0:	f003 0302 	and.w	r3, r3, #2
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d00a      	beq.n	80091ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	430a      	orrs	r2, r1
 80091cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d2:	f003 0304 	and.w	r3, r3, #4
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00a      	beq.n	80091f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	430a      	orrs	r2, r1
 80091ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f4:	f003 0310 	and.w	r3, r3, #16
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00a      	beq.n	8009212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	430a      	orrs	r2, r1
 8009210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009216:	f003 0320 	and.w	r3, r3, #32
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00a      	beq.n	8009234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	430a      	orrs	r2, r1
 8009232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800923c:	2b00      	cmp	r3, #0
 800923e:	d01a      	beq.n	8009276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	430a      	orrs	r2, r1
 8009254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800925a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800925e:	d10a      	bne.n	8009276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	430a      	orrs	r2, r1
 8009274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800927a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00a      	beq.n	8009298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	430a      	orrs	r2, r1
 8009296:	605a      	str	r2, [r3, #4]
  }
}
 8009298:	bf00      	nop
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b098      	sub	sp, #96	@ 0x60
 80092a8:	af02      	add	r7, sp, #8
 80092aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80092b4:	f7fa fc9e 	bl	8003bf4 <HAL_GetTick>
 80092b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 0308 	and.w	r3, r3, #8
 80092c4:	2b08      	cmp	r3, #8
 80092c6:	d12f      	bne.n	8009328 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092cc:	9300      	str	r3, [sp, #0]
 80092ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092d0:	2200      	movs	r2, #0
 80092d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f88e 	bl	80093f8 <UART_WaitOnFlagUntilTimeout>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d022      	beq.n	8009328 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ea:	e853 3f00 	ldrex	r3, [r3]
 80092ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80092f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	461a      	mov	r2, r3
 80092fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009300:	647b      	str	r3, [r7, #68]	@ 0x44
 8009302:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009304:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009308:	e841 2300 	strex	r3, r2, [r1]
 800930c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800930e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1e6      	bne.n	80092e2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2220      	movs	r2, #32
 8009318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009324:	2303      	movs	r3, #3
 8009326:	e063      	b.n	80093f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0304 	and.w	r3, r3, #4
 8009332:	2b04      	cmp	r3, #4
 8009334:	d149      	bne.n	80093ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009336:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800933e:	2200      	movs	r2, #0
 8009340:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 f857 	bl	80093f8 <UART_WaitOnFlagUntilTimeout>
 800934a:	4603      	mov	r3, r0
 800934c:	2b00      	cmp	r3, #0
 800934e:	d03c      	beq.n	80093ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	e853 3f00 	ldrex	r3, [r3]
 800935c:	623b      	str	r3, [r7, #32]
   return(result);
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	461a      	mov	r2, r3
 800936c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800936e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009370:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800937c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1e6      	bne.n	8009350 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3308      	adds	r3, #8
 8009388:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	e853 3f00 	ldrex	r3, [r3]
 8009390:	60fb      	str	r3, [r7, #12]
   return(result);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f023 0301 	bic.w	r3, r3, #1
 8009398:	64bb      	str	r3, [r7, #72]	@ 0x48
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3308      	adds	r3, #8
 80093a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093a2:	61fa      	str	r2, [r7, #28]
 80093a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a6:	69b9      	ldr	r1, [r7, #24]
 80093a8:	69fa      	ldr	r2, [r7, #28]
 80093aa:	e841 2300 	strex	r3, r2, [r1]
 80093ae:	617b      	str	r3, [r7, #20]
   return(result);
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1e5      	bne.n	8009382 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2220      	movs	r2, #32
 80093ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2200      	movs	r2, #0
 80093c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	e012      	b.n	80093f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2220      	movs	r2, #32
 80093ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2220      	movs	r2, #32
 80093d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2200      	movs	r2, #0
 80093ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093ee:	2300      	movs	r3, #0
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3758      	adds	r7, #88	@ 0x58
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	603b      	str	r3, [r7, #0]
 8009404:	4613      	mov	r3, r2
 8009406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009408:	e04f      	b.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009410:	d04b      	beq.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009412:	f7fa fbef 	bl	8003bf4 <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	69ba      	ldr	r2, [r7, #24]
 800941e:	429a      	cmp	r2, r3
 8009420:	d302      	bcc.n	8009428 <UART_WaitOnFlagUntilTimeout+0x30>
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	e04e      	b.n	80094ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f003 0304 	and.w	r3, r3, #4
 8009436:	2b00      	cmp	r3, #0
 8009438:	d037      	beq.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2b80      	cmp	r3, #128	@ 0x80
 800943e:	d034      	beq.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	2b40      	cmp	r3, #64	@ 0x40
 8009444:	d031      	beq.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	69db      	ldr	r3, [r3, #28]
 800944c:	f003 0308 	and.w	r3, r3, #8
 8009450:	2b08      	cmp	r3, #8
 8009452:	d110      	bne.n	8009476 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2208      	movs	r2, #8
 800945a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800945c:	68f8      	ldr	r0, [r7, #12]
 800945e:	f000 f838 	bl	80094d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2208      	movs	r2, #8
 8009466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e029      	b.n	80094ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	69db      	ldr	r3, [r3, #28]
 800947c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009484:	d111      	bne.n	80094aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800948e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f000 f81e 	bl	80094d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2220      	movs	r2, #32
 800949a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80094a6:	2303      	movs	r3, #3
 80094a8:	e00f      	b.n	80094ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	69da      	ldr	r2, [r3, #28]
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	4013      	ands	r3, r2
 80094b4:	68ba      	ldr	r2, [r7, #8]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	bf0c      	ite	eq
 80094ba:	2301      	moveq	r3, #1
 80094bc:	2300      	movne	r3, #0
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	79fb      	ldrb	r3, [r7, #7]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d0a0      	beq.n	800940a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094d2:	b480      	push	{r7}
 80094d4:	b095      	sub	sp, #84	@ 0x54
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e2:	e853 3f00 	ldrex	r3, [r3]
 80094e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80094e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	461a      	mov	r2, r3
 80094f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80094fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009500:	e841 2300 	strex	r3, r2, [r1]
 8009504:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009508:	2b00      	cmp	r3, #0
 800950a:	d1e6      	bne.n	80094da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	3308      	adds	r3, #8
 8009512:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009514:	6a3b      	ldr	r3, [r7, #32]
 8009516:	e853 3f00 	ldrex	r3, [r3]
 800951a:	61fb      	str	r3, [r7, #28]
   return(result);
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009522:	f023 0301 	bic.w	r3, r3, #1
 8009526:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	3308      	adds	r3, #8
 800952e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009532:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009534:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009538:	e841 2300 	strex	r3, r2, [r1]
 800953c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	2b00      	cmp	r3, #0
 8009542:	d1e3      	bne.n	800950c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009548:	2b01      	cmp	r3, #1
 800954a:	d118      	bne.n	800957e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	e853 3f00 	ldrex	r3, [r3]
 8009558:	60bb      	str	r3, [r7, #8]
   return(result);
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	f023 0310 	bic.w	r3, r3, #16
 8009560:	647b      	str	r3, [r7, #68]	@ 0x44
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	461a      	mov	r2, r3
 8009568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800956a:	61bb      	str	r3, [r7, #24]
 800956c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956e:	6979      	ldr	r1, [r7, #20]
 8009570:	69ba      	ldr	r2, [r7, #24]
 8009572:	e841 2300 	strex	r3, r2, [r1]
 8009576:	613b      	str	r3, [r7, #16]
   return(result);
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d1e6      	bne.n	800954c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2220      	movs	r2, #32
 8009582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009592:	bf00      	nop
 8009594:	3754      	adds	r7, #84	@ 0x54
 8009596:	46bd      	mov	sp, r7
 8009598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959c:	4770      	bx	lr

0800959e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800959e:	b480      	push	{r7}
 80095a0:	b085      	sub	sp, #20
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d101      	bne.n	80095b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80095b0:	2302      	movs	r3, #2
 80095b2:	e027      	b.n	8009604 <HAL_UARTEx_DisableFifoMode+0x66>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2224      	movs	r2, #36	@ 0x24
 80095c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f022 0201 	bic.w	r2, r2, #1
 80095da:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80095e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2220      	movs	r2, #32
 80095f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3714      	adds	r7, #20
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009620:	2b01      	cmp	r3, #1
 8009622:	d101      	bne.n	8009628 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009624:	2302      	movs	r3, #2
 8009626:	e02d      	b.n	8009684 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2224      	movs	r2, #36	@ 0x24
 8009634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f022 0201 	bic.w	r2, r2, #1
 800964e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	683a      	ldr	r2, [r7, #0]
 8009660:	430a      	orrs	r2, r1
 8009662:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 f84f 	bl	8009708 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2220      	movs	r2, #32
 8009676:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800969c:	2b01      	cmp	r3, #1
 800969e:	d101      	bne.n	80096a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80096a0:	2302      	movs	r3, #2
 80096a2:	e02d      	b.n	8009700 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2224      	movs	r2, #36	@ 0x24
 80096b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 0201 	bic.w	r2, r2, #1
 80096ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	430a      	orrs	r2, r1
 80096de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f811 	bl	8009708 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2220      	movs	r2, #32
 80096f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009708:	b480      	push	{r7}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009714:	2b00      	cmp	r3, #0
 8009716:	d108      	bne.n	800972a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2201      	movs	r2, #1
 8009724:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009728:	e031      	b.n	800978e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800972a:	2308      	movs	r3, #8
 800972c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800972e:	2308      	movs	r3, #8
 8009730:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	0e5b      	lsrs	r3, r3, #25
 800973a:	b2db      	uxtb	r3, r3
 800973c:	f003 0307 	and.w	r3, r3, #7
 8009740:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	0f5b      	lsrs	r3, r3, #29
 800974a:	b2db      	uxtb	r3, r3
 800974c:	f003 0307 	and.w	r3, r3, #7
 8009750:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009752:	7bbb      	ldrb	r3, [r7, #14]
 8009754:	7b3a      	ldrb	r2, [r7, #12]
 8009756:	4911      	ldr	r1, [pc, #68]	@ (800979c <UARTEx_SetNbDataToProcess+0x94>)
 8009758:	5c8a      	ldrb	r2, [r1, r2]
 800975a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800975e:	7b3a      	ldrb	r2, [r7, #12]
 8009760:	490f      	ldr	r1, [pc, #60]	@ (80097a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009762:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009764:	fb93 f3f2 	sdiv	r3, r3, r2
 8009768:	b29a      	uxth	r2, r3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009770:	7bfb      	ldrb	r3, [r7, #15]
 8009772:	7b7a      	ldrb	r2, [r7, #13]
 8009774:	4909      	ldr	r1, [pc, #36]	@ (800979c <UARTEx_SetNbDataToProcess+0x94>)
 8009776:	5c8a      	ldrb	r2, [r1, r2]
 8009778:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800977c:	7b7a      	ldrb	r2, [r7, #13]
 800977e:	4908      	ldr	r1, [pc, #32]	@ (80097a0 <UARTEx_SetNbDataToProcess+0x98>)
 8009780:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009782:	fb93 f3f2 	sdiv	r3, r3, r2
 8009786:	b29a      	uxth	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800978e:	bf00      	nop
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	0800ff00 	.word	0x0800ff00
 80097a0:	0800ff08 	.word	0x0800ff08

080097a4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80097a4:	b480      	push	{r7}
 80097a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80097a8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	4603      	mov	r3, r0
 80097bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80097be:	79fb      	ldrb	r3, [r7, #7]
 80097c0:	4a08      	ldr	r2, [pc, #32]	@ (80097e4 <disk_status+0x30>)
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	79fa      	ldrb	r2, [r7, #7]
 80097cc:	4905      	ldr	r1, [pc, #20]	@ (80097e4 <disk_status+0x30>)
 80097ce:	440a      	add	r2, r1
 80097d0:	7a12      	ldrb	r2, [r2, #8]
 80097d2:	4610      	mov	r0, r2
 80097d4:	4798      	blx	r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80097da:	7bfb      	ldrb	r3, [r7, #15]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}
 80097e4:	20044788 	.word	0x20044788

080097e8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	4603      	mov	r3, r0
 80097f0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80097f6:	79fb      	ldrb	r3, [r7, #7]
 80097f8:	4a0d      	ldr	r2, [pc, #52]	@ (8009830 <disk_initialize+0x48>)
 80097fa:	5cd3      	ldrb	r3, [r2, r3]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d111      	bne.n	8009824 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009800:	79fb      	ldrb	r3, [r7, #7]
 8009802:	4a0b      	ldr	r2, [pc, #44]	@ (8009830 <disk_initialize+0x48>)
 8009804:	2101      	movs	r1, #1
 8009806:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009808:	79fb      	ldrb	r3, [r7, #7]
 800980a:	4a09      	ldr	r2, [pc, #36]	@ (8009830 <disk_initialize+0x48>)
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	79fa      	ldrb	r2, [r7, #7]
 8009816:	4906      	ldr	r1, [pc, #24]	@ (8009830 <disk_initialize+0x48>)
 8009818:	440a      	add	r2, r1
 800981a:	7a12      	ldrb	r2, [r2, #8]
 800981c:	4610      	mov	r0, r2
 800981e:	4798      	blx	r3
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009824:	7bfb      	ldrb	r3, [r7, #15]
}
 8009826:	4618      	mov	r0, r3
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	20044788 	.word	0x20044788

08009834 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009834:	b590      	push	{r4, r7, lr}
 8009836:	b087      	sub	sp, #28
 8009838:	af00      	add	r7, sp, #0
 800983a:	60b9      	str	r1, [r7, #8]
 800983c:	607a      	str	r2, [r7, #4]
 800983e:	603b      	str	r3, [r7, #0]
 8009840:	4603      	mov	r3, r0
 8009842:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009844:	7bfb      	ldrb	r3, [r7, #15]
 8009846:	4a0a      	ldr	r2, [pc, #40]	@ (8009870 <disk_read+0x3c>)
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	4413      	add	r3, r2
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	689c      	ldr	r4, [r3, #8]
 8009850:	7bfb      	ldrb	r3, [r7, #15]
 8009852:	4a07      	ldr	r2, [pc, #28]	@ (8009870 <disk_read+0x3c>)
 8009854:	4413      	add	r3, r2
 8009856:	7a18      	ldrb	r0, [r3, #8]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	68b9      	ldr	r1, [r7, #8]
 800985e:	47a0      	blx	r4
 8009860:	4603      	mov	r3, r0
 8009862:	75fb      	strb	r3, [r7, #23]
  return res;
 8009864:	7dfb      	ldrb	r3, [r7, #23]
}
 8009866:	4618      	mov	r0, r3
 8009868:	371c      	adds	r7, #28
 800986a:	46bd      	mov	sp, r7
 800986c:	bd90      	pop	{r4, r7, pc}
 800986e:	bf00      	nop
 8009870:	20044788 	.word	0x20044788

08009874 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009874:	b590      	push	{r4, r7, lr}
 8009876:	b087      	sub	sp, #28
 8009878:	af00      	add	r7, sp, #0
 800987a:	60b9      	str	r1, [r7, #8]
 800987c:	607a      	str	r2, [r7, #4]
 800987e:	603b      	str	r3, [r7, #0]
 8009880:	4603      	mov	r3, r0
 8009882:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009884:	7bfb      	ldrb	r3, [r7, #15]
 8009886:	4a0a      	ldr	r2, [pc, #40]	@ (80098b0 <disk_write+0x3c>)
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	4413      	add	r3, r2
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	68dc      	ldr	r4, [r3, #12]
 8009890:	7bfb      	ldrb	r3, [r7, #15]
 8009892:	4a07      	ldr	r2, [pc, #28]	@ (80098b0 <disk_write+0x3c>)
 8009894:	4413      	add	r3, r2
 8009896:	7a18      	ldrb	r0, [r3, #8]
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	68b9      	ldr	r1, [r7, #8]
 800989e:	47a0      	blx	r4
 80098a0:	4603      	mov	r3, r0
 80098a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	371c      	adds	r7, #28
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd90      	pop	{r4, r7, pc}
 80098ae:	bf00      	nop
 80098b0:	20044788 	.word	0x20044788

080098b4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	4603      	mov	r3, r0
 80098bc:	603a      	str	r2, [r7, #0]
 80098be:	71fb      	strb	r3, [r7, #7]
 80098c0:	460b      	mov	r3, r1
 80098c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80098c4:	79fb      	ldrb	r3, [r7, #7]
 80098c6:	4a09      	ldr	r2, [pc, #36]	@ (80098ec <disk_ioctl+0x38>)
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	691b      	ldr	r3, [r3, #16]
 80098d0:	79fa      	ldrb	r2, [r7, #7]
 80098d2:	4906      	ldr	r1, [pc, #24]	@ (80098ec <disk_ioctl+0x38>)
 80098d4:	440a      	add	r2, r1
 80098d6:	7a10      	ldrb	r0, [r2, #8]
 80098d8:	79b9      	ldrb	r1, [r7, #6]
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	4798      	blx	r3
 80098de:	4603      	mov	r3, r0
 80098e0:	73fb      	strb	r3, [r7, #15]
  return res;
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	20044788 	.word	0x20044788

080098f0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	3301      	adds	r3, #1
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009900:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009904:	021b      	lsls	r3, r3, #8
 8009906:	b21a      	sxth	r2, r3
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	b21b      	sxth	r3, r3
 800990e:	4313      	orrs	r3, r2
 8009910:	b21b      	sxth	r3, r3
 8009912:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009914:	89fb      	ldrh	r3, [r7, #14]
}
 8009916:	4618      	mov	r0, r3
 8009918:	3714      	adds	r7, #20
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr

08009922 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009922:	b480      	push	{r7}
 8009924:	b085      	sub	sp, #20
 8009926:	af00      	add	r7, sp, #0
 8009928:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3303      	adds	r3, #3
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	021b      	lsls	r3, r3, #8
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	3202      	adds	r2, #2
 800993a:	7812      	ldrb	r2, [r2, #0]
 800993c:	4313      	orrs	r3, r2
 800993e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	021b      	lsls	r3, r3, #8
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	3201      	adds	r2, #1
 8009948:	7812      	ldrb	r2, [r2, #0]
 800994a:	4313      	orrs	r3, r2
 800994c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	021b      	lsls	r3, r3, #8
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	7812      	ldrb	r2, [r2, #0]
 8009956:	4313      	orrs	r3, r2
 8009958:	60fb      	str	r3, [r7, #12]
	return rv;
 800995a:	68fb      	ldr	r3, [r7, #12]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	460b      	mov	r3, r1
 8009972:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	1c5a      	adds	r2, r3, #1
 8009978:	607a      	str	r2, [r7, #4]
 800997a:	887a      	ldrh	r2, [r7, #2]
 800997c:	b2d2      	uxtb	r2, r2
 800997e:	701a      	strb	r2, [r3, #0]
 8009980:	887b      	ldrh	r3, [r7, #2]
 8009982:	0a1b      	lsrs	r3, r3, #8
 8009984:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	607a      	str	r2, [r7, #4]
 800998c:	887a      	ldrh	r2, [r7, #2]
 800998e:	b2d2      	uxtb	r2, r2
 8009990:	701a      	strb	r2, [r3, #0]
}
 8009992:	bf00      	nop
 8009994:	370c      	adds	r7, #12
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr

0800999e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800999e:	b480      	push	{r7}
 80099a0:	b083      	sub	sp, #12
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	1c5a      	adds	r2, r3, #1
 80099ac:	607a      	str	r2, [r7, #4]
 80099ae:	683a      	ldr	r2, [r7, #0]
 80099b0:	b2d2      	uxtb	r2, r2
 80099b2:	701a      	strb	r2, [r3, #0]
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	0a1b      	lsrs	r3, r3, #8
 80099b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	1c5a      	adds	r2, r3, #1
 80099be:	607a      	str	r2, [r7, #4]
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	b2d2      	uxtb	r2, r2
 80099c4:	701a      	strb	r2, [r3, #0]
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	0a1b      	lsrs	r3, r3, #8
 80099ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	607a      	str	r2, [r7, #4]
 80099d2:	683a      	ldr	r2, [r7, #0]
 80099d4:	b2d2      	uxtb	r2, r2
 80099d6:	701a      	strb	r2, [r3, #0]
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	0a1b      	lsrs	r3, r3, #8
 80099dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	1c5a      	adds	r2, r3, #1
 80099e2:	607a      	str	r2, [r7, #4]
 80099e4:	683a      	ldr	r2, [r7, #0]
 80099e6:	b2d2      	uxtb	r2, r2
 80099e8:	701a      	strb	r2, [r3, #0]
}
 80099ea:	bf00      	nop
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr

080099f6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80099f6:	b480      	push	{r7}
 80099f8:	b087      	sub	sp, #28
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	60f8      	str	r0, [r7, #12]
 80099fe:	60b9      	str	r1, [r7, #8]
 8009a00:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d00d      	beq.n	8009a2c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009a10:	693a      	ldr	r2, [r7, #16]
 8009a12:	1c53      	adds	r3, r2, #1
 8009a14:	613b      	str	r3, [r7, #16]
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	1c59      	adds	r1, r3, #1
 8009a1a:	6179      	str	r1, [r7, #20]
 8009a1c:	7812      	ldrb	r2, [r2, #0]
 8009a1e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	3b01      	subs	r3, #1
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1f1      	bne.n	8009a10 <mem_cpy+0x1a>
	}
}
 8009a2c:	bf00      	nop
 8009a2e:	371c      	adds	r7, #28
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009a38:	b480      	push	{r7}
 8009a3a:	b087      	sub	sp, #28
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	1c5a      	adds	r2, r3, #1
 8009a4c:	617a      	str	r2, [r7, #20]
 8009a4e:	68ba      	ldr	r2, [r7, #8]
 8009a50:	b2d2      	uxtb	r2, r2
 8009a52:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	3b01      	subs	r3, #1
 8009a58:	607b      	str	r3, [r7, #4]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d1f3      	bne.n	8009a48 <mem_set+0x10>
}
 8009a60:	bf00      	nop
 8009a62:	bf00      	nop
 8009a64:	371c      	adds	r7, #28
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr

08009a6e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009a6e:	b480      	push	{r7}
 8009a70:	b089      	sub	sp, #36	@ 0x24
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	60f8      	str	r0, [r7, #12]
 8009a76:	60b9      	str	r1, [r7, #8]
 8009a78:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	61fb      	str	r3, [r7, #28]
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	1c5a      	adds	r2, r3, #1
 8009a8a:	61fa      	str	r2, [r7, #28]
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	4619      	mov	r1, r3
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	1c5a      	adds	r2, r3, #1
 8009a94:	61ba      	str	r2, [r7, #24]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	1acb      	subs	r3, r1, r3
 8009a9a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	607b      	str	r3, [r7, #4]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d002      	beq.n	8009aae <mem_cmp+0x40>
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0eb      	beq.n	8009a86 <mem_cmp+0x18>

	return r;
 8009aae:	697b      	ldr	r3, [r7, #20]
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3724      	adds	r7, #36	@ 0x24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009abc:	b480      	push	{r7}
 8009abe:	b083      	sub	sp, #12
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009ac6:	e002      	b.n	8009ace <chk_chr+0x12>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	3301      	adds	r3, #1
 8009acc:	607b      	str	r3, [r7, #4]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d005      	beq.n	8009ae2 <chk_chr+0x26>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	461a      	mov	r2, r3
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d1f2      	bne.n	8009ac8 <chk_chr+0xc>
	return *str;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	781b      	ldrb	r3, [r3, #0]
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr
	...

08009af4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009afe:	2300      	movs	r3, #0
 8009b00:	60bb      	str	r3, [r7, #8]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	60fb      	str	r3, [r7, #12]
 8009b06:	e029      	b.n	8009b5c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009b08:	4a27      	ldr	r2, [pc, #156]	@ (8009ba8 <chk_lock+0xb4>)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	4413      	add	r3, r2
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d01d      	beq.n	8009b52 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b16:	4a24      	ldr	r2, [pc, #144]	@ (8009ba8 <chk_lock+0xb4>)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	011b      	lsls	r3, r3, #4
 8009b1c:	4413      	add	r3, r2
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d116      	bne.n	8009b56 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009b28:	4a1f      	ldr	r2, [pc, #124]	@ (8009ba8 <chk_lock+0xb4>)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	011b      	lsls	r3, r3, #4
 8009b2e:	4413      	add	r3, r2
 8009b30:	3304      	adds	r3, #4
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d10c      	bne.n	8009b56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8009ba8 <chk_lock+0xb4>)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	011b      	lsls	r3, r3, #4
 8009b42:	4413      	add	r3, r2
 8009b44:	3308      	adds	r3, #8
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d102      	bne.n	8009b56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b50:	e007      	b.n	8009b62 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009b52:	2301      	movs	r3, #1
 8009b54:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	60fb      	str	r3, [r7, #12]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d9d2      	bls.n	8009b08 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d109      	bne.n	8009b7c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d102      	bne.n	8009b74 <chk_lock+0x80>
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	2b02      	cmp	r3, #2
 8009b72:	d101      	bne.n	8009b78 <chk_lock+0x84>
 8009b74:	2300      	movs	r3, #0
 8009b76:	e010      	b.n	8009b9a <chk_lock+0xa6>
 8009b78:	2312      	movs	r3, #18
 8009b7a:	e00e      	b.n	8009b9a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d108      	bne.n	8009b94 <chk_lock+0xa0>
 8009b82:	4a09      	ldr	r2, [pc, #36]	@ (8009ba8 <chk_lock+0xb4>)
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	011b      	lsls	r3, r3, #4
 8009b88:	4413      	add	r3, r2
 8009b8a:	330c      	adds	r3, #12
 8009b8c:	881b      	ldrh	r3, [r3, #0]
 8009b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b92:	d101      	bne.n	8009b98 <chk_lock+0xa4>
 8009b94:	2310      	movs	r3, #16
 8009b96:	e000      	b.n	8009b9a <chk_lock+0xa6>
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3714      	adds	r7, #20
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	20044768 	.word	0x20044768

08009bac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	607b      	str	r3, [r7, #4]
 8009bb6:	e002      	b.n	8009bbe <enq_lock+0x12>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	3301      	adds	r3, #1
 8009bbc:	607b      	str	r3, [r7, #4]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d806      	bhi.n	8009bd2 <enq_lock+0x26>
 8009bc4:	4a09      	ldr	r2, [pc, #36]	@ (8009bec <enq_lock+0x40>)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	011b      	lsls	r3, r3, #4
 8009bca:	4413      	add	r3, r2
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1f2      	bne.n	8009bb8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	bf14      	ite	ne
 8009bd8:	2301      	movne	r3, #1
 8009bda:	2300      	moveq	r3, #0
 8009bdc:	b2db      	uxtb	r3, r3
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	370c      	adds	r7, #12
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	20044768 	.word	0x20044768

08009bf0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	60fb      	str	r3, [r7, #12]
 8009bfe:	e01f      	b.n	8009c40 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009c00:	4a41      	ldr	r2, [pc, #260]	@ (8009d08 <inc_lock+0x118>)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	011b      	lsls	r3, r3, #4
 8009c06:	4413      	add	r3, r2
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d113      	bne.n	8009c3a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009c12:	4a3d      	ldr	r2, [pc, #244]	@ (8009d08 <inc_lock+0x118>)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	011b      	lsls	r3, r3, #4
 8009c18:	4413      	add	r3, r2
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d109      	bne.n	8009c3a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009c26:	4a38      	ldr	r2, [pc, #224]	@ (8009d08 <inc_lock+0x118>)
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	4413      	add	r3, r2
 8009c2e:	3308      	adds	r3, #8
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d006      	beq.n	8009c48 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	60fb      	str	r3, [r7, #12]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d9dc      	bls.n	8009c00 <inc_lock+0x10>
 8009c46:	e000      	b.n	8009c4a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009c48:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2b02      	cmp	r3, #2
 8009c4e:	d132      	bne.n	8009cb6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	e002      	b.n	8009c5c <inc_lock+0x6c>
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	60fb      	str	r3, [r7, #12]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2b01      	cmp	r3, #1
 8009c60:	d806      	bhi.n	8009c70 <inc_lock+0x80>
 8009c62:	4a29      	ldr	r2, [pc, #164]	@ (8009d08 <inc_lock+0x118>)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	011b      	lsls	r3, r3, #4
 8009c68:	4413      	add	r3, r2
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1f2      	bne.n	8009c56 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2b02      	cmp	r3, #2
 8009c74:	d101      	bne.n	8009c7a <inc_lock+0x8a>
 8009c76:	2300      	movs	r3, #0
 8009c78:	e040      	b.n	8009cfc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	4922      	ldr	r1, [pc, #136]	@ (8009d08 <inc_lock+0x118>)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	011b      	lsls	r3, r3, #4
 8009c84:	440b      	add	r3, r1
 8009c86:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	689a      	ldr	r2, [r3, #8]
 8009c8c:	491e      	ldr	r1, [pc, #120]	@ (8009d08 <inc_lock+0x118>)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	011b      	lsls	r3, r3, #4
 8009c92:	440b      	add	r3, r1
 8009c94:	3304      	adds	r3, #4
 8009c96:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	695a      	ldr	r2, [r3, #20]
 8009c9c:	491a      	ldr	r1, [pc, #104]	@ (8009d08 <inc_lock+0x118>)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	011b      	lsls	r3, r3, #4
 8009ca2:	440b      	add	r3, r1
 8009ca4:	3308      	adds	r3, #8
 8009ca6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009ca8:	4a17      	ldr	r2, [pc, #92]	@ (8009d08 <inc_lock+0x118>)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	011b      	lsls	r3, r3, #4
 8009cae:	4413      	add	r3, r2
 8009cb0:	330c      	adds	r3, #12
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d009      	beq.n	8009cd0 <inc_lock+0xe0>
 8009cbc:	4a12      	ldr	r2, [pc, #72]	@ (8009d08 <inc_lock+0x118>)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	011b      	lsls	r3, r3, #4
 8009cc2:	4413      	add	r3, r2
 8009cc4:	330c      	adds	r3, #12
 8009cc6:	881b      	ldrh	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d001      	beq.n	8009cd0 <inc_lock+0xe0>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	e015      	b.n	8009cfc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d108      	bne.n	8009ce8 <inc_lock+0xf8>
 8009cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8009d08 <inc_lock+0x118>)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	011b      	lsls	r3, r3, #4
 8009cdc:	4413      	add	r3, r2
 8009cde:	330c      	adds	r3, #12
 8009ce0:	881b      	ldrh	r3, [r3, #0]
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	e001      	b.n	8009cec <inc_lock+0xfc>
 8009ce8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009cec:	4906      	ldr	r1, [pc, #24]	@ (8009d08 <inc_lock+0x118>)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	011b      	lsls	r3, r3, #4
 8009cf2:	440b      	add	r3, r1
 8009cf4:	330c      	adds	r3, #12
 8009cf6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	3301      	adds	r3, #1
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3714      	adds	r7, #20
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	20044768 	.word	0x20044768

08009d0c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b085      	sub	sp, #20
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	607b      	str	r3, [r7, #4]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d825      	bhi.n	8009d6c <dec_lock+0x60>
		n = Files[i].ctr;
 8009d20:	4a17      	ldr	r2, [pc, #92]	@ (8009d80 <dec_lock+0x74>)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	011b      	lsls	r3, r3, #4
 8009d26:	4413      	add	r3, r2
 8009d28:	330c      	adds	r3, #12
 8009d2a:	881b      	ldrh	r3, [r3, #0]
 8009d2c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009d2e:	89fb      	ldrh	r3, [r7, #14]
 8009d30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d34:	d101      	bne.n	8009d3a <dec_lock+0x2e>
 8009d36:	2300      	movs	r3, #0
 8009d38:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009d3a:	89fb      	ldrh	r3, [r7, #14]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d002      	beq.n	8009d46 <dec_lock+0x3a>
 8009d40:	89fb      	ldrh	r3, [r7, #14]
 8009d42:	3b01      	subs	r3, #1
 8009d44:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009d46:	4a0e      	ldr	r2, [pc, #56]	@ (8009d80 <dec_lock+0x74>)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	330c      	adds	r3, #12
 8009d50:	89fa      	ldrh	r2, [r7, #14]
 8009d52:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009d54:	89fb      	ldrh	r3, [r7, #14]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d105      	bne.n	8009d66 <dec_lock+0x5a>
 8009d5a:	4a09      	ldr	r2, [pc, #36]	@ (8009d80 <dec_lock+0x74>)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	011b      	lsls	r3, r3, #4
 8009d60:	4413      	add	r3, r2
 8009d62:	2200      	movs	r2, #0
 8009d64:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	737b      	strb	r3, [r7, #13]
 8009d6a:	e001      	b.n	8009d70 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009d70:	7b7b      	ldrb	r3, [r7, #13]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3714      	adds	r7, #20
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop
 8009d80:	20044768 	.word	0x20044768

08009d84 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b085      	sub	sp, #20
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60fb      	str	r3, [r7, #12]
 8009d90:	e010      	b.n	8009db4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009d92:	4a0d      	ldr	r2, [pc, #52]	@ (8009dc8 <clear_lock+0x44>)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	011b      	lsls	r3, r3, #4
 8009d98:	4413      	add	r3, r2
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d105      	bne.n	8009dae <clear_lock+0x2a>
 8009da2:	4a09      	ldr	r2, [pc, #36]	@ (8009dc8 <clear_lock+0x44>)
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	011b      	lsls	r3, r3, #4
 8009da8:	4413      	add	r3, r2
 8009daa:	2200      	movs	r2, #0
 8009dac:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	3301      	adds	r3, #1
 8009db2:	60fb      	str	r3, [r7, #12]
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d9eb      	bls.n	8009d92 <clear_lock+0xe>
	}
}
 8009dba:	bf00      	nop
 8009dbc:	bf00      	nop
 8009dbe:	3714      	adds	r7, #20
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr
 8009dc8:	20044768 	.word	0x20044768

08009dcc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b086      	sub	sp, #24
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	78db      	ldrb	r3, [r3, #3]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d034      	beq.n	8009e4a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009de4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	7858      	ldrb	r0, [r3, #1]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009df0:	2301      	movs	r3, #1
 8009df2:	697a      	ldr	r2, [r7, #20]
 8009df4:	f7ff fd3e 	bl	8009874 <disk_write>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d002      	beq.n	8009e04 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	73fb      	strb	r3, [r7, #15]
 8009e02:	e022      	b.n	8009e4a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2200      	movs	r2, #0
 8009e08:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e0e:	697a      	ldr	r2, [r7, #20]
 8009e10:	1ad2      	subs	r2, r2, r3
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6a1b      	ldr	r3, [r3, #32]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d217      	bcs.n	8009e4a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	789b      	ldrb	r3, [r3, #2]
 8009e1e:	613b      	str	r3, [r7, #16]
 8009e20:	e010      	b.n	8009e44 <sync_window+0x78>
					wsect += fs->fsize;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a1b      	ldr	r3, [r3, #32]
 8009e26:	697a      	ldr	r2, [r7, #20]
 8009e28:	4413      	add	r3, r2
 8009e2a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	7858      	ldrb	r0, [r3, #1]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009e36:	2301      	movs	r3, #1
 8009e38:	697a      	ldr	r2, [r7, #20]
 8009e3a:	f7ff fd1b 	bl	8009874 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	3b01      	subs	r3, #1
 8009e42:	613b      	str	r3, [r7, #16]
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d8eb      	bhi.n	8009e22 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e66:	683a      	ldr	r2, [r7, #0]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d01b      	beq.n	8009ea4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f7ff ffad 	bl	8009dcc <sync_window>
 8009e72:	4603      	mov	r3, r0
 8009e74:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d113      	bne.n	8009ea4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	7858      	ldrb	r0, [r3, #1]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009e86:	2301      	movs	r3, #1
 8009e88:	683a      	ldr	r2, [r7, #0]
 8009e8a:	f7ff fcd3 	bl	8009834 <disk_read>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d004      	beq.n	8009e9e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009e94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e98:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	683a      	ldr	r2, [r7, #0]
 8009ea2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8009ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3710      	adds	r7, #16
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
	...

08009eb0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f7ff ff87 	bl	8009dcc <sync_window>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009ec2:	7bfb      	ldrb	r3, [r7, #15]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d159      	bne.n	8009f7c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	2b03      	cmp	r3, #3
 8009ece:	d149      	bne.n	8009f64 <sync_fs+0xb4>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	791b      	ldrb	r3, [r3, #4]
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d145      	bne.n	8009f64 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	899b      	ldrh	r3, [r3, #12]
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	2100      	movs	r1, #0
 8009ee6:	f7ff fda7 	bl	8009a38 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	3338      	adds	r3, #56	@ 0x38
 8009eee:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009ef2:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7ff fd36 	bl	8009968 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	3338      	adds	r3, #56	@ 0x38
 8009f00:	4921      	ldr	r1, [pc, #132]	@ (8009f88 <sync_fs+0xd8>)
 8009f02:	4618      	mov	r0, r3
 8009f04:	f7ff fd4b 	bl	800999e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	3338      	adds	r3, #56	@ 0x38
 8009f0c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009f10:	491e      	ldr	r1, [pc, #120]	@ (8009f8c <sync_fs+0xdc>)
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7ff fd43 	bl	800999e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3338      	adds	r3, #56	@ 0x38
 8009f1c:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	699b      	ldr	r3, [r3, #24]
 8009f24:	4619      	mov	r1, r3
 8009f26:	4610      	mov	r0, r2
 8009f28:	f7ff fd39 	bl	800999e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	3338      	adds	r3, #56	@ 0x38
 8009f30:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4610      	mov	r0, r2
 8009f3c:	f7ff fd2f 	bl	800999e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f44:	1c5a      	adds	r2, r3, #1
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	7858      	ldrb	r0, [r3, #1]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f58:	2301      	movs	r3, #1
 8009f5a:	f7ff fc8b 	bl	8009874 <disk_write>
			fs->fsi_flag = 0;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	785b      	ldrb	r3, [r3, #1]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	2100      	movs	r1, #0
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f7ff fca1 	bl	80098b4 <disk_ioctl>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d001      	beq.n	8009f7c <sync_fs+0xcc>
 8009f78:	2301      	movs	r3, #1
 8009f7a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3710      	adds	r7, #16
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	41615252 	.word	0x41615252
 8009f8c:	61417272 	.word	0x61417272

08009f90 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	3b02      	subs	r3, #2
 8009f9e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	69db      	ldr	r3, [r3, #28]
 8009fa4:	3b02      	subs	r3, #2
 8009fa6:	683a      	ldr	r2, [r7, #0]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d301      	bcc.n	8009fb0 <clust2sect+0x20>
 8009fac:	2300      	movs	r3, #0
 8009fae:	e008      	b.n	8009fc2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	895b      	ldrh	r3, [r3, #10]
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	fb03 f202 	mul.w	r2, r3, r2
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc0:	4413      	add	r3, r2
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr

08009fce <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b086      	sub	sp, #24
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d904      	bls.n	8009fee <get_fat+0x20>
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	69db      	ldr	r3, [r3, #28]
 8009fe8:	683a      	ldr	r2, [r7, #0]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d302      	bcc.n	8009ff4 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009fee:	2301      	movs	r3, #1
 8009ff0:	617b      	str	r3, [r7, #20]
 8009ff2:	e0ba      	b.n	800a16a <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009ff4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009ff8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	781b      	ldrb	r3, [r3, #0]
 8009ffe:	2b03      	cmp	r3, #3
 800a000:	f000 8082 	beq.w	800a108 <get_fat+0x13a>
 800a004:	2b03      	cmp	r3, #3
 800a006:	f300 80a6 	bgt.w	800a156 <get_fat+0x188>
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d002      	beq.n	800a014 <get_fat+0x46>
 800a00e:	2b02      	cmp	r3, #2
 800a010:	d055      	beq.n	800a0be <get_fat+0xf0>
 800a012:	e0a0      	b.n	800a156 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	60fb      	str	r3, [r7, #12]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	085b      	lsrs	r3, r3, #1
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	4413      	add	r3, r2
 800a020:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	899b      	ldrh	r3, [r3, #12]
 800a02a:	4619      	mov	r1, r3
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a032:	4413      	add	r3, r2
 800a034:	4619      	mov	r1, r3
 800a036:	6938      	ldr	r0, [r7, #16]
 800a038:	f7ff ff0c 	bl	8009e54 <move_window>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f040 808c 	bne.w	800a15c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	1c5a      	adds	r2, r3, #1
 800a048:	60fa      	str	r2, [r7, #12]
 800a04a:	693a      	ldr	r2, [r7, #16]
 800a04c:	8992      	ldrh	r2, [r2, #12]
 800a04e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a052:	fb01 f202 	mul.w	r2, r1, r2
 800a056:	1a9b      	subs	r3, r3, r2
 800a058:	693a      	ldr	r2, [r7, #16]
 800a05a:	4413      	add	r3, r2
 800a05c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a060:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	899b      	ldrh	r3, [r3, #12]
 800a06a:	4619      	mov	r1, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a072:	4413      	add	r3, r2
 800a074:	4619      	mov	r1, r3
 800a076:	6938      	ldr	r0, [r7, #16]
 800a078:	f7ff feec 	bl	8009e54 <move_window>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d16e      	bne.n	800a160 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	899b      	ldrh	r3, [r3, #12]
 800a086:	461a      	mov	r2, r3
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a08e:	fb01 f202 	mul.w	r2, r1, r2
 800a092:	1a9b      	subs	r3, r3, r2
 800a094:	693a      	ldr	r2, [r7, #16]
 800a096:	4413      	add	r3, r2
 800a098:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a09c:	021b      	lsls	r3, r3, #8
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	f003 0301 	and.w	r3, r3, #1
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d002      	beq.n	800a0b4 <get_fat+0xe6>
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	091b      	lsrs	r3, r3, #4
 800a0b2:	e002      	b.n	800a0ba <get_fat+0xec>
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a0ba:	617b      	str	r3, [r7, #20]
			break;
 800a0bc:	e055      	b.n	800a16a <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	899b      	ldrh	r3, [r3, #12]
 800a0c6:	085b      	lsrs	r3, r3, #1
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800a0d2:	4413      	add	r3, r2
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	6938      	ldr	r0, [r7, #16]
 800a0d8:	f7ff febc 	bl	8009e54 <move_window>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d140      	bne.n	800a164 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	005b      	lsls	r3, r3, #1
 800a0ec:	693a      	ldr	r2, [r7, #16]
 800a0ee:	8992      	ldrh	r2, [r2, #12]
 800a0f0:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0f4:	fb00 f202 	mul.w	r2, r0, r2
 800a0f8:	1a9b      	subs	r3, r3, r2
 800a0fa:	440b      	add	r3, r1
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f7ff fbf7 	bl	80098f0 <ld_word>
 800a102:	4603      	mov	r3, r0
 800a104:	617b      	str	r3, [r7, #20]
			break;
 800a106:	e030      	b.n	800a16a <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	899b      	ldrh	r3, [r3, #12]
 800a110:	089b      	lsrs	r3, r3, #2
 800a112:	b29b      	uxth	r3, r3
 800a114:	4619      	mov	r1, r3
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	fbb3 f3f1 	udiv	r3, r3, r1
 800a11c:	4413      	add	r3, r2
 800a11e:	4619      	mov	r1, r3
 800a120:	6938      	ldr	r0, [r7, #16]
 800a122:	f7ff fe97 	bl	8009e54 <move_window>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d11d      	bne.n	800a168 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	693a      	ldr	r2, [r7, #16]
 800a138:	8992      	ldrh	r2, [r2, #12]
 800a13a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a13e:	fb00 f202 	mul.w	r2, r0, r2
 800a142:	1a9b      	subs	r3, r3, r2
 800a144:	440b      	add	r3, r1
 800a146:	4618      	mov	r0, r3
 800a148:	f7ff fbeb 	bl	8009922 <ld_dword>
 800a14c:	4603      	mov	r3, r0
 800a14e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a152:	617b      	str	r3, [r7, #20]
			break;
 800a154:	e009      	b.n	800a16a <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a156:	2301      	movs	r3, #1
 800a158:	617b      	str	r3, [r7, #20]
 800a15a:	e006      	b.n	800a16a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a15c:	bf00      	nop
 800a15e:	e004      	b.n	800a16a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a160:	bf00      	nop
 800a162:	e002      	b.n	800a16a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a164:	bf00      	nop
 800a166:	e000      	b.n	800a16a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a168:	bf00      	nop
		}
	}

	return val;
 800a16a:	697b      	ldr	r3, [r7, #20]
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3718      	adds	r7, #24
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a174:	b590      	push	{r4, r7, lr}
 800a176:	b089      	sub	sp, #36	@ 0x24
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a180:	2302      	movs	r3, #2
 800a182:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	2b01      	cmp	r3, #1
 800a188:	f240 8109 	bls.w	800a39e <put_fat+0x22a>
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	69db      	ldr	r3, [r3, #28]
 800a190:	68ba      	ldr	r2, [r7, #8]
 800a192:	429a      	cmp	r2, r3
 800a194:	f080 8103 	bcs.w	800a39e <put_fat+0x22a>
		switch (fs->fs_type) {
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	2b03      	cmp	r3, #3
 800a19e:	f000 80b6 	beq.w	800a30e <put_fat+0x19a>
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	f300 80fb 	bgt.w	800a39e <put_fat+0x22a>
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d003      	beq.n	800a1b4 <put_fat+0x40>
 800a1ac:	2b02      	cmp	r3, #2
 800a1ae:	f000 8083 	beq.w	800a2b8 <put_fat+0x144>
 800a1b2:	e0f4      	b.n	800a39e <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	61bb      	str	r3, [r7, #24]
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	085b      	lsrs	r3, r3, #1
 800a1bc:	69ba      	ldr	r2, [r7, #24]
 800a1be:	4413      	add	r3, r2
 800a1c0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	899b      	ldrh	r3, [r3, #12]
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800a1d2:	4413      	add	r3, r2
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7ff fe3c 	bl	8009e54 <move_window>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a1e0:	7ffb      	ldrb	r3, [r7, #31]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	f040 80d4 	bne.w	800a390 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a1ee:	69bb      	ldr	r3, [r7, #24]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	61ba      	str	r2, [r7, #24]
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	8992      	ldrh	r2, [r2, #12]
 800a1f8:	fbb3 f0f2 	udiv	r0, r3, r2
 800a1fc:	fb00 f202 	mul.w	r2, r0, r2
 800a200:	1a9b      	subs	r3, r3, r2
 800a202:	440b      	add	r3, r1
 800a204:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	f003 0301 	and.w	r3, r3, #1
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00d      	beq.n	800a22c <put_fat+0xb8>
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	b25b      	sxtb	r3, r3
 800a216:	f003 030f 	and.w	r3, r3, #15
 800a21a:	b25a      	sxtb	r2, r3
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	b25b      	sxtb	r3, r3
 800a220:	011b      	lsls	r3, r3, #4
 800a222:	b25b      	sxtb	r3, r3
 800a224:	4313      	orrs	r3, r2
 800a226:	b25b      	sxtb	r3, r3
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	e001      	b.n	800a230 <put_fat+0xbc>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	697a      	ldr	r2, [r7, #20]
 800a232:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2201      	movs	r2, #1
 800a238:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	899b      	ldrh	r3, [r3, #12]
 800a242:	4619      	mov	r1, r3
 800a244:	69bb      	ldr	r3, [r7, #24]
 800a246:	fbb3 f3f1 	udiv	r3, r3, r1
 800a24a:	4413      	add	r3, r2
 800a24c:	4619      	mov	r1, r3
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f7ff fe00 	bl	8009e54 <move_window>
 800a254:	4603      	mov	r3, r0
 800a256:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a258:	7ffb      	ldrb	r3, [r7, #31]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f040 809a 	bne.w	800a394 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	899b      	ldrh	r3, [r3, #12]
 800a26a:	461a      	mov	r2, r3
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a272:	fb00 f202 	mul.w	r2, r0, r2
 800a276:	1a9b      	subs	r3, r3, r2
 800a278:	440b      	add	r3, r1
 800a27a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	2b00      	cmp	r3, #0
 800a284:	d003      	beq.n	800a28e <put_fat+0x11a>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	091b      	lsrs	r3, r3, #4
 800a28a:	b2db      	uxtb	r3, r3
 800a28c:	e00e      	b.n	800a2ac <put_fat+0x138>
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	b25b      	sxtb	r3, r3
 800a294:	f023 030f 	bic.w	r3, r3, #15
 800a298:	b25a      	sxtb	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	0a1b      	lsrs	r3, r3, #8
 800a29e:	b25b      	sxtb	r3, r3
 800a2a0:	f003 030f 	and.w	r3, r3, #15
 800a2a4:	b25b      	sxtb	r3, r3
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	b25b      	sxtb	r3, r3
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	697a      	ldr	r2, [r7, #20]
 800a2ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	70da      	strb	r2, [r3, #3]
			break;
 800a2b6:	e072      	b.n	800a39e <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	899b      	ldrh	r3, [r3, #12]
 800a2c0:	085b      	lsrs	r3, r3, #1
 800a2c2:	b29b      	uxth	r3, r3
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	fbb3 f3f1 	udiv	r3, r3, r1
 800a2cc:	4413      	add	r3, r2
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	68f8      	ldr	r0, [r7, #12]
 800a2d2:	f7ff fdbf 	bl	8009e54 <move_window>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a2da:	7ffb      	ldrb	r3, [r7, #31]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d15b      	bne.n	800a398 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	005b      	lsls	r3, r3, #1
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	8992      	ldrh	r2, [r2, #12]
 800a2ee:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2f2:	fb00 f202 	mul.w	r2, r0, r2
 800a2f6:	1a9b      	subs	r3, r3, r2
 800a2f8:	440b      	add	r3, r1
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	b292      	uxth	r2, r2
 800a2fe:	4611      	mov	r1, r2
 800a300:	4618      	mov	r0, r3
 800a302:	f7ff fb31 	bl	8009968 <st_word>
			fs->wflag = 1;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2201      	movs	r2, #1
 800a30a:	70da      	strb	r2, [r3, #3]
			break;
 800a30c:	e047      	b.n	800a39e <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	899b      	ldrh	r3, [r3, #12]
 800a316:	089b      	lsrs	r3, r3, #2
 800a318:	b29b      	uxth	r3, r3
 800a31a:	4619      	mov	r1, r3
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a322:	4413      	add	r3, r2
 800a324:	4619      	mov	r1, r3
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f7ff fd94 	bl	8009e54 <move_window>
 800a32c:	4603      	mov	r3, r0
 800a32e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a330:	7ffb      	ldrb	r3, [r7, #31]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d132      	bne.n	800a39c <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	68fa      	ldr	r2, [r7, #12]
 800a348:	8992      	ldrh	r2, [r2, #12]
 800a34a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a34e:	fb00 f202 	mul.w	r2, r0, r2
 800a352:	1a9b      	subs	r3, r3, r2
 800a354:	440b      	add	r3, r1
 800a356:	4618      	mov	r0, r3
 800a358:	f7ff fae3 	bl	8009922 <ld_dword>
 800a35c:	4603      	mov	r3, r0
 800a35e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a362:	4323      	orrs	r3, r4
 800a364:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	68fa      	ldr	r2, [r7, #12]
 800a372:	8992      	ldrh	r2, [r2, #12]
 800a374:	fbb3 f0f2 	udiv	r0, r3, r2
 800a378:	fb00 f202 	mul.w	r2, r0, r2
 800a37c:	1a9b      	subs	r3, r3, r2
 800a37e:	440b      	add	r3, r1
 800a380:	6879      	ldr	r1, [r7, #4]
 800a382:	4618      	mov	r0, r3
 800a384:	f7ff fb0b 	bl	800999e <st_dword>
			fs->wflag = 1;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2201      	movs	r2, #1
 800a38c:	70da      	strb	r2, [r3, #3]
			break;
 800a38e:	e006      	b.n	800a39e <put_fat+0x22a>
			if (res != FR_OK) break;
 800a390:	bf00      	nop
 800a392:	e004      	b.n	800a39e <put_fat+0x22a>
			if (res != FR_OK) break;
 800a394:	bf00      	nop
 800a396:	e002      	b.n	800a39e <put_fat+0x22a>
			if (res != FR_OK) break;
 800a398:	bf00      	nop
 800a39a:	e000      	b.n	800a39e <put_fat+0x22a>
			if (res != FR_OK) break;
 800a39c:	bf00      	nop
		}
	}
	return res;
 800a39e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3724      	adds	r7, #36	@ 0x24
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd90      	pop	{r4, r7, pc}

0800a3a8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b088      	sub	sp, #32
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d904      	bls.n	800a3ce <remove_chain+0x26>
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	69db      	ldr	r3, [r3, #28]
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d301      	bcc.n	800a3d2 <remove_chain+0x2a>
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	e04b      	b.n	800a46a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d00c      	beq.n	800a3f2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a3d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3dc:	6879      	ldr	r1, [r7, #4]
 800a3de:	69b8      	ldr	r0, [r7, #24]
 800a3e0:	f7ff fec8 	bl	800a174 <put_fat>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a3e8:	7ffb      	ldrb	r3, [r7, #31]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <remove_chain+0x4a>
 800a3ee:	7ffb      	ldrb	r3, [r7, #31]
 800a3f0:	e03b      	b.n	800a46a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a3f2:	68b9      	ldr	r1, [r7, #8]
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f7ff fdea 	bl	8009fce <get_fat>
 800a3fa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d031      	beq.n	800a466 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	2b01      	cmp	r3, #1
 800a406:	d101      	bne.n	800a40c <remove_chain+0x64>
 800a408:	2302      	movs	r3, #2
 800a40a:	e02e      	b.n	800a46a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a412:	d101      	bne.n	800a418 <remove_chain+0x70>
 800a414:	2301      	movs	r3, #1
 800a416:	e028      	b.n	800a46a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a418:	2200      	movs	r2, #0
 800a41a:	68b9      	ldr	r1, [r7, #8]
 800a41c:	69b8      	ldr	r0, [r7, #24]
 800a41e:	f7ff fea9 	bl	800a174 <put_fat>
 800a422:	4603      	mov	r3, r0
 800a424:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a426:	7ffb      	ldrb	r3, [r7, #31]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d001      	beq.n	800a430 <remove_chain+0x88>
 800a42c:	7ffb      	ldrb	r3, [r7, #31]
 800a42e:	e01c      	b.n	800a46a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	699a      	ldr	r2, [r3, #24]
 800a434:	69bb      	ldr	r3, [r7, #24]
 800a436:	69db      	ldr	r3, [r3, #28]
 800a438:	3b02      	subs	r3, #2
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d20b      	bcs.n	800a456 <remove_chain+0xae>
			fs->free_clst++;
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	699b      	ldr	r3, [r3, #24]
 800a442:	1c5a      	adds	r2, r3, #1
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	791b      	ldrb	r3, [r3, #4]
 800a44c:	f043 0301 	orr.w	r3, r3, #1
 800a450:	b2da      	uxtb	r2, r3
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a45a:	69bb      	ldr	r3, [r7, #24]
 800a45c:	69db      	ldr	r3, [r3, #28]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	429a      	cmp	r2, r3
 800a462:	d3c6      	bcc.n	800a3f2 <remove_chain+0x4a>
 800a464:	e000      	b.n	800a468 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a466:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3720      	adds	r7, #32
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a472:	b580      	push	{r7, lr}
 800a474:	b088      	sub	sp, #32
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
 800a47a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d10d      	bne.n	800a4a4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	695b      	ldr	r3, [r3, #20]
 800a48c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d004      	beq.n	800a49e <create_chain+0x2c>
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	69db      	ldr	r3, [r3, #28]
 800a498:	69ba      	ldr	r2, [r7, #24]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d31b      	bcc.n	800a4d6 <create_chain+0x64>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	61bb      	str	r3, [r7, #24]
 800a4a2:	e018      	b.n	800a4d6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a4a4:	6839      	ldr	r1, [r7, #0]
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fd91 	bl	8009fce <get_fat>
 800a4ac:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d801      	bhi.n	800a4b8 <create_chain+0x46>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e070      	b.n	800a59a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4be:	d101      	bne.n	800a4c4 <create_chain+0x52>
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	e06a      	b.n	800a59a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	69db      	ldr	r3, [r3, #28]
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d201      	bcs.n	800a4d2 <create_chain+0x60>
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	e063      	b.n	800a59a <create_chain+0x128>
		scl = clst;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a4d6:	69bb      	ldr	r3, [r7, #24]
 800a4d8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a4da:	69fb      	ldr	r3, [r7, #28]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	69db      	ldr	r3, [r3, #28]
 800a4e4:	69fa      	ldr	r2, [r7, #28]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d307      	bcc.n	800a4fa <create_chain+0x88>
				ncl = 2;
 800a4ea:	2302      	movs	r3, #2
 800a4ec:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a4ee:	69fa      	ldr	r2, [r7, #28]
 800a4f0:	69bb      	ldr	r3, [r7, #24]
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d901      	bls.n	800a4fa <create_chain+0x88>
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	e04f      	b.n	800a59a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a4fa:	69f9      	ldr	r1, [r7, #28]
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f7ff fd66 	bl	8009fce <get_fat>
 800a502:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d00e      	beq.n	800a528 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d003      	beq.n	800a518 <create_chain+0xa6>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a516:	d101      	bne.n	800a51c <create_chain+0xaa>
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	e03e      	b.n	800a59a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a51c:	69fa      	ldr	r2, [r7, #28]
 800a51e:	69bb      	ldr	r3, [r7, #24]
 800a520:	429a      	cmp	r2, r3
 800a522:	d1da      	bne.n	800a4da <create_chain+0x68>
 800a524:	2300      	movs	r3, #0
 800a526:	e038      	b.n	800a59a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a528:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a52a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a52e:	69f9      	ldr	r1, [r7, #28]
 800a530:	6938      	ldr	r0, [r7, #16]
 800a532:	f7ff fe1f 	bl	800a174 <put_fat>
 800a536:	4603      	mov	r3, r0
 800a538:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a53a:	7dfb      	ldrb	r3, [r7, #23]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d109      	bne.n	800a554 <create_chain+0xe2>
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d006      	beq.n	800a554 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a546:	69fa      	ldr	r2, [r7, #28]
 800a548:	6839      	ldr	r1, [r7, #0]
 800a54a:	6938      	ldr	r0, [r7, #16]
 800a54c:	f7ff fe12 	bl	800a174 <put_fat>
 800a550:	4603      	mov	r3, r0
 800a552:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a554:	7dfb      	ldrb	r3, [r7, #23]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d116      	bne.n	800a588 <create_chain+0x116>
		fs->last_clst = ncl;
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	69fa      	ldr	r2, [r7, #28]
 800a55e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	699a      	ldr	r2, [r3, #24]
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	69db      	ldr	r3, [r3, #28]
 800a568:	3b02      	subs	r3, #2
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d804      	bhi.n	800a578 <create_chain+0x106>
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	699b      	ldr	r3, [r3, #24]
 800a572:	1e5a      	subs	r2, r3, #1
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	791b      	ldrb	r3, [r3, #4]
 800a57c:	f043 0301 	orr.w	r3, r3, #1
 800a580:	b2da      	uxtb	r2, r3
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	711a      	strb	r2, [r3, #4]
 800a586:	e007      	b.n	800a598 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a588:	7dfb      	ldrb	r3, [r7, #23]
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d102      	bne.n	800a594 <create_chain+0x122>
 800a58e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a592:	e000      	b.n	800a596 <create_chain+0x124>
 800a594:	2301      	movs	r3, #1
 800a596:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a598:	69fb      	ldr	r3, [r7, #28]
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3720      	adds	r7, #32
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}

0800a5a2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a5a2:	b480      	push	{r7}
 800a5a4:	b087      	sub	sp, #28
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	6078      	str	r0, [r7, #4]
 800a5aa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b6:	3304      	adds	r3, #4
 800a5b8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	899b      	ldrh	r3, [r3, #12]
 800a5be:	461a      	mov	r2, r3
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	8952      	ldrh	r2, [r2, #10]
 800a5ca:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5ce:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	1d1a      	adds	r2, r3, #4
 800a5d4:	613a      	str	r2, [r7, #16]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d101      	bne.n	800a5e4 <clmt_clust+0x42>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	e010      	b.n	800a606 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a5e4:	697a      	ldr	r2, [r7, #20]
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d307      	bcc.n	800a5fc <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a5ec:	697a      	ldr	r2, [r7, #20]
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	1ad3      	subs	r3, r2, r3
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	3304      	adds	r3, #4
 800a5f8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a5fa:	e7e9      	b.n	800a5d0 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a5fc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	4413      	add	r3, r2
}
 800a606:	4618      	mov	r0, r3
 800a608:	371c      	adds	r7, #28
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr

0800a612 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b086      	sub	sp, #24
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
 800a61a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a628:	d204      	bcs.n	800a634 <dir_sdi+0x22>
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	f003 031f 	and.w	r3, r3, #31
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a634:	2302      	movs	r3, #2
 800a636:	e071      	b.n	800a71c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	683a      	ldr	r2, [r7, #0]
 800a63c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d106      	bne.n	800a658 <dir_sdi+0x46>
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	781b      	ldrb	r3, [r3, #0]
 800a64e:	2b02      	cmp	r3, #2
 800a650:	d902      	bls.n	800a658 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a656:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d10c      	bne.n	800a678 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	095b      	lsrs	r3, r3, #5
 800a662:	693a      	ldr	r2, [r7, #16]
 800a664:	8912      	ldrh	r2, [r2, #8]
 800a666:	4293      	cmp	r3, r2
 800a668:	d301      	bcc.n	800a66e <dir_sdi+0x5c>
 800a66a:	2302      	movs	r3, #2
 800a66c:	e056      	b.n	800a71c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	61da      	str	r2, [r3, #28]
 800a676:	e02d      	b.n	800a6d4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	895b      	ldrh	r3, [r3, #10]
 800a67c:	461a      	mov	r2, r3
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	899b      	ldrh	r3, [r3, #12]
 800a682:	fb02 f303 	mul.w	r3, r2, r3
 800a686:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a688:	e019      	b.n	800a6be <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6979      	ldr	r1, [r7, #20]
 800a68e:	4618      	mov	r0, r3
 800a690:	f7ff fc9d 	bl	8009fce <get_fat>
 800a694:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a69c:	d101      	bne.n	800a6a2 <dir_sdi+0x90>
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e03c      	b.n	800a71c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d904      	bls.n	800a6b2 <dir_sdi+0xa0>
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	69db      	ldr	r3, [r3, #28]
 800a6ac:	697a      	ldr	r2, [r7, #20]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d301      	bcc.n	800a6b6 <dir_sdi+0xa4>
 800a6b2:	2302      	movs	r3, #2
 800a6b4:	e032      	b.n	800a71c <dir_sdi+0x10a>
			ofs -= csz;
 800a6b6:	683a      	ldr	r2, [r7, #0]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a6be:	683a      	ldr	r2, [r7, #0]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d2e1      	bcs.n	800a68a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a6c6:	6979      	ldr	r1, [r7, #20]
 800a6c8:	6938      	ldr	r0, [r7, #16]
 800a6ca:	f7ff fc61 	bl	8009f90 <clust2sect>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	697a      	ldr	r2, [r7, #20]
 800a6d8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	69db      	ldr	r3, [r3, #28]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d101      	bne.n	800a6e6 <dir_sdi+0xd4>
 800a6e2:	2302      	movs	r3, #2
 800a6e4:	e01a      	b.n	800a71c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	69da      	ldr	r2, [r3, #28]
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	899b      	ldrh	r3, [r3, #12]
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	fbb3 f3f1 	udiv	r3, r3, r1
 800a6f6:	441a      	add	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	899b      	ldrh	r3, [r3, #12]
 800a706:	461a      	mov	r2, r3
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a70e:	fb00 f202 	mul.w	r2, r0, r2
 800a712:	1a9b      	subs	r3, r3, r2
 800a714:	18ca      	adds	r2, r1, r3
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3718      	adds	r7, #24
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b086      	sub	sp, #24
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	695b      	ldr	r3, [r3, #20]
 800a738:	3320      	adds	r3, #32
 800a73a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	69db      	ldr	r3, [r3, #28]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d003      	beq.n	800a74c <dir_next+0x28>
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a74a:	d301      	bcc.n	800a750 <dir_next+0x2c>
 800a74c:	2304      	movs	r3, #4
 800a74e:	e0bb      	b.n	800a8c8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	899b      	ldrh	r3, [r3, #12]
 800a754:	461a      	mov	r2, r3
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	fbb3 f1f2 	udiv	r1, r3, r2
 800a75c:	fb01 f202 	mul.w	r2, r1, r2
 800a760:	1a9b      	subs	r3, r3, r2
 800a762:	2b00      	cmp	r3, #0
 800a764:	f040 809d 	bne.w	800a8a2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	69db      	ldr	r3, [r3, #28]
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	699b      	ldr	r3, [r3, #24]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d10b      	bne.n	800a792 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	095b      	lsrs	r3, r3, #5
 800a77e:	68fa      	ldr	r2, [r7, #12]
 800a780:	8912      	ldrh	r2, [r2, #8]
 800a782:	4293      	cmp	r3, r2
 800a784:	f0c0 808d 	bcc.w	800a8a2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	61da      	str	r2, [r3, #28]
 800a78e:	2304      	movs	r3, #4
 800a790:	e09a      	b.n	800a8c8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	899b      	ldrh	r3, [r3, #12]
 800a796:	461a      	mov	r2, r3
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	8952      	ldrh	r2, [r2, #10]
 800a7a2:	3a01      	subs	r2, #1
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d17b      	bne.n	800a8a2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	699b      	ldr	r3, [r3, #24]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	4610      	mov	r0, r2
 800a7b4:	f7ff fc0b 	bl	8009fce <get_fat>
 800a7b8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d801      	bhi.n	800a7c4 <dir_next+0xa0>
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	e081      	b.n	800a8c8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7ca:	d101      	bne.n	800a7d0 <dir_next+0xac>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e07b      	b.n	800a8c8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	69db      	ldr	r3, [r3, #28]
 800a7d4:	697a      	ldr	r2, [r7, #20]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d359      	bcc.n	800a88e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d104      	bne.n	800a7ea <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	61da      	str	r2, [r3, #28]
 800a7e6:	2304      	movs	r3, #4
 800a7e8:	e06e      	b.n	800a8c8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	699b      	ldr	r3, [r3, #24]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4610      	mov	r0, r2
 800a7f4:	f7ff fe3d 	bl	800a472 <create_chain>
 800a7f8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d101      	bne.n	800a804 <dir_next+0xe0>
 800a800:	2307      	movs	r3, #7
 800a802:	e061      	b.n	800a8c8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	2b01      	cmp	r3, #1
 800a808:	d101      	bne.n	800a80e <dir_next+0xea>
 800a80a:	2302      	movs	r3, #2
 800a80c:	e05c      	b.n	800a8c8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a814:	d101      	bne.n	800a81a <dir_next+0xf6>
 800a816:	2301      	movs	r3, #1
 800a818:	e056      	b.n	800a8c8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a81a:	68f8      	ldr	r0, [r7, #12]
 800a81c:	f7ff fad6 	bl	8009dcc <sync_window>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d001      	beq.n	800a82a <dir_next+0x106>
 800a826:	2301      	movs	r3, #1
 800a828:	e04e      	b.n	800a8c8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	899b      	ldrh	r3, [r3, #12]
 800a834:	461a      	mov	r2, r3
 800a836:	2100      	movs	r1, #0
 800a838:	f7ff f8fe 	bl	8009a38 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a83c:	2300      	movs	r3, #0
 800a83e:	613b      	str	r3, [r7, #16]
 800a840:	6979      	ldr	r1, [r7, #20]
 800a842:	68f8      	ldr	r0, [r7, #12]
 800a844:	f7ff fba4 	bl	8009f90 <clust2sect>
 800a848:	4602      	mov	r2, r0
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	635a      	str	r2, [r3, #52]	@ 0x34
 800a84e:	e012      	b.n	800a876 <dir_next+0x152>
						fs->wflag = 1;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2201      	movs	r2, #1
 800a854:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a856:	68f8      	ldr	r0, [r7, #12]
 800a858:	f7ff fab8 	bl	8009dcc <sync_window>
 800a85c:	4603      	mov	r3, r0
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d001      	beq.n	800a866 <dir_next+0x142>
 800a862:	2301      	movs	r3, #1
 800a864:	e030      	b.n	800a8c8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	3301      	adds	r3, #1
 800a86a:	613b      	str	r3, [r7, #16]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a870:	1c5a      	adds	r2, r3, #1
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	635a      	str	r2, [r3, #52]	@ 0x34
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	895b      	ldrh	r3, [r3, #10]
 800a87a:	461a      	mov	r2, r3
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	4293      	cmp	r3, r2
 800a880:	d3e6      	bcc.n	800a850 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a886:	693b      	ldr	r3, [r7, #16]
 800a888:	1ad2      	subs	r2, r2, r3
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	697a      	ldr	r2, [r7, #20]
 800a892:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a894:	6979      	ldr	r1, [r7, #20]
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	f7ff fb7a 	bl	8009f90 <clust2sect>
 800a89c:	4602      	mov	r2, r0
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	899b      	ldrh	r3, [r3, #12]
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a8ba:	fb00 f202 	mul.w	r2, r0, r2
 800a8be:	1a9b      	subs	r3, r3, r2
 800a8c0:	18ca      	adds	r2, r1, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a8c6:	2300      	movs	r3, #0
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3718      	adds	r7, #24
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7ff fe95 	bl	800a612 <dir_sdi>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a8ec:	7dfb      	ldrb	r3, [r7, #23]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d12b      	bne.n	800a94a <dir_alloc+0x7a>
		n = 0;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	69db      	ldr	r3, [r3, #28]
 800a8fa:	4619      	mov	r1, r3
 800a8fc:	68f8      	ldr	r0, [r7, #12]
 800a8fe:	f7ff faa9 	bl	8009e54 <move_window>
 800a902:	4603      	mov	r3, r0
 800a904:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a906:	7dfb      	ldrb	r3, [r7, #23]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d11d      	bne.n	800a948 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a1b      	ldr	r3, [r3, #32]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2be5      	cmp	r3, #229	@ 0xe5
 800a914:	d004      	beq.n	800a920 <dir_alloc+0x50>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6a1b      	ldr	r3, [r3, #32]
 800a91a:	781b      	ldrb	r3, [r3, #0]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d107      	bne.n	800a930 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	3301      	adds	r3, #1
 800a924:	613b      	str	r3, [r7, #16]
 800a926:	693a      	ldr	r2, [r7, #16]
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d102      	bne.n	800a934 <dir_alloc+0x64>
 800a92e:	e00c      	b.n	800a94a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a930:	2300      	movs	r3, #0
 800a932:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a934:	2101      	movs	r1, #1
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f7ff fef4 	bl	800a724 <dir_next>
 800a93c:	4603      	mov	r3, r0
 800a93e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a940:	7dfb      	ldrb	r3, [r7, #23]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d0d7      	beq.n	800a8f6 <dir_alloc+0x26>
 800a946:	e000      	b.n	800a94a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a948:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a94a:	7dfb      	ldrb	r3, [r7, #23]
 800a94c:	2b04      	cmp	r3, #4
 800a94e:	d101      	bne.n	800a954 <dir_alloc+0x84>
 800a950:	2307      	movs	r3, #7
 800a952:	75fb      	strb	r3, [r7, #23]
	return res;
 800a954:	7dfb      	ldrb	r3, [r7, #23]
}
 800a956:	4618      	mov	r0, r3
 800a958:	3718      	adds	r7, #24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a95e:	b580      	push	{r7, lr}
 800a960:	b084      	sub	sp, #16
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
 800a966:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	331a      	adds	r3, #26
 800a96c:	4618      	mov	r0, r3
 800a96e:	f7fe ffbf 	bl	80098f0 <ld_word>
 800a972:	4603      	mov	r3, r0
 800a974:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	2b03      	cmp	r3, #3
 800a97c:	d109      	bne.n	800a992 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	3314      	adds	r3, #20
 800a982:	4618      	mov	r0, r3
 800a984:	f7fe ffb4 	bl	80098f0 <ld_word>
 800a988:	4603      	mov	r3, r0
 800a98a:	041b      	lsls	r3, r3, #16
 800a98c:	68fa      	ldr	r2, [r7, #12]
 800a98e:	4313      	orrs	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a992:	68fb      	ldr	r3, [r7, #12]
}
 800a994:	4618      	mov	r0, r3
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	331a      	adds	r3, #26
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	b292      	uxth	r2, r2
 800a9b0:	4611      	mov	r1, r2
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7fe ffd8 	bl	8009968 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d109      	bne.n	800a9d4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	f103 0214 	add.w	r2, r3, #20
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	0c1b      	lsrs	r3, r3, #16
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	4610      	mov	r0, r2
 800a9d0:	f7fe ffca 	bl	8009968 <st_word>
	}
}
 800a9d4:	bf00      	nop
 800a9d6:	3710      	adds	r7, #16
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a9dc:	b590      	push	{r4, r7, lr}
 800a9de:	b087      	sub	sp, #28
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	331a      	adds	r3, #26
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7fe ff80 	bl	80098f0 <ld_word>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d001      	beq.n	800a9fa <cmp_lfn+0x1e>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	e059      	b.n	800aaae <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa02:	1e5a      	subs	r2, r3, #1
 800aa04:	4613      	mov	r3, r2
 800aa06:	005b      	lsls	r3, r3, #1
 800aa08:	4413      	add	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4413      	add	r3, r2
 800aa0e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aa10:	2301      	movs	r3, #1
 800aa12:	81fb      	strh	r3, [r7, #14]
 800aa14:	2300      	movs	r3, #0
 800aa16:	613b      	str	r3, [r7, #16]
 800aa18:	e033      	b.n	800aa82 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800aa1a:	4a27      	ldr	r2, [pc, #156]	@ (800aab8 <cmp_lfn+0xdc>)
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	4413      	add	r3, r2
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	461a      	mov	r2, r3
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	4413      	add	r3, r2
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f7fe ff61 	bl	80098f0 <ld_word>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800aa32:	89fb      	ldrh	r3, [r7, #14]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d01a      	beq.n	800aa6e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	2bfe      	cmp	r3, #254	@ 0xfe
 800aa3c:	d812      	bhi.n	800aa64 <cmp_lfn+0x88>
 800aa3e:	89bb      	ldrh	r3, [r7, #12]
 800aa40:	4618      	mov	r0, r3
 800aa42:	f002 fa23 	bl	800ce8c <ff_wtoupper>
 800aa46:	4603      	mov	r3, r0
 800aa48:	461c      	mov	r4, r3
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	1c5a      	adds	r2, r3, #1
 800aa4e:	617a      	str	r2, [r7, #20]
 800aa50:	005b      	lsls	r3, r3, #1
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	4413      	add	r3, r2
 800aa56:	881b      	ldrh	r3, [r3, #0]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f002 fa17 	bl	800ce8c <ff_wtoupper>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	429c      	cmp	r4, r3
 800aa62:	d001      	beq.n	800aa68 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800aa64:	2300      	movs	r3, #0
 800aa66:	e022      	b.n	800aaae <cmp_lfn+0xd2>
			}
			wc = uc;
 800aa68:	89bb      	ldrh	r3, [r7, #12]
 800aa6a:	81fb      	strh	r3, [r7, #14]
 800aa6c:	e006      	b.n	800aa7c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800aa6e:	89bb      	ldrh	r3, [r7, #12]
 800aa70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d001      	beq.n	800aa7c <cmp_lfn+0xa0>
 800aa78:	2300      	movs	r3, #0
 800aa7a:	e018      	b.n	800aaae <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	613b      	str	r3, [r7, #16]
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	2b0c      	cmp	r3, #12
 800aa86:	d9c8      	bls.n	800aa1a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d00b      	beq.n	800aaac <cmp_lfn+0xd0>
 800aa94:	89fb      	ldrh	r3, [r7, #14]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d008      	beq.n	800aaac <cmp_lfn+0xd0>
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	005b      	lsls	r3, r3, #1
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	881b      	ldrh	r3, [r3, #0]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <cmp_lfn+0xd0>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	e000      	b.n	800aaae <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800aaac:	2301      	movs	r3, #1
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	371c      	adds	r7, #28
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd90      	pop	{r4, r7, pc}
 800aab6:	bf00      	nop
 800aab8:	0800ff90 	.word	0x0800ff90

0800aabc <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b086      	sub	sp, #24
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	331a      	adds	r3, #26
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7fe ff10 	bl	80098f0 <ld_word>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <pick_lfn+0x1e>
 800aad6:	2300      	movs	r3, #0
 800aad8:	e04d      	b.n	800ab76 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	781b      	ldrb	r3, [r3, #0]
 800aade:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aae2:	1e5a      	subs	r2, r3, #1
 800aae4:	4613      	mov	r3, r2
 800aae6:	005b      	lsls	r3, r3, #1
 800aae8:	4413      	add	r3, r2
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	4413      	add	r3, r2
 800aaee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	81fb      	strh	r3, [r7, #14]
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	613b      	str	r3, [r7, #16]
 800aaf8:	e028      	b.n	800ab4c <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800aafa:	4a21      	ldr	r2, [pc, #132]	@ (800ab80 <pick_lfn+0xc4>)
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	4413      	add	r3, r2
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	461a      	mov	r2, r3
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	4413      	add	r3, r2
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f7fe fef1 	bl	80098f0 <ld_word>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ab12:	89fb      	ldrh	r3, [r7, #14]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d00f      	beq.n	800ab38 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	2bfe      	cmp	r3, #254	@ 0xfe
 800ab1c:	d901      	bls.n	800ab22 <pick_lfn+0x66>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	e029      	b.n	800ab76 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800ab22:	89bb      	ldrh	r3, [r7, #12]
 800ab24:	81fb      	strh	r3, [r7, #14]
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	1c5a      	adds	r2, r3, #1
 800ab2a:	617a      	str	r2, [r7, #20]
 800ab2c:	005b      	lsls	r3, r3, #1
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	4413      	add	r3, r2
 800ab32:	89fa      	ldrh	r2, [r7, #14]
 800ab34:	801a      	strh	r2, [r3, #0]
 800ab36:	e006      	b.n	800ab46 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ab38:	89bb      	ldrh	r3, [r7, #12]
 800ab3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d001      	beq.n	800ab46 <pick_lfn+0x8a>
 800ab42:	2300      	movs	r3, #0
 800ab44:	e017      	b.n	800ab76 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	3301      	adds	r3, #1
 800ab4a:	613b      	str	r3, [r7, #16]
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	2b0c      	cmp	r3, #12
 800ab50:	d9d3      	bls.n	800aafa <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d00a      	beq.n	800ab74 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2bfe      	cmp	r3, #254	@ 0xfe
 800ab62:	d901      	bls.n	800ab68 <pick_lfn+0xac>
 800ab64:	2300      	movs	r3, #0
 800ab66:	e006      	b.n	800ab76 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	005b      	lsls	r3, r3, #1
 800ab6c:	687a      	ldr	r2, [r7, #4]
 800ab6e:	4413      	add	r3, r2
 800ab70:	2200      	movs	r2, #0
 800ab72:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800ab74:	2301      	movs	r3, #1
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3718      	adds	r7, #24
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	0800ff90 	.word	0x0800ff90

0800ab84 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b088      	sub	sp, #32
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	4611      	mov	r1, r2
 800ab90:	461a      	mov	r2, r3
 800ab92:	460b      	mov	r3, r1
 800ab94:	71fb      	strb	r3, [r7, #7]
 800ab96:	4613      	mov	r3, r2
 800ab98:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	330d      	adds	r3, #13
 800ab9e:	79ba      	ldrb	r2, [r7, #6]
 800aba0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	330b      	adds	r3, #11
 800aba6:	220f      	movs	r2, #15
 800aba8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	330c      	adds	r3, #12
 800abae:	2200      	movs	r2, #0
 800abb0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	331a      	adds	r3, #26
 800abb6:	2100      	movs	r1, #0
 800abb8:	4618      	mov	r0, r3
 800abba:	f7fe fed5 	bl	8009968 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800abbe:	79fb      	ldrb	r3, [r7, #7]
 800abc0:	1e5a      	subs	r2, r3, #1
 800abc2:	4613      	mov	r3, r2
 800abc4:	005b      	lsls	r3, r3, #1
 800abc6:	4413      	add	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4413      	add	r3, r2
 800abcc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800abce:	2300      	movs	r3, #0
 800abd0:	82fb      	strh	r3, [r7, #22]
 800abd2:	2300      	movs	r3, #0
 800abd4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800abd6:	8afb      	ldrh	r3, [r7, #22]
 800abd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800abdc:	4293      	cmp	r3, r2
 800abde:	d007      	beq.n	800abf0 <put_lfn+0x6c>
 800abe0:	69fb      	ldr	r3, [r7, #28]
 800abe2:	1c5a      	adds	r2, r3, #1
 800abe4:	61fa      	str	r2, [r7, #28]
 800abe6:	005b      	lsls	r3, r3, #1
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	4413      	add	r3, r2
 800abec:	881b      	ldrh	r3, [r3, #0]
 800abee:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800abf0:	4a17      	ldr	r2, [pc, #92]	@ (800ac50 <put_lfn+0xcc>)
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	4413      	add	r3, r2
 800abf6:	781b      	ldrb	r3, [r3, #0]
 800abf8:	461a      	mov	r2, r3
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	4413      	add	r3, r2
 800abfe:	8afa      	ldrh	r2, [r7, #22]
 800ac00:	4611      	mov	r1, r2
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fe feb0 	bl	8009968 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ac08:	8afb      	ldrh	r3, [r7, #22]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d102      	bne.n	800ac14 <put_lfn+0x90>
 800ac0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac12:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	3301      	adds	r3, #1
 800ac18:	61bb      	str	r3, [r7, #24]
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	2b0c      	cmp	r3, #12
 800ac1e:	d9da      	bls.n	800abd6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ac20:	8afb      	ldrh	r3, [r7, #22]
 800ac22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d006      	beq.n	800ac38 <put_lfn+0xb4>
 800ac2a:	69fb      	ldr	r3, [r7, #28]
 800ac2c:	005b      	lsls	r3, r3, #1
 800ac2e:	68fa      	ldr	r2, [r7, #12]
 800ac30:	4413      	add	r3, r2
 800ac32:	881b      	ldrh	r3, [r3, #0]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d103      	bne.n	800ac40 <put_lfn+0xbc>
 800ac38:	79fb      	ldrb	r3, [r7, #7]
 800ac3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac3e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	79fa      	ldrb	r2, [r7, #7]
 800ac44:	701a      	strb	r2, [r3, #0]
}
 800ac46:	bf00      	nop
 800ac48:	3720      	adds	r7, #32
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	0800ff90 	.word	0x0800ff90

0800ac54 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b08c      	sub	sp, #48	@ 0x30
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	607a      	str	r2, [r7, #4]
 800ac60:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ac62:	220b      	movs	r2, #11
 800ac64:	68b9      	ldr	r1, [r7, #8]
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f7fe fec5 	bl	80099f6 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	2b05      	cmp	r3, #5
 800ac70:	d92b      	bls.n	800acca <gen_numname+0x76>
		sr = seq;
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ac76:	e022      	b.n	800acbe <gen_numname+0x6a>
			wc = *lfn++;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	1c9a      	adds	r2, r3, #2
 800ac7c:	607a      	str	r2, [r7, #4]
 800ac7e:	881b      	ldrh	r3, [r3, #0]
 800ac80:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800ac82:	2300      	movs	r3, #0
 800ac84:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac86:	e017      	b.n	800acb8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	005a      	lsls	r2, r3, #1
 800ac8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac8e:	f003 0301 	and.w	r3, r3, #1
 800ac92:	4413      	add	r3, r2
 800ac94:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ac96:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac98:	085b      	lsrs	r3, r3, #1
 800ac9a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d005      	beq.n	800acb2 <gen_numname+0x5e>
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800acac:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800acb0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800acb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb4:	3301      	adds	r3, #1
 800acb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800acb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acba:	2b0f      	cmp	r3, #15
 800acbc:	d9e4      	bls.n	800ac88 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	881b      	ldrh	r3, [r3, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d1d8      	bne.n	800ac78 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800acca:	2307      	movs	r3, #7
 800accc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	f003 030f 	and.w	r3, r3, #15
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	3330      	adds	r3, #48	@ 0x30
 800acda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800acde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ace2:	2b39      	cmp	r3, #57	@ 0x39
 800ace4:	d904      	bls.n	800acf0 <gen_numname+0x9c>
 800ace6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800acea:	3307      	adds	r3, #7
 800acec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800acf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf2:	1e5a      	subs	r2, r3, #1
 800acf4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800acf6:	3330      	adds	r3, #48	@ 0x30
 800acf8:	443b      	add	r3, r7
 800acfa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800acfe:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	091b      	lsrs	r3, r3, #4
 800ad06:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d1df      	bne.n	800acce <gen_numname+0x7a>
	ns[i] = '~';
 800ad0e:	f107 0214 	add.w	r2, r7, #20
 800ad12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad14:	4413      	add	r3, r2
 800ad16:	227e      	movs	r2, #126	@ 0x7e
 800ad18:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad1e:	e002      	b.n	800ad26 <gen_numname+0xd2>
 800ad20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad22:	3301      	adds	r3, #1
 800ad24:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d205      	bcs.n	800ad3a <gen_numname+0xe6>
 800ad2e:	68fa      	ldr	r2, [r7, #12]
 800ad30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad32:	4413      	add	r3, r2
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	2b20      	cmp	r3, #32
 800ad38:	d1f2      	bne.n	800ad20 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ad3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad3c:	2b07      	cmp	r3, #7
 800ad3e:	d807      	bhi.n	800ad50 <gen_numname+0xfc>
 800ad40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad42:	1c5a      	adds	r2, r3, #1
 800ad44:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ad46:	3330      	adds	r3, #48	@ 0x30
 800ad48:	443b      	add	r3, r7
 800ad4a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ad4e:	e000      	b.n	800ad52 <gen_numname+0xfe>
 800ad50:	2120      	movs	r1, #32
 800ad52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad54:	1c5a      	adds	r2, r3, #1
 800ad56:	627a      	str	r2, [r7, #36]	@ 0x24
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	4413      	add	r3, r2
 800ad5c:	460a      	mov	r2, r1
 800ad5e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ad60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad62:	2b07      	cmp	r3, #7
 800ad64:	d9e9      	bls.n	800ad3a <gen_numname+0xe6>
}
 800ad66:	bf00      	nop
 800ad68:	bf00      	nop
 800ad6a:	3730      	adds	r7, #48	@ 0x30
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b085      	sub	sp, #20
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ad7c:	230b      	movs	r3, #11
 800ad7e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ad80:	7bfb      	ldrb	r3, [r7, #15]
 800ad82:	b2da      	uxtb	r2, r3
 800ad84:	0852      	lsrs	r2, r2, #1
 800ad86:	01db      	lsls	r3, r3, #7
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	b2da      	uxtb	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	1c59      	adds	r1, r3, #1
 800ad90:	6079      	str	r1, [r7, #4]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	4413      	add	r3, r2
 800ad96:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	60bb      	str	r3, [r7, #8]
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1ed      	bne.n	800ad80 <sum_sfn+0x10>
	return sum;
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3714      	adds	r7, #20
 800adaa:	46bd      	mov	sp, r7
 800adac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb0:	4770      	bx	lr

0800adb2 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800adb2:	b580      	push	{r7, lr}
 800adb4:	b086      	sub	sp, #24
 800adb6:	af00      	add	r7, sp, #0
 800adb8:	6078      	str	r0, [r7, #4]
 800adba:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800adbc:	2304      	movs	r3, #4
 800adbe:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800adc6:	23ff      	movs	r3, #255	@ 0xff
 800adc8:	757b      	strb	r3, [r7, #21]
 800adca:	23ff      	movs	r3, #255	@ 0xff
 800adcc:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800adce:	e081      	b.n	800aed4 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	69db      	ldr	r3, [r3, #28]
 800add4:	4619      	mov	r1, r3
 800add6:	6938      	ldr	r0, [r7, #16]
 800add8:	f7ff f83c 	bl	8009e54 <move_window>
 800addc:	4603      	mov	r3, r0
 800adde:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ade0:	7dfb      	ldrb	r3, [r7, #23]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d17c      	bne.n	800aee0 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a1b      	ldr	r3, [r3, #32]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800adee:	7dbb      	ldrb	r3, [r7, #22]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d102      	bne.n	800adfa <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800adf4:	2304      	movs	r3, #4
 800adf6:	75fb      	strb	r3, [r7, #23]
 800adf8:	e077      	b.n	800aeea <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6a1b      	ldr	r3, [r3, #32]
 800adfe:	330b      	adds	r3, #11
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae06:	73fb      	strb	r3, [r7, #15]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	7bfa      	ldrb	r2, [r7, #15]
 800ae0c:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800ae0e:	7dbb      	ldrb	r3, [r7, #22]
 800ae10:	2be5      	cmp	r3, #229	@ 0xe5
 800ae12:	d00e      	beq.n	800ae32 <dir_read+0x80>
 800ae14:	7dbb      	ldrb	r3, [r7, #22]
 800ae16:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae18:	d00b      	beq.n	800ae32 <dir_read+0x80>
 800ae1a:	7bfb      	ldrb	r3, [r7, #15]
 800ae1c:	f023 0320 	bic.w	r3, r3, #32
 800ae20:	2b08      	cmp	r3, #8
 800ae22:	bf0c      	ite	eq
 800ae24:	2301      	moveq	r3, #1
 800ae26:	2300      	movne	r3, #0
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d002      	beq.n	800ae38 <dir_read+0x86>
				ord = 0xFF;
 800ae32:	23ff      	movs	r3, #255	@ 0xff
 800ae34:	757b      	strb	r3, [r7, #21]
 800ae36:	e044      	b.n	800aec2 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800ae38:	7bfb      	ldrb	r3, [r7, #15]
 800ae3a:	2b0f      	cmp	r3, #15
 800ae3c:	d12f      	bne.n	800ae9e <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800ae3e:	7dbb      	ldrb	r3, [r7, #22]
 800ae40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d00d      	beq.n	800ae64 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6a1b      	ldr	r3, [r3, #32]
 800ae4c:	7b5b      	ldrb	r3, [r3, #13]
 800ae4e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800ae50:	7dbb      	ldrb	r3, [r7, #22]
 800ae52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae56:	75bb      	strb	r3, [r7, #22]
 800ae58:	7dbb      	ldrb	r3, [r7, #22]
 800ae5a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	695a      	ldr	r2, [r3, #20]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ae64:	7dba      	ldrb	r2, [r7, #22]
 800ae66:	7d7b      	ldrb	r3, [r7, #21]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d115      	bne.n	800ae98 <dir_read+0xe6>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6a1b      	ldr	r3, [r3, #32]
 800ae70:	330d      	adds	r3, #13
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	7d3a      	ldrb	r2, [r7, #20]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d10e      	bne.n	800ae98 <dir_read+0xe6>
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	691a      	ldr	r2, [r3, #16]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6a1b      	ldr	r3, [r3, #32]
 800ae82:	4619      	mov	r1, r3
 800ae84:	4610      	mov	r0, r2
 800ae86:	f7ff fe19 	bl	800aabc <pick_lfn>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d003      	beq.n	800ae98 <dir_read+0xe6>
 800ae90:	7d7b      	ldrb	r3, [r7, #21]
 800ae92:	3b01      	subs	r3, #1
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	e000      	b.n	800ae9a <dir_read+0xe8>
 800ae98:	23ff      	movs	r3, #255	@ 0xff
 800ae9a:	757b      	strb	r3, [r7, #21]
 800ae9c:	e011      	b.n	800aec2 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ae9e:	7d7b      	ldrb	r3, [r7, #21]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d109      	bne.n	800aeb8 <dir_read+0x106>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6a1b      	ldr	r3, [r3, #32]
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f7ff ff61 	bl	800ad70 <sum_sfn>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	7d3b      	ldrb	r3, [r7, #20]
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d015      	beq.n	800aee4 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aebe:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800aec0:	e010      	b.n	800aee4 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800aec2:	2100      	movs	r1, #0
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f7ff fc2d 	bl	800a724 <dir_next>
 800aeca:	4603      	mov	r3, r0
 800aecc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aece:	7dfb      	ldrb	r3, [r7, #23]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d109      	bne.n	800aee8 <dir_read+0x136>
	while (dp->sect) {
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	f47f af79 	bne.w	800add0 <dir_read+0x1e>
 800aede:	e004      	b.n	800aeea <dir_read+0x138>
		if (res != FR_OK) break;
 800aee0:	bf00      	nop
 800aee2:	e002      	b.n	800aeea <dir_read+0x138>
					break;
 800aee4:	bf00      	nop
 800aee6:	e000      	b.n	800aeea <dir_read+0x138>
		if (res != FR_OK) break;
 800aee8:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800aeea:	7dfb      	ldrb	r3, [r7, #23]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d002      	beq.n	800aef6 <dir_read+0x144>
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	61da      	str	r2, [r3, #28]
	return res;
 800aef6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3718      	adds	r7, #24
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b086      	sub	sp, #24
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800af0e:	2100      	movs	r1, #0
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f7ff fb7e 	bl	800a612 <dir_sdi>
 800af16:	4603      	mov	r3, r0
 800af18:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800af1a:	7dfb      	ldrb	r3, [r7, #23]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d001      	beq.n	800af24 <dir_find+0x24>
 800af20:	7dfb      	ldrb	r3, [r7, #23]
 800af22:	e0a9      	b.n	800b078 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800af24:	23ff      	movs	r3, #255	@ 0xff
 800af26:	753b      	strb	r3, [r7, #20]
 800af28:	7d3b      	ldrb	r3, [r7, #20]
 800af2a:	757b      	strb	r3, [r7, #21]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af32:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	69db      	ldr	r3, [r3, #28]
 800af38:	4619      	mov	r1, r3
 800af3a:	6938      	ldr	r0, [r7, #16]
 800af3c:	f7fe ff8a 	bl	8009e54 <move_window>
 800af40:	4603      	mov	r3, r0
 800af42:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800af44:	7dfb      	ldrb	r3, [r7, #23]
 800af46:	2b00      	cmp	r3, #0
 800af48:	f040 8090 	bne.w	800b06c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a1b      	ldr	r3, [r3, #32]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800af54:	7dbb      	ldrb	r3, [r7, #22]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d102      	bne.n	800af60 <dir_find+0x60>
 800af5a:	2304      	movs	r3, #4
 800af5c:	75fb      	strb	r3, [r7, #23]
 800af5e:	e08a      	b.n	800b076 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6a1b      	ldr	r3, [r3, #32]
 800af64:	330b      	adds	r3, #11
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af6c:	73fb      	strb	r3, [r7, #15]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	7bfa      	ldrb	r2, [r7, #15]
 800af72:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800af74:	7dbb      	ldrb	r3, [r7, #22]
 800af76:	2be5      	cmp	r3, #229	@ 0xe5
 800af78:	d007      	beq.n	800af8a <dir_find+0x8a>
 800af7a:	7bfb      	ldrb	r3, [r7, #15]
 800af7c:	f003 0308 	and.w	r3, r3, #8
 800af80:	2b00      	cmp	r3, #0
 800af82:	d009      	beq.n	800af98 <dir_find+0x98>
 800af84:	7bfb      	ldrb	r3, [r7, #15]
 800af86:	2b0f      	cmp	r3, #15
 800af88:	d006      	beq.n	800af98 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800af8a:	23ff      	movs	r3, #255	@ 0xff
 800af8c:	757b      	strb	r3, [r7, #21]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af94:	631a      	str	r2, [r3, #48]	@ 0x30
 800af96:	e05e      	b.n	800b056 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800af98:	7bfb      	ldrb	r3, [r7, #15]
 800af9a:	2b0f      	cmp	r3, #15
 800af9c:	d136      	bne.n	800b00c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800afa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d154      	bne.n	800b056 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800afac:	7dbb      	ldrb	r3, [r7, #22]
 800afae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d00d      	beq.n	800afd2 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6a1b      	ldr	r3, [r3, #32]
 800afba:	7b5b      	ldrb	r3, [r3, #13]
 800afbc:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800afbe:	7dbb      	ldrb	r3, [r7, #22]
 800afc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afc4:	75bb      	strb	r3, [r7, #22]
 800afc6:	7dbb      	ldrb	r3, [r7, #22]
 800afc8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	695a      	ldr	r2, [r3, #20]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800afd2:	7dba      	ldrb	r2, [r7, #22]
 800afd4:	7d7b      	ldrb	r3, [r7, #21]
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d115      	bne.n	800b006 <dir_find+0x106>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	330d      	adds	r3, #13
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	7d3a      	ldrb	r2, [r7, #20]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d10e      	bne.n	800b006 <dir_find+0x106>
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	691a      	ldr	r2, [r3, #16]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6a1b      	ldr	r3, [r3, #32]
 800aff0:	4619      	mov	r1, r3
 800aff2:	4610      	mov	r0, r2
 800aff4:	f7ff fcf2 	bl	800a9dc <cmp_lfn>
 800aff8:	4603      	mov	r3, r0
 800affa:	2b00      	cmp	r3, #0
 800affc:	d003      	beq.n	800b006 <dir_find+0x106>
 800affe:	7d7b      	ldrb	r3, [r7, #21]
 800b000:	3b01      	subs	r3, #1
 800b002:	b2db      	uxtb	r3, r3
 800b004:	e000      	b.n	800b008 <dir_find+0x108>
 800b006:	23ff      	movs	r3, #255	@ 0xff
 800b008:	757b      	strb	r3, [r7, #21]
 800b00a:	e024      	b.n	800b056 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b00c:	7d7b      	ldrb	r3, [r7, #21]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d109      	bne.n	800b026 <dir_find+0x126>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6a1b      	ldr	r3, [r3, #32]
 800b016:	4618      	mov	r0, r3
 800b018:	f7ff feaa 	bl	800ad70 <sum_sfn>
 800b01c:	4603      	mov	r3, r0
 800b01e:	461a      	mov	r2, r3
 800b020:	7d3b      	ldrb	r3, [r7, #20]
 800b022:	4293      	cmp	r3, r2
 800b024:	d024      	beq.n	800b070 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b02c:	f003 0301 	and.w	r3, r3, #1
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10a      	bne.n	800b04a <dir_find+0x14a>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6a18      	ldr	r0, [r3, #32]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	3324      	adds	r3, #36	@ 0x24
 800b03c:	220b      	movs	r2, #11
 800b03e:	4619      	mov	r1, r3
 800b040:	f7fe fd15 	bl	8009a6e <mem_cmp>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d014      	beq.n	800b074 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b04a:	23ff      	movs	r3, #255	@ 0xff
 800b04c:	757b      	strb	r3, [r7, #21]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b054:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b056:	2100      	movs	r1, #0
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f7ff fb63 	bl	800a724 <dir_next>
 800b05e:	4603      	mov	r3, r0
 800b060:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b062:	7dfb      	ldrb	r3, [r7, #23]
 800b064:	2b00      	cmp	r3, #0
 800b066:	f43f af65 	beq.w	800af34 <dir_find+0x34>
 800b06a:	e004      	b.n	800b076 <dir_find+0x176>
		if (res != FR_OK) break;
 800b06c:	bf00      	nop
 800b06e:	e002      	b.n	800b076 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b070:	bf00      	nop
 800b072:	e000      	b.n	800b076 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b074:	bf00      	nop

	return res;
 800b076:	7dfb      	ldrb	r3, [r7, #23]
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3718      	adds	r7, #24
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b08c      	sub	sp, #48	@ 0x30
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b094:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d001      	beq.n	800b0a0 <dir_register+0x20>
 800b09c:	2306      	movs	r3, #6
 800b09e:	e0e0      	b.n	800b262 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0a4:	e002      	b.n	800b0ac <dir_register+0x2c>
 800b0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	691a      	ldr	r2, [r3, #16]
 800b0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b2:	005b      	lsls	r3, r3, #1
 800b0b4:	4413      	add	r3, r2
 800b0b6:	881b      	ldrh	r3, [r3, #0]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1f4      	bne.n	800b0a6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800b0c2:	f107 030c 	add.w	r3, r7, #12
 800b0c6:	220c      	movs	r2, #12
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7fe fc94 	bl	80099f6 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b0ce:	7dfb      	ldrb	r3, [r7, #23]
 800b0d0:	f003 0301 	and.w	r3, r3, #1
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d032      	beq.n	800b13e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2240      	movs	r2, #64	@ 0x40
 800b0dc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0e4:	e016      	b.n	800b114 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800b0ec:	69fb      	ldr	r3, [r7, #28]
 800b0ee:	691a      	ldr	r2, [r3, #16]
 800b0f0:	f107 010c 	add.w	r1, r7, #12
 800b0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f6:	f7ff fdad 	bl	800ac54 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f7ff ff00 	bl	800af00 <dir_find>
 800b100:	4603      	mov	r3, r0
 800b102:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800b106:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d106      	bne.n	800b11c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800b10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b110:	3301      	adds	r3, #1
 800b112:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b116:	2b63      	cmp	r3, #99	@ 0x63
 800b118:	d9e5      	bls.n	800b0e6 <dir_register+0x66>
 800b11a:	e000      	b.n	800b11e <dir_register+0x9e>
			if (res != FR_OK) break;
 800b11c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b120:	2b64      	cmp	r3, #100	@ 0x64
 800b122:	d101      	bne.n	800b128 <dir_register+0xa8>
 800b124:	2307      	movs	r3, #7
 800b126:	e09c      	b.n	800b262 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b128:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b12c:	2b04      	cmp	r3, #4
 800b12e:	d002      	beq.n	800b136 <dir_register+0xb6>
 800b130:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b134:	e095      	b.n	800b262 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b136:	7dfa      	ldrb	r2, [r7, #23]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b13e:	7dfb      	ldrb	r3, [r7, #23]
 800b140:	f003 0302 	and.w	r3, r3, #2
 800b144:	2b00      	cmp	r3, #0
 800b146:	d007      	beq.n	800b158 <dir_register+0xd8>
 800b148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b14a:	330c      	adds	r3, #12
 800b14c:	4a47      	ldr	r2, [pc, #284]	@ (800b26c <dir_register+0x1ec>)
 800b14e:	fba2 2303 	umull	r2, r3, r2, r3
 800b152:	089b      	lsrs	r3, r3, #2
 800b154:	3301      	adds	r3, #1
 800b156:	e000      	b.n	800b15a <dir_register+0xda>
 800b158:	2301      	movs	r3, #1
 800b15a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b15c:	6a39      	ldr	r1, [r7, #32]
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f7ff fbb6 	bl	800a8d0 <dir_alloc>
 800b164:	4603      	mov	r3, r0
 800b166:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b16a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d148      	bne.n	800b204 <dir_register+0x184>
 800b172:	6a3b      	ldr	r3, [r7, #32]
 800b174:	3b01      	subs	r3, #1
 800b176:	623b      	str	r3, [r7, #32]
 800b178:	6a3b      	ldr	r3, [r7, #32]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d042      	beq.n	800b204 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	695a      	ldr	r2, [r3, #20]
 800b182:	6a3b      	ldr	r3, [r7, #32]
 800b184:	015b      	lsls	r3, r3, #5
 800b186:	1ad3      	subs	r3, r2, r3
 800b188:	4619      	mov	r1, r3
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f7ff fa41 	bl	800a612 <dir_sdi>
 800b190:	4603      	mov	r3, r0
 800b192:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800b196:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d132      	bne.n	800b204 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	3324      	adds	r3, #36	@ 0x24
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7ff fde4 	bl	800ad70 <sum_sfn>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	69db      	ldr	r3, [r3, #28]
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	69f8      	ldr	r0, [r7, #28]
 800b1b4:	f7fe fe4e 	bl	8009e54 <move_window>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800b1be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d11d      	bne.n	800b202 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b1c6:	69fb      	ldr	r3, [r7, #28]
 800b1c8:	6918      	ldr	r0, [r3, #16]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6a19      	ldr	r1, [r3, #32]
 800b1ce:	6a3b      	ldr	r3, [r7, #32]
 800b1d0:	b2da      	uxtb	r2, r3
 800b1d2:	7efb      	ldrb	r3, [r7, #27]
 800b1d4:	f7ff fcd6 	bl	800ab84 <put_lfn>
				fs->wflag = 1;
 800b1d8:	69fb      	ldr	r3, [r7, #28]
 800b1da:	2201      	movs	r2, #1
 800b1dc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b1de:	2100      	movs	r1, #0
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f7ff fa9f 	bl	800a724 <dir_next>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800b1ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d107      	bne.n	800b204 <dir_register+0x184>
 800b1f4:	6a3b      	ldr	r3, [r7, #32]
 800b1f6:	3b01      	subs	r3, #1
 800b1f8:	623b      	str	r3, [r7, #32]
 800b1fa:	6a3b      	ldr	r3, [r7, #32]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d1d5      	bne.n	800b1ac <dir_register+0x12c>
 800b200:	e000      	b.n	800b204 <dir_register+0x184>
				if (res != FR_OK) break;
 800b202:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b204:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d128      	bne.n	800b25e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	69db      	ldr	r3, [r3, #28]
 800b210:	4619      	mov	r1, r3
 800b212:	69f8      	ldr	r0, [r7, #28]
 800b214:	f7fe fe1e 	bl	8009e54 <move_window>
 800b218:	4603      	mov	r3, r0
 800b21a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800b21e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b222:	2b00      	cmp	r3, #0
 800b224:	d11b      	bne.n	800b25e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6a1b      	ldr	r3, [r3, #32]
 800b22a:	2220      	movs	r2, #32
 800b22c:	2100      	movs	r1, #0
 800b22e:	4618      	mov	r0, r3
 800b230:	f7fe fc02 	bl	8009a38 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a18      	ldr	r0, [r3, #32]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	3324      	adds	r3, #36	@ 0x24
 800b23c:	220b      	movs	r2, #11
 800b23e:	4619      	mov	r1, r3
 800b240:	f7fe fbd9 	bl	80099f6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a1b      	ldr	r3, [r3, #32]
 800b24e:	330c      	adds	r3, #12
 800b250:	f002 0218 	and.w	r2, r2, #24
 800b254:	b2d2      	uxtb	r2, r2
 800b256:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	2201      	movs	r2, #1
 800b25c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b25e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b262:	4618      	mov	r0, r3
 800b264:	3730      	adds	r7, #48	@ 0x30
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop
 800b26c:	4ec4ec4f 	.word	0x4ec4ec4f

0800b270 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b088      	sub	sp, #32
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	2200      	movs	r2, #0
 800b284:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	69db      	ldr	r3, [r3, #28]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	f000 80ca 	beq.w	800b424 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b298:	d032      	beq.n	800b300 <get_fileinfo+0x90>
			i = j = 0;
 800b29a:	2300      	movs	r3, #0
 800b29c:	61bb      	str	r3, [r7, #24]
 800b29e:	69bb      	ldr	r3, [r7, #24]
 800b2a0:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b2a2:	e01b      	b.n	800b2dc <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800b2a4:	89fb      	ldrh	r3, [r7, #14]
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	f001 fdb3 	bl	800ce14 <ff_convert>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800b2b2:	89fb      	ldrh	r3, [r7, #14]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d102      	bne.n	800b2be <get_fileinfo+0x4e>
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	61fb      	str	r3, [r7, #28]
 800b2bc:	e01a      	b.n	800b2f4 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	2bfe      	cmp	r3, #254	@ 0xfe
 800b2c2:	d902      	bls.n	800b2ca <get_fileinfo+0x5a>
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	61fb      	str	r3, [r7, #28]
 800b2c8:	e014      	b.n	800b2f4 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800b2ca:	69fb      	ldr	r3, [r7, #28]
 800b2cc:	1c5a      	adds	r2, r3, #1
 800b2ce:	61fa      	str	r2, [r7, #28]
 800b2d0:	89fa      	ldrh	r2, [r7, #14]
 800b2d2:	b2d1      	uxtb	r1, r2
 800b2d4:	683a      	ldr	r2, [r7, #0]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	460a      	mov	r2, r1
 800b2da:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	691a      	ldr	r2, [r3, #16]
 800b2e0:	69bb      	ldr	r3, [r7, #24]
 800b2e2:	1c59      	adds	r1, r3, #1
 800b2e4:	61b9      	str	r1, [r7, #24]
 800b2e6:	005b      	lsls	r3, r3, #1
 800b2e8:	4413      	add	r3, r2
 800b2ea:	881b      	ldrh	r3, [r3, #0]
 800b2ec:	81fb      	strh	r3, [r7, #14]
 800b2ee:	89fb      	ldrh	r3, [r7, #14]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d1d7      	bne.n	800b2a4 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800b2f4:	683a      	ldr	r2, [r7, #0]
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	3316      	adds	r3, #22
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800b300:	2300      	movs	r3, #0
 800b302:	61bb      	str	r3, [r7, #24]
 800b304:	69bb      	ldr	r3, [r7, #24]
 800b306:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800b308:	683a      	ldr	r2, [r7, #0]
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	4413      	add	r3, r2
 800b30e:	3316      	adds	r3, #22
 800b310:	781b      	ldrb	r3, [r3, #0]
 800b312:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800b314:	e04d      	b.n	800b3b2 <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6a1a      	ldr	r2, [r3, #32]
 800b31a:	69fb      	ldr	r3, [r7, #28]
 800b31c:	1c59      	adds	r1, r3, #1
 800b31e:	61f9      	str	r1, [r7, #28]
 800b320:	4413      	add	r3, r2
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800b326:	7dfb      	ldrb	r3, [r7, #23]
 800b328:	2b20      	cmp	r3, #32
 800b32a:	d041      	beq.n	800b3b0 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800b32c:	7dfb      	ldrb	r3, [r7, #23]
 800b32e:	2b05      	cmp	r3, #5
 800b330:	d101      	bne.n	800b336 <get_fileinfo+0xc6>
 800b332:	23e5      	movs	r3, #229	@ 0xe5
 800b334:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	2b09      	cmp	r3, #9
 800b33a:	d10f      	bne.n	800b35c <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800b33c:	89bb      	ldrh	r3, [r7, #12]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d105      	bne.n	800b34e <get_fileinfo+0xde>
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	69bb      	ldr	r3, [r7, #24]
 800b346:	4413      	add	r3, r2
 800b348:	3316      	adds	r3, #22
 800b34a:	222e      	movs	r2, #46	@ 0x2e
 800b34c:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800b34e:	69bb      	ldr	r3, [r7, #24]
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	61ba      	str	r2, [r7, #24]
 800b354:	683a      	ldr	r2, [r7, #0]
 800b356:	4413      	add	r3, r2
 800b358:	222e      	movs	r2, #46	@ 0x2e
 800b35a:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800b35c:	683a      	ldr	r2, [r7, #0]
 800b35e:	69bb      	ldr	r3, [r7, #24]
 800b360:	4413      	add	r3, r2
 800b362:	3309      	adds	r3, #9
 800b364:	7dfa      	ldrb	r2, [r7, #23]
 800b366:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800b368:	89bb      	ldrh	r3, [r7, #12]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d11c      	bne.n	800b3a8 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800b36e:	7dfb      	ldrb	r3, [r7, #23]
 800b370:	2b40      	cmp	r3, #64	@ 0x40
 800b372:	d913      	bls.n	800b39c <get_fileinfo+0x12c>
 800b374:	7dfb      	ldrb	r3, [r7, #23]
 800b376:	2b5a      	cmp	r3, #90	@ 0x5a
 800b378:	d810      	bhi.n	800b39c <get_fileinfo+0x12c>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	330c      	adds	r3, #12
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	461a      	mov	r2, r3
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	2b08      	cmp	r3, #8
 800b388:	d901      	bls.n	800b38e <get_fileinfo+0x11e>
 800b38a:	2310      	movs	r3, #16
 800b38c:	e000      	b.n	800b390 <get_fileinfo+0x120>
 800b38e:	2308      	movs	r3, #8
 800b390:	4013      	ands	r3, r2
 800b392:	2b00      	cmp	r3, #0
 800b394:	d002      	beq.n	800b39c <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800b396:	7dfb      	ldrb	r3, [r7, #23]
 800b398:	3320      	adds	r3, #32
 800b39a:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800b39c:	683a      	ldr	r2, [r7, #0]
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	3316      	adds	r3, #22
 800b3a4:	7dfa      	ldrb	r2, [r7, #23]
 800b3a6:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	61bb      	str	r3, [r7, #24]
 800b3ae:	e000      	b.n	800b3b2 <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800b3b0:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800b3b2:	69fb      	ldr	r3, [r7, #28]
 800b3b4:	2b0a      	cmp	r3, #10
 800b3b6:	d9ae      	bls.n	800b316 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800b3b8:	89bb      	ldrh	r3, [r7, #12]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d10d      	bne.n	800b3da <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800b3be:	683a      	ldr	r2, [r7, #0]
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	4413      	add	r3, r2
 800b3c4:	3316      	adds	r3, #22
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6a1b      	ldr	r3, [r3, #32]
 800b3ce:	330c      	adds	r3, #12
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d101      	bne.n	800b3da <get_fileinfo+0x16a>
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	69bb      	ldr	r3, [r7, #24]
 800b3de:	4413      	add	r3, r2
 800b3e0:	3309      	adds	r3, #9
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6a1b      	ldr	r3, [r3, #32]
 800b3ea:	7ada      	ldrb	r2, [r3, #11]
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6a1b      	ldr	r3, [r3, #32]
 800b3f4:	331c      	adds	r3, #28
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7fe fa93 	bl	8009922 <ld_dword>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6a1b      	ldr	r3, [r3, #32]
 800b406:	3316      	adds	r3, #22
 800b408:	4618      	mov	r0, r3
 800b40a:	f7fe fa8a 	bl	8009922 <ld_dword>
 800b40e:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	b29a      	uxth	r2, r3
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	80da      	strh	r2, [r3, #6]
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	0c1b      	lsrs	r3, r3, #16
 800b41c:	b29a      	uxth	r2, r3
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	809a      	strh	r2, [r3, #4]
 800b422:	e000      	b.n	800b426 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b424:	bf00      	nop
}
 800b426:	3720      	adds	r7, #32
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b08a      	sub	sp, #40	@ 0x28
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	613b      	str	r3, [r7, #16]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	60fb      	str	r3, [r7, #12]
 800b444:	2300      	movs	r3, #0
 800b446:	617b      	str	r3, [r7, #20]
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b44c:	69bb      	ldr	r3, [r7, #24]
 800b44e:	1c5a      	adds	r2, r3, #1
 800b450:	61ba      	str	r2, [r7, #24]
 800b452:	693a      	ldr	r2, [r7, #16]
 800b454:	4413      	add	r3, r2
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b45a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b45c:	2b1f      	cmp	r3, #31
 800b45e:	d940      	bls.n	800b4e2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b460:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b462:	2b2f      	cmp	r3, #47	@ 0x2f
 800b464:	d006      	beq.n	800b474 <create_name+0x48>
 800b466:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b468:	2b5c      	cmp	r3, #92	@ 0x5c
 800b46a:	d110      	bne.n	800b48e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b46c:	e002      	b.n	800b474 <create_name+0x48>
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	3301      	adds	r3, #1
 800b472:	61bb      	str	r3, [r7, #24]
 800b474:	693a      	ldr	r2, [r7, #16]
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	4413      	add	r3, r2
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b47e:	d0f6      	beq.n	800b46e <create_name+0x42>
 800b480:	693a      	ldr	r2, [r7, #16]
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	4413      	add	r3, r2
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	2b5c      	cmp	r3, #92	@ 0x5c
 800b48a:	d0f0      	beq.n	800b46e <create_name+0x42>
			break;
 800b48c:	e02a      	b.n	800b4e4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	2bfe      	cmp	r3, #254	@ 0xfe
 800b492:	d901      	bls.n	800b498 <create_name+0x6c>
 800b494:	2306      	movs	r3, #6
 800b496:	e17d      	b.n	800b794 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b498:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b49e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4a0:	2101      	movs	r1, #1
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f001 fcb6 	bl	800ce14 <ff_convert>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b4ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d101      	bne.n	800b4b6 <create_name+0x8a>
 800b4b2:	2306      	movs	r3, #6
 800b4b4:	e16e      	b.n	800b794 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b4b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4b8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4ba:	d809      	bhi.n	800b4d0 <create_name+0xa4>
 800b4bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4be:	4619      	mov	r1, r3
 800b4c0:	488d      	ldr	r0, [pc, #564]	@ (800b6f8 <create_name+0x2cc>)
 800b4c2:	f7fe fafb 	bl	8009abc <chk_chr>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d001      	beq.n	800b4d0 <create_name+0xa4>
 800b4cc:	2306      	movs	r3, #6
 800b4ce:	e161      	b.n	800b794 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	1c5a      	adds	r2, r3, #1
 800b4d4:	617a      	str	r2, [r7, #20]
 800b4d6:	005b      	lsls	r3, r3, #1
 800b4d8:	68fa      	ldr	r2, [r7, #12]
 800b4da:	4413      	add	r3, r2
 800b4dc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b4de:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b4e0:	e7b4      	b.n	800b44c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b4e2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b4e4:	693a      	ldr	r2, [r7, #16]
 800b4e6:	69bb      	ldr	r3, [r7, #24]
 800b4e8:	441a      	add	r2, r3
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b4ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4f0:	2b1f      	cmp	r3, #31
 800b4f2:	d801      	bhi.n	800b4f8 <create_name+0xcc>
 800b4f4:	2304      	movs	r3, #4
 800b4f6:	e000      	b.n	800b4fa <create_name+0xce>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b4fe:	e011      	b.n	800b524 <create_name+0xf8>
		w = lfn[di - 1];
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b506:	3b01      	subs	r3, #1
 800b508:	005b      	lsls	r3, r3, #1
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	4413      	add	r3, r2
 800b50e:	881b      	ldrh	r3, [r3, #0]
 800b510:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b512:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b514:	2b20      	cmp	r3, #32
 800b516:	d002      	beq.n	800b51e <create_name+0xf2>
 800b518:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b51a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b51c:	d106      	bne.n	800b52c <create_name+0x100>
		di--;
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	3b01      	subs	r3, #1
 800b522:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d1ea      	bne.n	800b500 <create_name+0xd4>
 800b52a:	e000      	b.n	800b52e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b52c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	005b      	lsls	r3, r3, #1
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	4413      	add	r3, r2
 800b536:	2200      	movs	r2, #0
 800b538:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d101      	bne.n	800b544 <create_name+0x118>
 800b540:	2306      	movs	r3, #6
 800b542:	e127      	b.n	800b794 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	3324      	adds	r3, #36	@ 0x24
 800b548:	220b      	movs	r2, #11
 800b54a:	2120      	movs	r1, #32
 800b54c:	4618      	mov	r0, r3
 800b54e:	f7fe fa73 	bl	8009a38 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b552:	2300      	movs	r3, #0
 800b554:	61bb      	str	r3, [r7, #24]
 800b556:	e002      	b.n	800b55e <create_name+0x132>
 800b558:	69bb      	ldr	r3, [r7, #24]
 800b55a:	3301      	adds	r3, #1
 800b55c:	61bb      	str	r3, [r7, #24]
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	005b      	lsls	r3, r3, #1
 800b562:	68fa      	ldr	r2, [r7, #12]
 800b564:	4413      	add	r3, r2
 800b566:	881b      	ldrh	r3, [r3, #0]
 800b568:	2b20      	cmp	r3, #32
 800b56a:	d0f5      	beq.n	800b558 <create_name+0x12c>
 800b56c:	69bb      	ldr	r3, [r7, #24]
 800b56e:	005b      	lsls	r3, r3, #1
 800b570:	68fa      	ldr	r2, [r7, #12]
 800b572:	4413      	add	r3, r2
 800b574:	881b      	ldrh	r3, [r3, #0]
 800b576:	2b2e      	cmp	r3, #46	@ 0x2e
 800b578:	d0ee      	beq.n	800b558 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b57a:	69bb      	ldr	r3, [r7, #24]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d009      	beq.n	800b594 <create_name+0x168>
 800b580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b584:	f043 0303 	orr.w	r3, r3, #3
 800b588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b58c:	e002      	b.n	800b594 <create_name+0x168>
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	3b01      	subs	r3, #1
 800b592:	617b      	str	r3, [r7, #20]
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d009      	beq.n	800b5ae <create_name+0x182>
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	005b      	lsls	r3, r3, #1
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	4413      	add	r3, r2
 800b5a8:	881b      	ldrh	r3, [r3, #0]
 800b5aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5ac:	d1ef      	bne.n	800b58e <create_name+0x162>

	i = b = 0; ni = 8;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	623b      	str	r3, [r7, #32]
 800b5b8:	2308      	movs	r3, #8
 800b5ba:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b5bc:	69bb      	ldr	r3, [r7, #24]
 800b5be:	1c5a      	adds	r2, r3, #1
 800b5c0:	61ba      	str	r2, [r7, #24]
 800b5c2:	005b      	lsls	r3, r3, #1
 800b5c4:	68fa      	ldr	r2, [r7, #12]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	881b      	ldrh	r3, [r3, #0]
 800b5ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b5cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	f000 8090 	beq.w	800b6f4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b5d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5d6:	2b20      	cmp	r3, #32
 800b5d8:	d006      	beq.n	800b5e8 <create_name+0x1bc>
 800b5da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b5dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5de:	d10a      	bne.n	800b5f6 <create_name+0x1ca>
 800b5e0:	69ba      	ldr	r2, [r7, #24]
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d006      	beq.n	800b5f6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b5e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5ec:	f043 0303 	orr.w	r3, r3, #3
 800b5f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b5f4:	e07d      	b.n	800b6f2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b5f6:	6a3a      	ldr	r2, [r7, #32]
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d203      	bcs.n	800b606 <create_name+0x1da>
 800b5fe:	69ba      	ldr	r2, [r7, #24]
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	429a      	cmp	r2, r3
 800b604:	d123      	bne.n	800b64e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	2b0b      	cmp	r3, #11
 800b60a:	d106      	bne.n	800b61a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b60c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b610:	f043 0303 	orr.w	r3, r3, #3
 800b614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b618:	e075      	b.n	800b706 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b61a:	69ba      	ldr	r2, [r7, #24]
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	429a      	cmp	r2, r3
 800b620:	d005      	beq.n	800b62e <create_name+0x202>
 800b622:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b626:	f043 0303 	orr.w	r3, r3, #3
 800b62a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800b62e:	69ba      	ldr	r2, [r7, #24]
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	429a      	cmp	r2, r3
 800b634:	d866      	bhi.n	800b704 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	61bb      	str	r3, [r7, #24]
 800b63a:	2308      	movs	r3, #8
 800b63c:	623b      	str	r3, [r7, #32]
 800b63e:	230b      	movs	r3, #11
 800b640:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b642:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b64c:	e051      	b.n	800b6f2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b64e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b650:	2b7f      	cmp	r3, #127	@ 0x7f
 800b652:	d914      	bls.n	800b67e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b654:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b656:	2100      	movs	r1, #0
 800b658:	4618      	mov	r0, r3
 800b65a:	f001 fbdb 	bl	800ce14 <ff_convert>
 800b65e:	4603      	mov	r3, r0
 800b660:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b662:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b664:	2b00      	cmp	r3, #0
 800b666:	d004      	beq.n	800b672 <create_name+0x246>
 800b668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b66a:	3b80      	subs	r3, #128	@ 0x80
 800b66c:	4a23      	ldr	r2, [pc, #140]	@ (800b6fc <create_name+0x2d0>)
 800b66e:	5cd3      	ldrb	r3, [r2, r3]
 800b670:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b672:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b676:	f043 0302 	orr.w	r3, r3, #2
 800b67a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b67e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b680:	2b00      	cmp	r3, #0
 800b682:	d007      	beq.n	800b694 <create_name+0x268>
 800b684:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b686:	4619      	mov	r1, r3
 800b688:	481d      	ldr	r0, [pc, #116]	@ (800b700 <create_name+0x2d4>)
 800b68a:	f7fe fa17 	bl	8009abc <chk_chr>
 800b68e:	4603      	mov	r3, r0
 800b690:	2b00      	cmp	r3, #0
 800b692:	d008      	beq.n	800b6a6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b694:	235f      	movs	r3, #95	@ 0x5f
 800b696:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b698:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b69c:	f043 0303 	orr.w	r3, r3, #3
 800b6a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b6a4:	e01b      	b.n	800b6de <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b6a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6a8:	2b40      	cmp	r3, #64	@ 0x40
 800b6aa:	d909      	bls.n	800b6c0 <create_name+0x294>
 800b6ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6ae:	2b5a      	cmp	r3, #90	@ 0x5a
 800b6b0:	d806      	bhi.n	800b6c0 <create_name+0x294>
					b |= 2;
 800b6b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6b6:	f043 0302 	orr.w	r3, r3, #2
 800b6ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b6be:	e00e      	b.n	800b6de <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b6c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6c2:	2b60      	cmp	r3, #96	@ 0x60
 800b6c4:	d90b      	bls.n	800b6de <create_name+0x2b2>
 800b6c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6c8:	2b7a      	cmp	r3, #122	@ 0x7a
 800b6ca:	d808      	bhi.n	800b6de <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b6cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6d0:	f043 0301 	orr.w	r3, r3, #1
 800b6d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b6d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b6da:	3b20      	subs	r3, #32
 800b6dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b6de:	6a3b      	ldr	r3, [r7, #32]
 800b6e0:	1c5a      	adds	r2, r3, #1
 800b6e2:	623a      	str	r2, [r7, #32]
 800b6e4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b6e6:	b2d1      	uxtb	r1, r2
 800b6e8:	687a      	ldr	r2, [r7, #4]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	460a      	mov	r2, r1
 800b6ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b6f2:	e763      	b.n	800b5bc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b6f4:	bf00      	nop
 800b6f6:	e006      	b.n	800b706 <create_name+0x2da>
 800b6f8:	0800fe44 	.word	0x0800fe44
 800b6fc:	0800ff10 	.word	0x0800ff10
 800b700:	0800fe50 	.word	0x0800fe50
			if (si > di) break;			/* No extension */
 800b704:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b70c:	2be5      	cmp	r3, #229	@ 0xe5
 800b70e:	d103      	bne.n	800b718 <create_name+0x2ec>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2205      	movs	r2, #5
 800b714:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800b718:	69fb      	ldr	r3, [r7, #28]
 800b71a:	2b08      	cmp	r3, #8
 800b71c:	d104      	bne.n	800b728 <create_name+0x2fc>
 800b71e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b728:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b72c:	f003 030c 	and.w	r3, r3, #12
 800b730:	2b0c      	cmp	r3, #12
 800b732:	d005      	beq.n	800b740 <create_name+0x314>
 800b734:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b738:	f003 0303 	and.w	r3, r3, #3
 800b73c:	2b03      	cmp	r3, #3
 800b73e:	d105      	bne.n	800b74c <create_name+0x320>
 800b740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b744:	f043 0302 	orr.w	r3, r3, #2
 800b748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b74c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b750:	f003 0302 	and.w	r3, r3, #2
 800b754:	2b00      	cmp	r3, #0
 800b756:	d117      	bne.n	800b788 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b758:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b75c:	f003 0303 	and.w	r3, r3, #3
 800b760:	2b01      	cmp	r3, #1
 800b762:	d105      	bne.n	800b770 <create_name+0x344>
 800b764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b768:	f043 0310 	orr.w	r3, r3, #16
 800b76c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b770:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b774:	f003 030c 	and.w	r3, r3, #12
 800b778:	2b04      	cmp	r3, #4
 800b77a:	d105      	bne.n	800b788 <create_name+0x35c>
 800b77c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b780:	f043 0308 	orr.w	r3, r3, #8
 800b784:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b78e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800b792:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b794:	4618      	mov	r0, r3
 800b796:	3728      	adds	r7, #40	@ 0x28
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b086      	sub	sp, #24
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b7b0:	e002      	b.n	800b7b8 <follow_path+0x1c>
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	3301      	adds	r3, #1
 800b7b6:	603b      	str	r3, [r7, #0]
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	2b2f      	cmp	r3, #47	@ 0x2f
 800b7be:	d0f8      	beq.n	800b7b2 <follow_path+0x16>
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	781b      	ldrb	r3, [r3, #0]
 800b7c4:	2b5c      	cmp	r3, #92	@ 0x5c
 800b7c6:	d0f4      	beq.n	800b7b2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b7c8:	693b      	ldr	r3, [r7, #16]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	2b1f      	cmp	r3, #31
 800b7d4:	d80a      	bhi.n	800b7ec <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2280      	movs	r2, #128	@ 0x80
 800b7da:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b7de:	2100      	movs	r1, #0
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f7fe ff16 	bl	800a612 <dir_sdi>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	75fb      	strb	r3, [r7, #23]
 800b7ea:	e048      	b.n	800b87e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b7ec:	463b      	mov	r3, r7
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f7ff fe1b 	bl	800b42c <create_name>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b7fa:	7dfb      	ldrb	r3, [r7, #23]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d139      	bne.n	800b874 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f7ff fb7d 	bl	800af00 <dir_find>
 800b806:	4603      	mov	r3, r0
 800b808:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b810:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b812:	7dfb      	ldrb	r3, [r7, #23]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d00a      	beq.n	800b82e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b818:	7dfb      	ldrb	r3, [r7, #23]
 800b81a:	2b04      	cmp	r3, #4
 800b81c:	d12c      	bne.n	800b878 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b81e:	7afb      	ldrb	r3, [r7, #11]
 800b820:	f003 0304 	and.w	r3, r3, #4
 800b824:	2b00      	cmp	r3, #0
 800b826:	d127      	bne.n	800b878 <follow_path+0xdc>
 800b828:	2305      	movs	r3, #5
 800b82a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b82c:	e024      	b.n	800b878 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b82e:	7afb      	ldrb	r3, [r7, #11]
 800b830:	f003 0304 	and.w	r3, r3, #4
 800b834:	2b00      	cmp	r3, #0
 800b836:	d121      	bne.n	800b87c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	799b      	ldrb	r3, [r3, #6]
 800b83c:	f003 0310 	and.w	r3, r3, #16
 800b840:	2b00      	cmp	r3, #0
 800b842:	d102      	bne.n	800b84a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b844:	2305      	movs	r3, #5
 800b846:	75fb      	strb	r3, [r7, #23]
 800b848:	e019      	b.n	800b87e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	695b      	ldr	r3, [r3, #20]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	8992      	ldrh	r2, [r2, #12]
 800b858:	fbb3 f0f2 	udiv	r0, r3, r2
 800b85c:	fb00 f202 	mul.w	r2, r0, r2
 800b860:	1a9b      	subs	r3, r3, r2
 800b862:	440b      	add	r3, r1
 800b864:	4619      	mov	r1, r3
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f7ff f879 	bl	800a95e <ld_clust>
 800b86c:	4602      	mov	r2, r0
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b872:	e7bb      	b.n	800b7ec <follow_path+0x50>
			if (res != FR_OK) break;
 800b874:	bf00      	nop
 800b876:	e002      	b.n	800b87e <follow_path+0xe2>
				break;
 800b878:	bf00      	nop
 800b87a:	e000      	b.n	800b87e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b87c:	bf00      	nop
			}
		}
	}

	return res;
 800b87e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b880:	4618      	mov	r0, r3
 800b882:	3718      	adds	r7, #24
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}

0800b888 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b888:	b480      	push	{r7}
 800b88a:	b087      	sub	sp, #28
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b890:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b894:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d031      	beq.n	800b902 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	617b      	str	r3, [r7, #20]
 800b8a4:	e002      	b.n	800b8ac <get_ldnumber+0x24>
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	617b      	str	r3, [r7, #20]
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	2b1f      	cmp	r3, #31
 800b8b2:	d903      	bls.n	800b8bc <get_ldnumber+0x34>
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	2b3a      	cmp	r3, #58	@ 0x3a
 800b8ba:	d1f4      	bne.n	800b8a6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	2b3a      	cmp	r3, #58	@ 0x3a
 800b8c2:	d11c      	bne.n	800b8fe <get_ldnumber+0x76>
			tp = *path;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	1c5a      	adds	r2, r3, #1
 800b8ce:	60fa      	str	r2, [r7, #12]
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	3b30      	subs	r3, #48	@ 0x30
 800b8d4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	2b09      	cmp	r3, #9
 800b8da:	d80e      	bhi.n	800b8fa <get_ldnumber+0x72>
 800b8dc:	68fa      	ldr	r2, [r7, #12]
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d10a      	bne.n	800b8fa <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d107      	bne.n	800b8fa <get_ldnumber+0x72>
					vol = (int)i;
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	617b      	str	r3, [r7, #20]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	697a      	ldr	r2, [r7, #20]
 800b8f8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	e002      	b.n	800b904 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b8fe:	2300      	movs	r3, #0
 800b900:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b902:	693b      	ldr	r3, [r7, #16]
}
 800b904:	4618      	mov	r0, r3
 800b906:	371c      	adds	r7, #28
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2200      	movs	r2, #0
 800b91e:	70da      	strb	r2, [r3, #3]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b926:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b928:	6839      	ldr	r1, [r7, #0]
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f7fe fa92 	bl	8009e54 <move_window>
 800b930:	4603      	mov	r3, r0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <check_fs+0x2a>
 800b936:	2304      	movs	r3, #4
 800b938:	e038      	b.n	800b9ac <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	3338      	adds	r3, #56	@ 0x38
 800b93e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b942:	4618      	mov	r0, r3
 800b944:	f7fd ffd4 	bl	80098f0 <ld_word>
 800b948:	4603      	mov	r3, r0
 800b94a:	461a      	mov	r2, r3
 800b94c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b950:	429a      	cmp	r2, r3
 800b952:	d001      	beq.n	800b958 <check_fs+0x48>
 800b954:	2303      	movs	r3, #3
 800b956:	e029      	b.n	800b9ac <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b95e:	2be9      	cmp	r3, #233	@ 0xe9
 800b960:	d009      	beq.n	800b976 <check_fs+0x66>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b968:	2beb      	cmp	r3, #235	@ 0xeb
 800b96a:	d11e      	bne.n	800b9aa <check_fs+0x9a>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800b972:	2b90      	cmp	r3, #144	@ 0x90
 800b974:	d119      	bne.n	800b9aa <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	3338      	adds	r3, #56	@ 0x38
 800b97a:	3336      	adds	r3, #54	@ 0x36
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fd ffd0 	bl	8009922 <ld_dword>
 800b982:	4603      	mov	r3, r0
 800b984:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b988:	4a0a      	ldr	r2, [pc, #40]	@ (800b9b4 <check_fs+0xa4>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d101      	bne.n	800b992 <check_fs+0x82>
 800b98e:	2300      	movs	r3, #0
 800b990:	e00c      	b.n	800b9ac <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	3338      	adds	r3, #56	@ 0x38
 800b996:	3352      	adds	r3, #82	@ 0x52
 800b998:	4618      	mov	r0, r3
 800b99a:	f7fd ffc2 	bl	8009922 <ld_dword>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	4a05      	ldr	r2, [pc, #20]	@ (800b9b8 <check_fs+0xa8>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d101      	bne.n	800b9aa <check_fs+0x9a>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	e000      	b.n	800b9ac <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b9aa:	2302      	movs	r3, #2
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3708      	adds	r7, #8
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}
 800b9b4:	00544146 	.word	0x00544146
 800b9b8:	33544146 	.word	0x33544146

0800b9bc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b096      	sub	sp, #88	@ 0x58
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	60f8      	str	r0, [r7, #12]
 800b9c4:	60b9      	str	r1, [r7, #8]
 800b9c6:	4613      	mov	r3, r2
 800b9c8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b9d0:	68f8      	ldr	r0, [r7, #12]
 800b9d2:	f7ff ff59 	bl	800b888 <get_ldnumber>
 800b9d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	da01      	bge.n	800b9e2 <find_volume+0x26>
 800b9de:	230b      	movs	r3, #11
 800b9e0:	e262      	b.n	800bea8 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b9e2:	4a9f      	ldr	r2, [pc, #636]	@ (800bc60 <find_volume+0x2a4>)
 800b9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9ea:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b9ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d101      	bne.n	800b9f6 <find_volume+0x3a>
 800b9f2:	230c      	movs	r3, #12
 800b9f4:	e258      	b.n	800bea8 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9fa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b9fc:	79fb      	ldrb	r3, [r7, #7]
 800b9fe:	f023 0301 	bic.w	r3, r3, #1
 800ba02:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ba04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d01a      	beq.n	800ba42 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ba0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba0e:	785b      	ldrb	r3, [r3, #1]
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7fd fecf 	bl	80097b4 <disk_status>
 800ba16:	4603      	mov	r3, r0
 800ba18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ba1c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba20:	f003 0301 	and.w	r3, r3, #1
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10c      	bne.n	800ba42 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ba28:	79fb      	ldrb	r3, [r7, #7]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d007      	beq.n	800ba3e <find_volume+0x82>
 800ba2e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba32:	f003 0304 	and.w	r3, r3, #4
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d001      	beq.n	800ba3e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ba3a:	230a      	movs	r3, #10
 800ba3c:	e234      	b.n	800bea8 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e232      	b.n	800bea8 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ba42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba44:	2200      	movs	r2, #0
 800ba46:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ba48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba4a:	b2da      	uxtb	r2, r3
 800ba4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba4e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ba50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba52:	785b      	ldrb	r3, [r3, #1]
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7fd fec7 	bl	80097e8 <disk_initialize>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ba60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba64:	f003 0301 	and.w	r3, r3, #1
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d001      	beq.n	800ba70 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ba6c:	2303      	movs	r3, #3
 800ba6e:	e21b      	b.n	800bea8 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ba70:	79fb      	ldrb	r3, [r7, #7]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d007      	beq.n	800ba86 <find_volume+0xca>
 800ba76:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba7a:	f003 0304 	and.w	r3, r3, #4
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d001      	beq.n	800ba86 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800ba82:	230a      	movs	r3, #10
 800ba84:	e210      	b.n	800bea8 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800ba86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba88:	7858      	ldrb	r0, [r3, #1]
 800ba8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8c:	330c      	adds	r3, #12
 800ba8e:	461a      	mov	r2, r3
 800ba90:	2102      	movs	r1, #2
 800ba92:	f7fd ff0f 	bl	80098b4 <disk_ioctl>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <find_volume+0xe4>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e203      	b.n	800bea8 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800baa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa2:	899b      	ldrh	r3, [r3, #12]
 800baa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baa8:	d80d      	bhi.n	800bac6 <find_volume+0x10a>
 800baaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baac:	899b      	ldrh	r3, [r3, #12]
 800baae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bab2:	d308      	bcc.n	800bac6 <find_volume+0x10a>
 800bab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab6:	899b      	ldrh	r3, [r3, #12]
 800bab8:	461a      	mov	r2, r3
 800baba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800babc:	899b      	ldrh	r3, [r3, #12]
 800babe:	3b01      	subs	r3, #1
 800bac0:	4013      	ands	r3, r2
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <find_volume+0x10e>
 800bac6:	2301      	movs	r3, #1
 800bac8:	e1ee      	b.n	800bea8 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800baca:	2300      	movs	r3, #0
 800bacc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bace:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bad0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bad2:	f7ff ff1d 	bl	800b910 <check_fs>
 800bad6:	4603      	mov	r3, r0
 800bad8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800badc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d149      	bne.n	800bb78 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bae4:	2300      	movs	r3, #0
 800bae6:	643b      	str	r3, [r7, #64]	@ 0x40
 800bae8:	e01e      	b.n	800bb28 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800baea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baec:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800baf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baf2:	011b      	lsls	r3, r3, #4
 800baf4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800baf8:	4413      	add	r3, r2
 800bafa:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bafe:	3304      	adds	r3, #4
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d006      	beq.n	800bb14 <find_volume+0x158>
 800bb06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb08:	3308      	adds	r3, #8
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f7fd ff09 	bl	8009922 <ld_dword>
 800bb10:	4602      	mov	r2, r0
 800bb12:	e000      	b.n	800bb16 <find_volume+0x15a>
 800bb14:	2200      	movs	r2, #0
 800bb16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb18:	009b      	lsls	r3, r3, #2
 800bb1a:	3358      	adds	r3, #88	@ 0x58
 800bb1c:	443b      	add	r3, r7
 800bb1e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bb22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb24:	3301      	adds	r3, #1
 800bb26:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb2a:	2b03      	cmp	r3, #3
 800bb2c:	d9dd      	bls.n	800baea <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bb2e:	2300      	movs	r3, #0
 800bb30:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800bb32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d002      	beq.n	800bb3e <find_volume+0x182>
 800bb38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bb3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	3358      	adds	r3, #88	@ 0x58
 800bb44:	443b      	add	r3, r7
 800bb46:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bb4a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bb4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d005      	beq.n	800bb5e <find_volume+0x1a2>
 800bb52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bb54:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bb56:	f7ff fedb 	bl	800b910 <check_fs>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	e000      	b.n	800bb60 <find_volume+0x1a4>
 800bb5e:	2303      	movs	r3, #3
 800bb60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bb64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	d905      	bls.n	800bb78 <find_volume+0x1bc>
 800bb6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb6e:	3301      	adds	r3, #1
 800bb70:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb74:	2b03      	cmp	r3, #3
 800bb76:	d9e2      	bls.n	800bb3e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bb78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb7c:	2b04      	cmp	r3, #4
 800bb7e:	d101      	bne.n	800bb84 <find_volume+0x1c8>
 800bb80:	2301      	movs	r3, #1
 800bb82:	e191      	b.n	800bea8 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bb84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d901      	bls.n	800bb90 <find_volume+0x1d4>
 800bb8c:	230d      	movs	r3, #13
 800bb8e:	e18b      	b.n	800bea8 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb92:	3338      	adds	r3, #56	@ 0x38
 800bb94:	330b      	adds	r3, #11
 800bb96:	4618      	mov	r0, r3
 800bb98:	f7fd feaa 	bl	80098f0 <ld_word>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	461a      	mov	r2, r3
 800bba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba2:	899b      	ldrh	r3, [r3, #12]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d001      	beq.n	800bbac <find_volume+0x1f0>
 800bba8:	230d      	movs	r3, #13
 800bbaa:	e17d      	b.n	800bea8 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bbac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbae:	3338      	adds	r3, #56	@ 0x38
 800bbb0:	3316      	adds	r3, #22
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7fd fe9c 	bl	80098f0 <ld_word>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bbbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d106      	bne.n	800bbd0 <find_volume+0x214>
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc4:	3338      	adds	r3, #56	@ 0x38
 800bbc6:	3324      	adds	r3, #36	@ 0x24
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f7fd feaa 	bl	8009922 <ld_dword>
 800bbce:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800bbd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bbd4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bbd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd8:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800bbdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbde:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bbe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbe2:	789b      	ldrb	r3, [r3, #2]
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d005      	beq.n	800bbf4 <find_volume+0x238>
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbea:	789b      	ldrb	r3, [r3, #2]
 800bbec:	2b02      	cmp	r3, #2
 800bbee:	d001      	beq.n	800bbf4 <find_volume+0x238>
 800bbf0:	230d      	movs	r3, #13
 800bbf2:	e159      	b.n	800bea8 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf6:	789b      	ldrb	r3, [r3, #2]
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbfc:	fb02 f303 	mul.w	r3, r2, r3
 800bc00:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bc02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bc08:	461a      	mov	r2, r3
 800bc0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc0c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bc0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc10:	895b      	ldrh	r3, [r3, #10]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d008      	beq.n	800bc28 <find_volume+0x26c>
 800bc16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc18:	895b      	ldrh	r3, [r3, #10]
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1e:	895b      	ldrh	r3, [r3, #10]
 800bc20:	3b01      	subs	r3, #1
 800bc22:	4013      	ands	r3, r2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d001      	beq.n	800bc2c <find_volume+0x270>
 800bc28:	230d      	movs	r3, #13
 800bc2a:	e13d      	b.n	800bea8 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bc2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc2e:	3338      	adds	r3, #56	@ 0x38
 800bc30:	3311      	adds	r3, #17
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fd fe5c 	bl	80098f0 <ld_word>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc3e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bc40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc42:	891b      	ldrh	r3, [r3, #8]
 800bc44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc46:	8992      	ldrh	r2, [r2, #12]
 800bc48:	0952      	lsrs	r2, r2, #5
 800bc4a:	b292      	uxth	r2, r2
 800bc4c:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc50:	fb01 f202 	mul.w	r2, r1, r2
 800bc54:	1a9b      	subs	r3, r3, r2
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d003      	beq.n	800bc64 <find_volume+0x2a8>
 800bc5c:	230d      	movs	r3, #13
 800bc5e:	e123      	b.n	800bea8 <find_volume+0x4ec>
 800bc60:	20044760 	.word	0x20044760

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800bc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc66:	3338      	adds	r3, #56	@ 0x38
 800bc68:	3313      	adds	r3, #19
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fd fe40 	bl	80098f0 <ld_word>
 800bc70:	4603      	mov	r3, r0
 800bc72:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800bc74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d106      	bne.n	800bc88 <find_volume+0x2cc>
 800bc7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc7c:	3338      	adds	r3, #56	@ 0x38
 800bc7e:	3320      	adds	r3, #32
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fd fe4e 	bl	8009922 <ld_dword>
 800bc86:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc8a:	3338      	adds	r3, #56	@ 0x38
 800bc8c:	330e      	adds	r3, #14
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7fd fe2e 	bl	80098f0 <ld_word>
 800bc94:	4603      	mov	r3, r0
 800bc96:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bc98:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d101      	bne.n	800bca2 <find_volume+0x2e6>
 800bc9e:	230d      	movs	r3, #13
 800bca0:	e102      	b.n	800bea8 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bca2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bca6:	4413      	add	r3, r2
 800bca8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcaa:	8911      	ldrh	r1, [r2, #8]
 800bcac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcae:	8992      	ldrh	r2, [r2, #12]
 800bcb0:	0952      	lsrs	r2, r2, #5
 800bcb2:	b292      	uxth	r2, r2
 800bcb4:	fbb1 f2f2 	udiv	r2, r1, r2
 800bcb8:	b292      	uxth	r2, r2
 800bcba:	4413      	add	r3, r2
 800bcbc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bcbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bcc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d201      	bcs.n	800bcca <find_volume+0x30e>
 800bcc6:	230d      	movs	r3, #13
 800bcc8:	e0ee      	b.n	800bea8 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bcca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcce:	1ad3      	subs	r3, r2, r3
 800bcd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcd2:	8952      	ldrh	r2, [r2, #10]
 800bcd4:	fbb3 f3f2 	udiv	r3, r3, r2
 800bcd8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d101      	bne.n	800bce4 <find_volume+0x328>
 800bce0:	230d      	movs	r3, #13
 800bce2:	e0e1      	b.n	800bea8 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800bce4:	2303      	movs	r3, #3
 800bce6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcec:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d802      	bhi.n	800bcfa <find_volume+0x33e>
 800bcf4:	2302      	movs	r3, #2
 800bcf6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfc:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d802      	bhi.n	800bd0a <find_volume+0x34e>
 800bd04:	2301      	movs	r3, #1
 800bd06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd0c:	1c9a      	adds	r2, r3, #2
 800bd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd10:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800bd12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd16:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bd18:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bd1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd1c:	441a      	add	r2, r3
 800bd1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd20:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800bd22:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd26:	441a      	add	r2, r3
 800bd28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd2a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800bd2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bd30:	2b03      	cmp	r3, #3
 800bd32:	d11e      	bne.n	800bd72 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bd34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd36:	3338      	adds	r3, #56	@ 0x38
 800bd38:	332a      	adds	r3, #42	@ 0x2a
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7fd fdd8 	bl	80098f0 <ld_word>
 800bd40:	4603      	mov	r3, r0
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d001      	beq.n	800bd4a <find_volume+0x38e>
 800bd46:	230d      	movs	r3, #13
 800bd48:	e0ae      	b.n	800bea8 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bd4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4c:	891b      	ldrh	r3, [r3, #8]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d001      	beq.n	800bd56 <find_volume+0x39a>
 800bd52:	230d      	movs	r3, #13
 800bd54:	e0a8      	b.n	800bea8 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd58:	3338      	adds	r3, #56	@ 0x38
 800bd5a:	332c      	adds	r3, #44	@ 0x2c
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f7fd fde0 	bl	8009922 <ld_dword>
 800bd62:	4602      	mov	r2, r0
 800bd64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd66:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6a:	69db      	ldr	r3, [r3, #28]
 800bd6c:	009b      	lsls	r3, r3, #2
 800bd6e:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd70:	e01f      	b.n	800bdb2 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd74:	891b      	ldrh	r3, [r3, #8]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d101      	bne.n	800bd7e <find_volume+0x3c2>
 800bd7a:	230d      	movs	r3, #13
 800bd7c:	e094      	b.n	800bea8 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd84:	441a      	add	r2, r3
 800bd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd88:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bd8a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bd8e:	2b02      	cmp	r3, #2
 800bd90:	d103      	bne.n	800bd9a <find_volume+0x3de>
 800bd92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd94:	69db      	ldr	r3, [r3, #28]
 800bd96:	005b      	lsls	r3, r3, #1
 800bd98:	e00a      	b.n	800bdb0 <find_volume+0x3f4>
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9c:	69da      	ldr	r2, [r3, #28]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	005b      	lsls	r3, r3, #1
 800bda2:	4413      	add	r3, r2
 800bda4:	085a      	lsrs	r2, r3, #1
 800bda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda8:	69db      	ldr	r3, [r3, #28]
 800bdaa:	f003 0301 	and.w	r3, r3, #1
 800bdae:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bdb0:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bdb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb4:	6a1a      	ldr	r2, [r3, #32]
 800bdb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb8:	899b      	ldrh	r3, [r3, #12]
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdbe:	440b      	add	r3, r1
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bdc4:	8989      	ldrh	r1, [r1, #12]
 800bdc6:	fbb3 f3f1 	udiv	r3, r3, r1
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d201      	bcs.n	800bdd2 <find_volume+0x416>
 800bdce:	230d      	movs	r3, #13
 800bdd0:	e06a      	b.n	800bea8 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bdd8:	619a      	str	r2, [r3, #24]
 800bdda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bddc:	699a      	ldr	r2, [r3, #24]
 800bdde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800bde2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde4:	2280      	movs	r2, #128	@ 0x80
 800bde6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bde8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bdec:	2b03      	cmp	r3, #3
 800bdee:	d149      	bne.n	800be84 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bdf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdf2:	3338      	adds	r3, #56	@ 0x38
 800bdf4:	3330      	adds	r3, #48	@ 0x30
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fd fd7a 	bl	80098f0 <ld_word>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d140      	bne.n	800be84 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800be02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be04:	3301      	adds	r3, #1
 800be06:	4619      	mov	r1, r3
 800be08:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800be0a:	f7fe f823 	bl	8009e54 <move_window>
 800be0e:	4603      	mov	r3, r0
 800be10:	2b00      	cmp	r3, #0
 800be12:	d137      	bne.n	800be84 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800be14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be16:	2200      	movs	r2, #0
 800be18:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800be1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be1c:	3338      	adds	r3, #56	@ 0x38
 800be1e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800be22:	4618      	mov	r0, r3
 800be24:	f7fd fd64 	bl	80098f0 <ld_word>
 800be28:	4603      	mov	r3, r0
 800be2a:	461a      	mov	r2, r3
 800be2c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800be30:	429a      	cmp	r2, r3
 800be32:	d127      	bne.n	800be84 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800be34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be36:	3338      	adds	r3, #56	@ 0x38
 800be38:	4618      	mov	r0, r3
 800be3a:	f7fd fd72 	bl	8009922 <ld_dword>
 800be3e:	4603      	mov	r3, r0
 800be40:	4a1b      	ldr	r2, [pc, #108]	@ (800beb0 <find_volume+0x4f4>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d11e      	bne.n	800be84 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800be46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be48:	3338      	adds	r3, #56	@ 0x38
 800be4a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fd fd67 	bl	8009922 <ld_dword>
 800be54:	4603      	mov	r3, r0
 800be56:	4a17      	ldr	r2, [pc, #92]	@ (800beb4 <find_volume+0x4f8>)
 800be58:	4293      	cmp	r3, r2
 800be5a:	d113      	bne.n	800be84 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800be5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5e:	3338      	adds	r3, #56	@ 0x38
 800be60:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800be64:	4618      	mov	r0, r3
 800be66:	f7fd fd5c 	bl	8009922 <ld_dword>
 800be6a:	4602      	mov	r2, r0
 800be6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be6e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800be70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be72:	3338      	adds	r3, #56	@ 0x38
 800be74:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800be78:	4618      	mov	r0, r3
 800be7a:	f7fd fd52 	bl	8009922 <ld_dword>
 800be7e:	4602      	mov	r2, r0
 800be80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be82:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800be84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be86:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800be8a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800be8c:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <find_volume+0x4fc>)
 800be8e:	881b      	ldrh	r3, [r3, #0]
 800be90:	3301      	adds	r3, #1
 800be92:	b29a      	uxth	r2, r3
 800be94:	4b08      	ldr	r3, [pc, #32]	@ (800beb8 <find_volume+0x4fc>)
 800be96:	801a      	strh	r2, [r3, #0]
 800be98:	4b07      	ldr	r3, [pc, #28]	@ (800beb8 <find_volume+0x4fc>)
 800be9a:	881a      	ldrh	r2, [r3, #0]
 800be9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be9e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bea0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bea2:	f7fd ff6f 	bl	8009d84 <clear_lock>
#endif
	return FR_OK;
 800bea6:	2300      	movs	r3, #0
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3758      	adds	r7, #88	@ 0x58
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}
 800beb0:	41615252 	.word	0x41615252
 800beb4:	61417272 	.word	0x61417272
 800beb8:	20044764 	.word	0x20044764

0800bebc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bec6:	2309      	movs	r3, #9
 800bec8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d01c      	beq.n	800bf0a <validate+0x4e>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d018      	beq.n	800bf0a <validate+0x4e>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d013      	beq.n	800bf0a <validate+0x4e>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	889a      	ldrh	r2, [r3, #4]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	88db      	ldrh	r3, [r3, #6]
 800beec:	429a      	cmp	r2, r3
 800beee:	d10c      	bne.n	800bf0a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	785b      	ldrb	r3, [r3, #1]
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7fd fc5c 	bl	80097b4 <disk_status>
 800befc:	4603      	mov	r3, r0
 800befe:	f003 0301 	and.w	r3, r3, #1
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d101      	bne.n	800bf0a <validate+0x4e>
			res = FR_OK;
 800bf06:	2300      	movs	r3, #0
 800bf08:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bf0a:	7bfb      	ldrb	r3, [r7, #15]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d102      	bne.n	800bf16 <validate+0x5a>
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	e000      	b.n	800bf18 <validate+0x5c>
 800bf16:	2300      	movs	r3, #0
 800bf18:	683a      	ldr	r2, [r7, #0]
 800bf1a:	6013      	str	r3, [r2, #0]
	return res;
 800bf1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3710      	adds	r7, #16
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bd80      	pop	{r7, pc}
	...

0800bf28 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b088      	sub	sp, #32
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	4613      	mov	r3, r2
 800bf34:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bf3a:	f107 0310 	add.w	r3, r7, #16
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f7ff fca2 	bl	800b888 <get_ldnumber>
 800bf44:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bf46:	69fb      	ldr	r3, [r7, #28]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	da01      	bge.n	800bf50 <f_mount+0x28>
 800bf4c:	230b      	movs	r3, #11
 800bf4e:	e02b      	b.n	800bfa8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bf50:	4a17      	ldr	r2, [pc, #92]	@ (800bfb0 <f_mount+0x88>)
 800bf52:	69fb      	ldr	r3, [r7, #28]
 800bf54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf58:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bf5a:	69bb      	ldr	r3, [r7, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d005      	beq.n	800bf6c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bf60:	69b8      	ldr	r0, [r7, #24]
 800bf62:	f7fd ff0f 	bl	8009d84 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d002      	beq.n	800bf78 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2200      	movs	r2, #0
 800bf76:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	490d      	ldr	r1, [pc, #52]	@ (800bfb0 <f_mount+0x88>)
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d002      	beq.n	800bf8e <f_mount+0x66>
 800bf88:	79fb      	ldrb	r3, [r7, #7]
 800bf8a:	2b01      	cmp	r3, #1
 800bf8c:	d001      	beq.n	800bf92 <f_mount+0x6a>
 800bf8e:	2300      	movs	r3, #0
 800bf90:	e00a      	b.n	800bfa8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bf92:	f107 010c 	add.w	r1, r7, #12
 800bf96:	f107 0308 	add.w	r3, r7, #8
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7ff fd0d 	bl	800b9bc <find_volume>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bfa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	3720      	adds	r7, #32
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}
 800bfb0:	20044760 	.word	0x20044760

0800bfb4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b09a      	sub	sp, #104	@ 0x68
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d101      	bne.n	800bfcc <f_open+0x18>
 800bfc8:	2309      	movs	r3, #9
 800bfca:	e1c7      	b.n	800c35c <f_open+0x3a8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bfcc:	79fb      	ldrb	r3, [r7, #7]
 800bfce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bfd2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bfd4:	79fa      	ldrb	r2, [r7, #7]
 800bfd6:	f107 0110 	add.w	r1, r7, #16
 800bfda:	f107 0308 	add.w	r3, r7, #8
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f7ff fcec 	bl	800b9bc <find_volume>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800bfea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	f040 81ab 	bne.w	800c34a <f_open+0x396>
		dj.obj.fs = fs;
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800bff8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bffc:	f000 ffd0 	bl	800cfa0 <ff_memalloc>
 800c000:	65b8      	str	r0, [r7, #88]	@ 0x58
 800c002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c004:	2b00      	cmp	r3, #0
 800c006:	d101      	bne.n	800c00c <f_open+0x58>
 800c008:	2311      	movs	r3, #17
 800c00a:	e1a7      	b.n	800c35c <f_open+0x3a8>
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c010:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800c012:	68ba      	ldr	r2, [r7, #8]
 800c014:	f107 0314 	add.w	r3, r7, #20
 800c018:	4611      	mov	r1, r2
 800c01a:	4618      	mov	r0, r3
 800c01c:	f7ff fbbe 	bl	800b79c <follow_path>
 800c020:	4603      	mov	r3, r0
 800c022:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c026:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d118      	bne.n	800c060 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c02e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c032:	b25b      	sxtb	r3, r3
 800c034:	2b00      	cmp	r3, #0
 800c036:	da03      	bge.n	800c040 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800c038:	2306      	movs	r3, #6
 800c03a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c03e:	e00f      	b.n	800c060 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c040:	79fb      	ldrb	r3, [r7, #7]
 800c042:	2b01      	cmp	r3, #1
 800c044:	bf8c      	ite	hi
 800c046:	2301      	movhi	r3, #1
 800c048:	2300      	movls	r3, #0
 800c04a:	b2db      	uxtb	r3, r3
 800c04c:	461a      	mov	r2, r3
 800c04e:	f107 0314 	add.w	r3, r7, #20
 800c052:	4611      	mov	r1, r2
 800c054:	4618      	mov	r0, r3
 800c056:	f7fd fd4d 	bl	8009af4 <chk_lock>
 800c05a:	4603      	mov	r3, r0
 800c05c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c060:	79fb      	ldrb	r3, [r7, #7]
 800c062:	f003 031c 	and.w	r3, r3, #28
 800c066:	2b00      	cmp	r3, #0
 800c068:	d07f      	beq.n	800c16a <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800c06a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d017      	beq.n	800c0a2 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c072:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c076:	2b04      	cmp	r3, #4
 800c078:	d10e      	bne.n	800c098 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c07a:	f7fd fd97 	bl	8009bac <enq_lock>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d006      	beq.n	800c092 <f_open+0xde>
 800c084:	f107 0314 	add.w	r3, r7, #20
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fe fff9 	bl	800b080 <dir_register>
 800c08e:	4603      	mov	r3, r0
 800c090:	e000      	b.n	800c094 <f_open+0xe0>
 800c092:	2312      	movs	r3, #18
 800c094:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c098:	79fb      	ldrb	r3, [r7, #7]
 800c09a:	f043 0308 	orr.w	r3, r3, #8
 800c09e:	71fb      	strb	r3, [r7, #7]
 800c0a0:	e010      	b.n	800c0c4 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c0a2:	7ebb      	ldrb	r3, [r7, #26]
 800c0a4:	f003 0311 	and.w	r3, r3, #17
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d003      	beq.n	800c0b4 <f_open+0x100>
					res = FR_DENIED;
 800c0ac:	2307      	movs	r3, #7
 800c0ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c0b2:	e007      	b.n	800c0c4 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c0b4:	79fb      	ldrb	r3, [r7, #7]
 800c0b6:	f003 0304 	and.w	r3, r3, #4
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d002      	beq.n	800c0c4 <f_open+0x110>
 800c0be:	2308      	movs	r3, #8
 800c0c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c0c4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d168      	bne.n	800c19e <f_open+0x1ea>
 800c0cc:	79fb      	ldrb	r3, [r7, #7]
 800c0ce:	f003 0308 	and.w	r3, r3, #8
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d063      	beq.n	800c19e <f_open+0x1ea>
				dw = GET_FATTIME();
 800c0d6:	f7fd fb65 	bl	80097a4 <get_fattime>
 800c0da:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0de:	330e      	adds	r3, #14
 800c0e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f7fd fc5b 	bl	800999e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c0e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ea:	3316      	adds	r3, #22
 800c0ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	f7fd fc55 	bl	800999e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c0f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0f6:	330b      	adds	r3, #11
 800c0f8:	2220      	movs	r2, #32
 800c0fa:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c100:	4611      	mov	r1, r2
 800c102:	4618      	mov	r0, r3
 800c104:	f7fe fc2b 	bl	800a95e <ld_clust>
 800c108:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c10e:	2200      	movs	r2, #0
 800c110:	4618      	mov	r0, r3
 800c112:	f7fe fc43 	bl	800a99c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c118:	331c      	adds	r3, #28
 800c11a:	2100      	movs	r1, #0
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7fd fc3e 	bl	800999e <st_dword>
					fs->wflag = 1;
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	2201      	movs	r2, #1
 800c126:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c128:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d037      	beq.n	800c19e <f_open+0x1ea>
						dw = fs->winsect;
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c132:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800c134:	f107 0314 	add.w	r3, r7, #20
 800c138:	2200      	movs	r2, #0
 800c13a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe f933 	bl	800a3a8 <remove_chain>
 800c142:	4603      	mov	r3, r0
 800c144:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800c148:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d126      	bne.n	800c19e <f_open+0x1ea>
							res = move_window(fs, dw);
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c154:	4618      	mov	r0, r3
 800c156:	f7fd fe7d 	bl	8009e54 <move_window>
 800c15a:	4603      	mov	r3, r0
 800c15c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c164:	3a01      	subs	r2, #1
 800c166:	615a      	str	r2, [r3, #20]
 800c168:	e019      	b.n	800c19e <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c16a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d115      	bne.n	800c19e <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c172:	7ebb      	ldrb	r3, [r7, #26]
 800c174:	f003 0310 	and.w	r3, r3, #16
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d003      	beq.n	800c184 <f_open+0x1d0>
					res = FR_NO_FILE;
 800c17c:	2304      	movs	r3, #4
 800c17e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c182:	e00c      	b.n	800c19e <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c184:	79fb      	ldrb	r3, [r7, #7]
 800c186:	f003 0302 	and.w	r3, r3, #2
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d007      	beq.n	800c19e <f_open+0x1ea>
 800c18e:	7ebb      	ldrb	r3, [r7, #26]
 800c190:	f003 0301 	and.w	r3, r3, #1
 800c194:	2b00      	cmp	r3, #0
 800c196:	d002      	beq.n	800c19e <f_open+0x1ea>
						res = FR_DENIED;
 800c198:	2307      	movs	r3, #7
 800c19a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800c19e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d126      	bne.n	800c1f4 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c1a6:	79fb      	ldrb	r3, [r7, #7]
 800c1a8:	f003 0308 	and.w	r3, r3, #8
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d003      	beq.n	800c1b8 <f_open+0x204>
				mode |= FA_MODIFIED;
 800c1b0:	79fb      	ldrb	r3, [r7, #7]
 800c1b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1b6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c1c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c1c6:	79fb      	ldrb	r3, [r7, #7]
 800c1c8:	2b01      	cmp	r3, #1
 800c1ca:	bf8c      	ite	hi
 800c1cc:	2301      	movhi	r3, #1
 800c1ce:	2300      	movls	r3, #0
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	461a      	mov	r2, r3
 800c1d4:	f107 0314 	add.w	r3, r7, #20
 800c1d8:	4611      	mov	r1, r2
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7fd fd08 	bl	8009bf0 <inc_lock>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	691b      	ldr	r3, [r3, #16]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d102      	bne.n	800c1f4 <f_open+0x240>
 800c1ee:	2302      	movs	r3, #2
 800c1f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c1f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	f040 80a3 	bne.w	800c344 <f_open+0x390>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c202:	4611      	mov	r1, r2
 800c204:	4618      	mov	r0, r3
 800c206:	f7fe fbaa 	bl	800a95e <ld_clust>
 800c20a:	4602      	mov	r2, r0
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c212:	331c      	adds	r3, #28
 800c214:	4618      	mov	r0, r3
 800c216:	f7fd fb84 	bl	8009922 <ld_dword>
 800c21a:	4602      	mov	r2, r0
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2200      	movs	r2, #0
 800c224:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c226:	693a      	ldr	r2, [r7, #16]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	88da      	ldrh	r2, [r3, #6]
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	79fa      	ldrb	r2, [r7, #7]
 800c238:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2200      	movs	r2, #0
 800c23e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2200      	movs	r2, #0
 800c244:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2200      	movs	r2, #0
 800c24a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	3330      	adds	r3, #48	@ 0x30
 800c250:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c254:	2100      	movs	r1, #0
 800c256:	4618      	mov	r0, r3
 800c258:	f7fd fbee 	bl	8009a38 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c25c:	79fb      	ldrb	r3, [r7, #7]
 800c25e:	f003 0320 	and.w	r3, r3, #32
 800c262:	2b00      	cmp	r3, #0
 800c264:	d06e      	beq.n	800c344 <f_open+0x390>
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	68db      	ldr	r3, [r3, #12]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d06a      	beq.n	800c344 <f_open+0x390>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	68da      	ldr	r2, [r3, #12]
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	895b      	ldrh	r3, [r3, #10]
 800c27a:	461a      	mov	r2, r3
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	899b      	ldrh	r3, [r3, #12]
 800c280:	fb02 f303 	mul.w	r3, r2, r3
 800c284:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	689b      	ldr	r3, [r3, #8]
 800c28a:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	68db      	ldr	r3, [r3, #12]
 800c290:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c292:	e016      	b.n	800c2c2 <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c298:	4618      	mov	r0, r3
 800c29a:	f7fd fe98 	bl	8009fce <get_fat>
 800c29e:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800c2a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c2a2:	2b01      	cmp	r3, #1
 800c2a4:	d802      	bhi.n	800c2ac <f_open+0x2f8>
 800c2a6:	2302      	movs	r3, #2
 800c2a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c2ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c2ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c2b2:	d102      	bne.n	800c2ba <f_open+0x306>
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c2ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c2bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2be:	1ad3      	subs	r3, r2, r3
 800c2c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c2c2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d103      	bne.n	800c2d2 <f_open+0x31e>
 800c2ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c2cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d8e0      	bhi.n	800c294 <f_open+0x2e0>
				}
				fp->clust = clst;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c2d6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c2d8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d131      	bne.n	800c344 <f_open+0x390>
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	899b      	ldrh	r3, [r3, #12]
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800c2ec:	fb01 f202 	mul.w	r2, r1, r2
 800c2f0:	1a9b      	subs	r3, r3, r2
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d026      	beq.n	800c344 <f_open+0x390>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7fd fe48 	bl	8009f90 <clust2sect>
 800c300:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c304:	2b00      	cmp	r3, #0
 800c306:	d103      	bne.n	800c310 <f_open+0x35c>
						res = FR_INT_ERR;
 800c308:	2302      	movs	r3, #2
 800c30a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c30e:	e019      	b.n	800c344 <f_open+0x390>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	899b      	ldrh	r3, [r3, #12]
 800c314:	461a      	mov	r2, r3
 800c316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c318:	fbb3 f2f2 	udiv	r2, r3, r2
 800c31c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c31e:	441a      	add	r2, r3
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	7858      	ldrb	r0, [r3, #1]
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	6a1a      	ldr	r2, [r3, #32]
 800c332:	2301      	movs	r3, #1
 800c334:	f7fd fa7e 	bl	8009834 <disk_read>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d002      	beq.n	800c344 <f_open+0x390>
 800c33e:	2301      	movs	r3, #1
 800c340:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800c344:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c346:	f000 fe37 	bl	800cfb8 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c34a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d002      	beq.n	800c358 <f_open+0x3a4>
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	2200      	movs	r2, #0
 800c356:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c358:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3768      	adds	r7, #104	@ 0x68
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}

0800c364 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b08e      	sub	sp, #56	@ 0x38
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	607a      	str	r2, [r7, #4]
 800c370:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	2200      	movs	r2, #0
 800c37a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f107 0214 	add.w	r2, r7, #20
 800c382:	4611      	mov	r1, r2
 800c384:	4618      	mov	r0, r3
 800c386:	f7ff fd99 	bl	800bebc <validate>
 800c38a:	4603      	mov	r3, r0
 800c38c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c390:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c394:	2b00      	cmp	r3, #0
 800c396:	d107      	bne.n	800c3a8 <f_read+0x44>
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	7d5b      	ldrb	r3, [r3, #21]
 800c39c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c3a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d002      	beq.n	800c3ae <f_read+0x4a>
 800c3a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c3ac:	e135      	b.n	800c61a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	7d1b      	ldrb	r3, [r3, #20]
 800c3b2:	f003 0301 	and.w	r3, r3, #1
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d101      	bne.n	800c3be <f_read+0x5a>
 800c3ba:	2307      	movs	r3, #7
 800c3bc:	e12d      	b.n	800c61a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	68da      	ldr	r2, [r3, #12]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	1ad3      	subs	r3, r2, r3
 800c3c8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	6a3b      	ldr	r3, [r7, #32]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	f240 811e 	bls.w	800c610 <f_read+0x2ac>
 800c3d4:	6a3b      	ldr	r3, [r7, #32]
 800c3d6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c3d8:	e11a      	b.n	800c610 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	699b      	ldr	r3, [r3, #24]
 800c3de:	697a      	ldr	r2, [r7, #20]
 800c3e0:	8992      	ldrh	r2, [r2, #12]
 800c3e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c3e6:	fb01 f202 	mul.w	r2, r1, r2
 800c3ea:	1a9b      	subs	r3, r3, r2
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	f040 80d5 	bne.w	800c59c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	699b      	ldr	r3, [r3, #24]
 800c3f6:	697a      	ldr	r2, [r7, #20]
 800c3f8:	8992      	ldrh	r2, [r2, #12]
 800c3fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	8952      	ldrh	r2, [r2, #10]
 800c402:	3a01      	subs	r2, #1
 800c404:	4013      	ands	r3, r2
 800c406:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c408:	69fb      	ldr	r3, [r7, #28]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d12f      	bne.n	800c46e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	699b      	ldr	r3, [r3, #24]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d103      	bne.n	800c41e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c41c:	e013      	b.n	800c446 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c422:	2b00      	cmp	r3, #0
 800c424:	d007      	beq.n	800c436 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	699b      	ldr	r3, [r3, #24]
 800c42a:	4619      	mov	r1, r3
 800c42c:	68f8      	ldr	r0, [r7, #12]
 800c42e:	f7fe f8b8 	bl	800a5a2 <clmt_clust>
 800c432:	6338      	str	r0, [r7, #48]	@ 0x30
 800c434:	e007      	b.n	800c446 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c436:	68fa      	ldr	r2, [r7, #12]
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	69db      	ldr	r3, [r3, #28]
 800c43c:	4619      	mov	r1, r3
 800c43e:	4610      	mov	r0, r2
 800c440:	f7fd fdc5 	bl	8009fce <get_fat>
 800c444:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c448:	2b01      	cmp	r3, #1
 800c44a:	d804      	bhi.n	800c456 <f_read+0xf2>
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2202      	movs	r2, #2
 800c450:	755a      	strb	r2, [r3, #21]
 800c452:	2302      	movs	r3, #2
 800c454:	e0e1      	b.n	800c61a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c458:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c45c:	d104      	bne.n	800c468 <f_read+0x104>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2201      	movs	r2, #1
 800c462:	755a      	strb	r2, [r3, #21]
 800c464:	2301      	movs	r3, #1
 800c466:	e0d8      	b.n	800c61a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c46c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c46e:	697a      	ldr	r2, [r7, #20]
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	69db      	ldr	r3, [r3, #28]
 800c474:	4619      	mov	r1, r3
 800c476:	4610      	mov	r0, r2
 800c478:	f7fd fd8a 	bl	8009f90 <clust2sect>
 800c47c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c47e:	69bb      	ldr	r3, [r7, #24]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d104      	bne.n	800c48e <f_read+0x12a>
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	2202      	movs	r2, #2
 800c488:	755a      	strb	r2, [r3, #21]
 800c48a:	2302      	movs	r3, #2
 800c48c:	e0c5      	b.n	800c61a <f_read+0x2b6>
			sect += csect;
 800c48e:	69ba      	ldr	r2, [r7, #24]
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	4413      	add	r3, r2
 800c494:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	899b      	ldrh	r3, [r3, #12]
 800c49a:	461a      	mov	r2, r3
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4a2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c4a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d041      	beq.n	800c52e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c4aa:	69fa      	ldr	r2, [r7, #28]
 800c4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ae:	4413      	add	r3, r2
 800c4b0:	697a      	ldr	r2, [r7, #20]
 800c4b2:	8952      	ldrh	r2, [r2, #10]
 800c4b4:	4293      	cmp	r3, r2
 800c4b6:	d905      	bls.n	800c4c4 <f_read+0x160>
					cc = fs->csize - csect;
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	895b      	ldrh	r3, [r3, #10]
 800c4bc:	461a      	mov	r2, r3
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	1ad3      	subs	r3, r2, r3
 800c4c2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	7858      	ldrb	r0, [r3, #1]
 800c4c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ca:	69ba      	ldr	r2, [r7, #24]
 800c4cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c4ce:	f7fd f9b1 	bl	8009834 <disk_read>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d004      	beq.n	800c4e2 <f_read+0x17e>
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	755a      	strb	r2, [r3, #21]
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e09b      	b.n	800c61a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	7d1b      	ldrb	r3, [r3, #20]
 800c4e6:	b25b      	sxtb	r3, r3
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	da18      	bge.n	800c51e <f_read+0x1ba>
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	6a1a      	ldr	r2, [r3, #32]
 800c4f0:	69bb      	ldr	r3, [r7, #24]
 800c4f2:	1ad3      	subs	r3, r2, r3
 800c4f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d911      	bls.n	800c51e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6a1a      	ldr	r2, [r3, #32]
 800c4fe:	69bb      	ldr	r3, [r7, #24]
 800c500:	1ad3      	subs	r3, r2, r3
 800c502:	697a      	ldr	r2, [r7, #20]
 800c504:	8992      	ldrh	r2, [r2, #12]
 800c506:	fb02 f303 	mul.w	r3, r2, r3
 800c50a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c50c:	18d0      	adds	r0, r2, r3
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	899b      	ldrh	r3, [r3, #12]
 800c518:	461a      	mov	r2, r3
 800c51a:	f7fd fa6c 	bl	80099f6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	899b      	ldrh	r3, [r3, #12]
 800c522:	461a      	mov	r2, r3
 800c524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c526:	fb02 f303 	mul.w	r3, r2, r3
 800c52a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800c52c:	e05c      	b.n	800c5e8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	6a1b      	ldr	r3, [r3, #32]
 800c532:	69ba      	ldr	r2, [r7, #24]
 800c534:	429a      	cmp	r2, r3
 800c536:	d02e      	beq.n	800c596 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	7d1b      	ldrb	r3, [r3, #20]
 800c53c:	b25b      	sxtb	r3, r3
 800c53e:	2b00      	cmp	r3, #0
 800c540:	da18      	bge.n	800c574 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c542:	697b      	ldr	r3, [r7, #20]
 800c544:	7858      	ldrb	r0, [r3, #1]
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6a1a      	ldr	r2, [r3, #32]
 800c550:	2301      	movs	r3, #1
 800c552:	f7fd f98f 	bl	8009874 <disk_write>
 800c556:	4603      	mov	r3, r0
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d004      	beq.n	800c566 <f_read+0x202>
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2201      	movs	r2, #1
 800c560:	755a      	strb	r2, [r3, #21]
 800c562:	2301      	movs	r3, #1
 800c564:	e059      	b.n	800c61a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	7d1b      	ldrb	r3, [r3, #20]
 800c56a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c56e:	b2da      	uxtb	r2, r3
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	7858      	ldrb	r0, [r3, #1]
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c57e:	2301      	movs	r3, #1
 800c580:	69ba      	ldr	r2, [r7, #24]
 800c582:	f7fd f957 	bl	8009834 <disk_read>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d004      	beq.n	800c596 <f_read+0x232>
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2201      	movs	r2, #1
 800c590:	755a      	strb	r2, [r3, #21]
 800c592:	2301      	movs	r3, #1
 800c594:	e041      	b.n	800c61a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	69ba      	ldr	r2, [r7, #24]
 800c59a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	899b      	ldrh	r3, [r3, #12]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	699b      	ldr	r3, [r3, #24]
 800c5a6:	697a      	ldr	r2, [r7, #20]
 800c5a8:	8992      	ldrh	r2, [r2, #12]
 800c5aa:	fbb3 f1f2 	udiv	r1, r3, r2
 800c5ae:	fb01 f202 	mul.w	r2, r1, r2
 800c5b2:	1a9b      	subs	r3, r3, r2
 800c5b4:	1ac3      	subs	r3, r0, r3
 800c5b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800c5b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d901      	bls.n	800c5c4 <f_read+0x260>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	699b      	ldr	r3, [r3, #24]
 800c5ce:	697a      	ldr	r2, [r7, #20]
 800c5d0:	8992      	ldrh	r2, [r2, #12]
 800c5d2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5d6:	fb00 f202 	mul.w	r2, r0, r2
 800c5da:	1a9b      	subs	r3, r3, r2
 800c5dc:	440b      	add	r3, r1
 800c5de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c5e4:	f7fd fa07 	bl	80099f6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c5e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ec:	4413      	add	r3, r2
 800c5ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	699a      	ldr	r2, [r3, #24]
 800c5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5f6:	441a      	add	r2, r3
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	619a      	str	r2, [r3, #24]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	681a      	ldr	r2, [r3, #0]
 800c600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c602:	441a      	add	r2, r3
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	601a      	str	r2, [r3, #0]
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c60c:	1ad3      	subs	r3, r2, r3
 800c60e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	f47f aee1 	bne.w	800c3da <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800c618:	2300      	movs	r3, #0
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3738      	adds	r7, #56	@ 0x38
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c622:	b580      	push	{r7, lr}
 800c624:	b086      	sub	sp, #24
 800c626:	af00      	add	r7, sp, #0
 800c628:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f107 0208 	add.w	r2, r7, #8
 800c630:	4611      	mov	r1, r2
 800c632:	4618      	mov	r0, r3
 800c634:	f7ff fc42 	bl	800bebc <validate>
 800c638:	4603      	mov	r3, r0
 800c63a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c63c:	7dfb      	ldrb	r3, [r7, #23]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d168      	bne.n	800c714 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	7d1b      	ldrb	r3, [r3, #20]
 800c646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d062      	beq.n	800c714 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	7d1b      	ldrb	r3, [r3, #20]
 800c652:	b25b      	sxtb	r3, r3
 800c654:	2b00      	cmp	r3, #0
 800c656:	da15      	bge.n	800c684 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	7858      	ldrb	r0, [r3, #1]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6a1a      	ldr	r2, [r3, #32]
 800c666:	2301      	movs	r3, #1
 800c668:	f7fd f904 	bl	8009874 <disk_write>
 800c66c:	4603      	mov	r3, r0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d001      	beq.n	800c676 <f_sync+0x54>
 800c672:	2301      	movs	r3, #1
 800c674:	e04f      	b.n	800c716 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	7d1b      	ldrb	r3, [r3, #20]
 800c67a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c67e:	b2da      	uxtb	r2, r3
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c684:	f7fd f88e 	bl	80097a4 <get_fattime>
 800c688:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c68a:	68ba      	ldr	r2, [r7, #8]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c690:	4619      	mov	r1, r3
 800c692:	4610      	mov	r0, r2
 800c694:	f7fd fbde 	bl	8009e54 <move_window>
 800c698:	4603      	mov	r3, r0
 800c69a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c69c:	7dfb      	ldrb	r3, [r7, #23]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d138      	bne.n	800c714 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6a6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	330b      	adds	r3, #11
 800c6ac:	781a      	ldrb	r2, [r3, #0]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	330b      	adds	r3, #11
 800c6b2:	f042 0220 	orr.w	r2, r2, #32
 800c6b6:	b2d2      	uxtb	r2, r2
 800c6b8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6818      	ldr	r0, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	689b      	ldr	r3, [r3, #8]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	68f9      	ldr	r1, [r7, #12]
 800c6c6:	f7fe f969 	bl	800a99c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f103 021c 	add.w	r2, r3, #28
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	68db      	ldr	r3, [r3, #12]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	4610      	mov	r0, r2
 800c6d8:	f7fd f961 	bl	800999e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	3316      	adds	r3, #22
 800c6e0:	6939      	ldr	r1, [r7, #16]
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7fd f95b 	bl	800999e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	3312      	adds	r3, #18
 800c6ec:	2100      	movs	r1, #0
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7fd f93a 	bl	8009968 <st_word>
					fs->wflag = 1;
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c6fa:	68bb      	ldr	r3, [r7, #8]
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f7fd fbd7 	bl	8009eb0 <sync_fs>
 800c702:	4603      	mov	r3, r0
 800c704:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	7d1b      	ldrb	r3, [r3, #20]
 800c70a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c70e:	b2da      	uxtb	r2, r3
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c714:	7dfb      	ldrb	r3, [r7, #23]
}
 800c716:	4618      	mov	r0, r3
 800c718:	3718      	adds	r7, #24
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}

0800c71e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b084      	sub	sp, #16
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f7ff ff7b 	bl	800c622 <f_sync>
 800c72c:	4603      	mov	r3, r0
 800c72e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c730:	7bfb      	ldrb	r3, [r7, #15]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d118      	bne.n	800c768 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f107 0208 	add.w	r2, r7, #8
 800c73c:	4611      	mov	r1, r2
 800c73e:	4618      	mov	r0, r3
 800c740:	f7ff fbbc 	bl	800bebc <validate>
 800c744:	4603      	mov	r3, r0
 800c746:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c748:	7bfb      	ldrb	r3, [r7, #15]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d10c      	bne.n	800c768 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	4618      	mov	r0, r3
 800c754:	f7fd fada 	bl	8009d0c <dec_lock>
 800c758:	4603      	mov	r3, r0
 800c75a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c75c:	7bfb      	ldrb	r3, [r7, #15]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d102      	bne.n	800c768 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2200      	movs	r2, #0
 800c766:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c768:	7bfb      	ldrb	r3, [r7, #15]
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3710      	adds	r7, #16
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}

0800c772 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800c772:	b580      	push	{r7, lr}
 800c774:	b090      	sub	sp, #64	@ 0x40
 800c776:	af00      	add	r7, sp, #0
 800c778:	6078      	str	r0, [r7, #4]
 800c77a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f107 0208 	add.w	r2, r7, #8
 800c782:	4611      	mov	r1, r2
 800c784:	4618      	mov	r0, r3
 800c786:	f7ff fb99 	bl	800bebc <validate>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800c790:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c794:	2b00      	cmp	r3, #0
 800c796:	d103      	bne.n	800c7a0 <f_lseek+0x2e>
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	7d5b      	ldrb	r3, [r3, #21]
 800c79c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800c7a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d002      	beq.n	800c7ae <f_lseek+0x3c>
 800c7a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7ac:	e201      	b.n	800cbb2 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	f000 80d9 	beq.w	800c96a <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c7be:	d15a      	bne.n	800c876 <f_lseek+0x104>
			tbl = fp->cltbl;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7c4:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	1d1a      	adds	r2, r3, #4
 800c7ca:	627a      	str	r2, [r7, #36]	@ 0x24
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	617b      	str	r3, [r7, #20]
 800c7d0:	2302      	movs	r3, #2
 800c7d2:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	689b      	ldr	r3, [r3, #8]
 800c7d8:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800c7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d03a      	beq.n	800c856 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e2:	613b      	str	r3, [r7, #16]
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ea:	3302      	adds	r3, #2
 800c7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800c7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f0:	60fb      	str	r3, [r7, #12]
 800c7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f4:	3301      	adds	r3, #1
 800c7f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7fd fbe6 	bl	8009fce <get_fat>
 800c802:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c806:	2b01      	cmp	r3, #1
 800c808:	d804      	bhi.n	800c814 <f_lseek+0xa2>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2202      	movs	r2, #2
 800c80e:	755a      	strb	r2, [r3, #21]
 800c810:	2302      	movs	r3, #2
 800c812:	e1ce      	b.n	800cbb2 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c816:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c81a:	d104      	bne.n	800c826 <f_lseek+0xb4>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2201      	movs	r2, #1
 800c820:	755a      	strb	r2, [r3, #21]
 800c822:	2301      	movs	r3, #1
 800c824:	e1c5      	b.n	800cbb2 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	3301      	adds	r3, #1
 800c82a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d0de      	beq.n	800c7ee <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c830:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	429a      	cmp	r2, r3
 800c836:	d809      	bhi.n	800c84c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800c838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c83a:	1d1a      	adds	r2, r3, #4
 800c83c:	627a      	str	r2, [r7, #36]	@ 0x24
 800c83e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c840:	601a      	str	r2, [r3, #0]
 800c842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c844:	1d1a      	adds	r2, r3, #4
 800c846:	627a      	str	r2, [r7, #36]	@ 0x24
 800c848:	693a      	ldr	r2, [r7, #16]
 800c84a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	69db      	ldr	r3, [r3, #28]
 800c850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c852:	429a      	cmp	r2, r3
 800c854:	d3c4      	bcc.n	800c7e0 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c85a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c85c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800c85e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	429a      	cmp	r2, r3
 800c864:	d803      	bhi.n	800c86e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800c866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c868:	2200      	movs	r2, #0
 800c86a:	601a      	str	r2, [r3, #0]
 800c86c:	e19f      	b.n	800cbae <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c86e:	2311      	movs	r3, #17
 800c870:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c874:	e19b      	b.n	800cbae <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	683a      	ldr	r2, [r7, #0]
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d902      	bls.n	800c886 <f_lseek+0x114>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	68db      	ldr	r3, [r3, #12]
 800c884:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	683a      	ldr	r2, [r7, #0]
 800c88a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f000 818d 	beq.w	800cbae <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	3b01      	subs	r3, #1
 800c898:	4619      	mov	r1, r3
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7fd fe81 	bl	800a5a2 <clmt_clust>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800c8a6:	68ba      	ldr	r2, [r7, #8]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	69db      	ldr	r3, [r3, #28]
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	f7fd fb6e 	bl	8009f90 <clust2sect>
 800c8b4:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c8b6:	69bb      	ldr	r3, [r7, #24]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d104      	bne.n	800c8c6 <f_lseek+0x154>
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2202      	movs	r2, #2
 800c8c0:	755a      	strb	r2, [r3, #21]
 800c8c2:	2302      	movs	r3, #2
 800c8c4:	e175      	b.n	800cbb2 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	68ba      	ldr	r2, [r7, #8]
 800c8cc:	8992      	ldrh	r2, [r2, #12]
 800c8ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8d2:	68ba      	ldr	r2, [r7, #8]
 800c8d4:	8952      	ldrh	r2, [r2, #10]
 800c8d6:	3a01      	subs	r2, #1
 800c8d8:	4013      	ands	r3, r2
 800c8da:	69ba      	ldr	r2, [r7, #24]
 800c8dc:	4413      	add	r3, r2
 800c8de:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	68ba      	ldr	r2, [r7, #8]
 800c8e6:	8992      	ldrh	r2, [r2, #12]
 800c8e8:	fbb3 f1f2 	udiv	r1, r3, r2
 800c8ec:	fb01 f202 	mul.w	r2, r1, r2
 800c8f0:	1a9b      	subs	r3, r3, r2
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	f000 815b 	beq.w	800cbae <f_lseek+0x43c>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6a1b      	ldr	r3, [r3, #32]
 800c8fc:	69ba      	ldr	r2, [r7, #24]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	f000 8155 	beq.w	800cbae <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	7d1b      	ldrb	r3, [r3, #20]
 800c908:	b25b      	sxtb	r3, r3
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	da18      	bge.n	800c940 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	7858      	ldrb	r0, [r3, #1]
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	6a1a      	ldr	r2, [r3, #32]
 800c91c:	2301      	movs	r3, #1
 800c91e:	f7fc ffa9 	bl	8009874 <disk_write>
 800c922:	4603      	mov	r3, r0
 800c924:	2b00      	cmp	r3, #0
 800c926:	d004      	beq.n	800c932 <f_lseek+0x1c0>
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2201      	movs	r2, #1
 800c92c:	755a      	strb	r2, [r3, #21]
 800c92e:	2301      	movs	r3, #1
 800c930:	e13f      	b.n	800cbb2 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	7d1b      	ldrb	r3, [r3, #20]
 800c936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c93a:	b2da      	uxtb	r2, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	7858      	ldrb	r0, [r3, #1]
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c94a:	2301      	movs	r3, #1
 800c94c:	69ba      	ldr	r2, [r7, #24]
 800c94e:	f7fc ff71 	bl	8009834 <disk_read>
 800c952:	4603      	mov	r3, r0
 800c954:	2b00      	cmp	r3, #0
 800c956:	d004      	beq.n	800c962 <f_lseek+0x1f0>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2201      	movs	r2, #1
 800c95c:	755a      	strb	r2, [r3, #21]
 800c95e:	2301      	movs	r3, #1
 800c960:	e127      	b.n	800cbb2 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	69ba      	ldr	r2, [r7, #24]
 800c966:	621a      	str	r2, [r3, #32]
 800c968:	e121      	b.n	800cbae <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	683a      	ldr	r2, [r7, #0]
 800c970:	429a      	cmp	r2, r3
 800c972:	d908      	bls.n	800c986 <f_lseek+0x214>
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	7d1b      	ldrb	r3, [r3, #20]
 800c978:	f003 0302 	and.w	r3, r3, #2
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d102      	bne.n	800c986 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	68db      	ldr	r3, [r3, #12]
 800c984:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	699b      	ldr	r3, [r3, #24]
 800c98a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800c98c:	2300      	movs	r3, #0
 800c98e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c994:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	f000 80b5 	beq.w	800cb08 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800c99e:	68bb      	ldr	r3, [r7, #8]
 800c9a0:	895b      	ldrh	r3, [r3, #10]
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	899b      	ldrh	r3, [r3, #12]
 800c9a8:	fb02 f303 	mul.w	r3, r2, r3
 800c9ac:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800c9ae:	6a3b      	ldr	r3, [r7, #32]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d01b      	beq.n	800c9ec <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	1e5a      	subs	r2, r3, #1
 800c9b8:	69fb      	ldr	r3, [r7, #28]
 800c9ba:	fbb2 f2f3 	udiv	r2, r2, r3
 800c9be:	6a3b      	ldr	r3, [r7, #32]
 800c9c0:	1e59      	subs	r1, r3, #1
 800c9c2:	69fb      	ldr	r3, [r7, #28]
 800c9c4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d30f      	bcc.n	800c9ec <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800c9cc:	6a3b      	ldr	r3, [r7, #32]
 800c9ce:	1e5a      	subs	r2, r3, #1
 800c9d0:	69fb      	ldr	r3, [r7, #28]
 800c9d2:	425b      	negs	r3, r3
 800c9d4:	401a      	ands	r2, r3
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	699b      	ldr	r3, [r3, #24]
 800c9de:	683a      	ldr	r2, [r7, #0]
 800c9e0:	1ad3      	subs	r3, r2, r3
 800c9e2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	69db      	ldr	r3, [r3, #28]
 800c9e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c9ea:	e022      	b.n	800ca32 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	689b      	ldr	r3, [r3, #8]
 800c9f0:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800c9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d119      	bne.n	800ca2c <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2100      	movs	r1, #0
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fd fd38 	bl	800a472 <create_chain>
 800ca02:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ca04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d104      	bne.n	800ca14 <f_lseek+0x2a2>
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	755a      	strb	r2, [r3, #21]
 800ca10:	2302      	movs	r3, #2
 800ca12:	e0ce      	b.n	800cbb2 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ca14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ca1a:	d104      	bne.n	800ca26 <f_lseek+0x2b4>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	755a      	strb	r2, [r3, #21]
 800ca22:	2301      	movs	r3, #1
 800ca24:	e0c5      	b.n	800cbb2 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca2a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca30:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ca32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d067      	beq.n	800cb08 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800ca38:	e03a      	b.n	800cab0 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800ca3a:	683a      	ldr	r2, [r7, #0]
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	1ad3      	subs	r3, r2, r3
 800ca40:	603b      	str	r3, [r7, #0]
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	699a      	ldr	r2, [r3, #24]
 800ca46:	69fb      	ldr	r3, [r7, #28]
 800ca48:	441a      	add	r2, r3
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	7d1b      	ldrb	r3, [r3, #20]
 800ca52:	f003 0302 	and.w	r3, r3, #2
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d00b      	beq.n	800ca72 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ca5e:	4618      	mov	r0, r3
 800ca60:	f7fd fd07 	bl	800a472 <create_chain>
 800ca64:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ca66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d108      	bne.n	800ca7e <f_lseek+0x30c>
							ofs = 0; break;
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	603b      	str	r3, [r7, #0]
 800ca70:	e022      	b.n	800cab8 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ca76:	4618      	mov	r0, r3
 800ca78:	f7fd faa9 	bl	8009fce <get_fat>
 800ca7c:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ca7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ca84:	d104      	bne.n	800ca90 <f_lseek+0x31e>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	2201      	movs	r2, #1
 800ca8a:	755a      	strb	r2, [r3, #21]
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	e090      	b.n	800cbb2 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ca90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d904      	bls.n	800caa0 <f_lseek+0x32e>
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	69db      	ldr	r3, [r3, #28]
 800ca9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d304      	bcc.n	800caaa <f_lseek+0x338>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2202      	movs	r2, #2
 800caa4:	755a      	strb	r2, [r3, #21]
 800caa6:	2302      	movs	r3, #2
 800caa8:	e083      	b.n	800cbb2 <f_lseek+0x440>
					fp->clust = clst;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800caae:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800cab0:	683a      	ldr	r2, [r7, #0]
 800cab2:	69fb      	ldr	r3, [r7, #28]
 800cab4:	429a      	cmp	r2, r3
 800cab6:	d8c0      	bhi.n	800ca3a <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	699a      	ldr	r2, [r3, #24]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	441a      	add	r2, r3
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	899b      	ldrh	r3, [r3, #12]
 800cac8:	461a      	mov	r2, r3
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	fbb3 f1f2 	udiv	r1, r3, r2
 800cad0:	fb01 f202 	mul.w	r2, r1, r2
 800cad4:	1a9b      	subs	r3, r3, r2
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d016      	beq.n	800cb08 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cade:	4618      	mov	r0, r3
 800cae0:	f7fd fa56 	bl	8009f90 <clust2sect>
 800cae4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800cae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d104      	bne.n	800caf6 <f_lseek+0x384>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2202      	movs	r2, #2
 800caf0:	755a      	strb	r2, [r3, #21]
 800caf2:	2302      	movs	r3, #2
 800caf4:	e05d      	b.n	800cbb2 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	899b      	ldrh	r3, [r3, #12]
 800cafa:	461a      	mov	r2, r3
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb04:	4413      	add	r3, r2
 800cb06:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	699a      	ldr	r2, [r3, #24]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d90a      	bls.n	800cb2a <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	699a      	ldr	r2, [r3, #24]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	7d1b      	ldrb	r3, [r3, #20]
 800cb20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb24:	b2da      	uxtb	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	699b      	ldr	r3, [r3, #24]
 800cb2e:	68ba      	ldr	r2, [r7, #8]
 800cb30:	8992      	ldrh	r2, [r2, #12]
 800cb32:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb36:	fb01 f202 	mul.w	r2, r1, r2
 800cb3a:	1a9b      	subs	r3, r3, r2
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d036      	beq.n	800cbae <f_lseek+0x43c>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	6a1b      	ldr	r3, [r3, #32]
 800cb44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d031      	beq.n	800cbae <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	7d1b      	ldrb	r3, [r3, #20]
 800cb4e:	b25b      	sxtb	r3, r3
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	da18      	bge.n	800cb86 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	7858      	ldrb	r0, [r3, #1]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6a1a      	ldr	r2, [r3, #32]
 800cb62:	2301      	movs	r3, #1
 800cb64:	f7fc fe86 	bl	8009874 <disk_write>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d004      	beq.n	800cb78 <f_lseek+0x406>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2201      	movs	r2, #1
 800cb72:	755a      	strb	r2, [r3, #21]
 800cb74:	2301      	movs	r3, #1
 800cb76:	e01c      	b.n	800cbb2 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	7d1b      	ldrb	r3, [r3, #20]
 800cb7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb80:	b2da      	uxtb	r2, r3
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	7858      	ldrb	r0, [r3, #1]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb90:	2301      	movs	r3, #1
 800cb92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb94:	f7fc fe4e 	bl	8009834 <disk_read>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d004      	beq.n	800cba8 <f_lseek+0x436>
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2201      	movs	r2, #1
 800cba2:	755a      	strb	r2, [r3, #21]
 800cba4:	2301      	movs	r3, #1
 800cba6:	e004      	b.n	800cbb2 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbac:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800cbae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3740      	adds	r7, #64	@ 0x40
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}

0800cbba <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800cbba:	b580      	push	{r7, lr}
 800cbbc:	b086      	sub	sp, #24
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
 800cbc2:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d101      	bne.n	800cbce <f_opendir+0x14>
 800cbca:	2309      	movs	r3, #9
 800cbcc:	e074      	b.n	800ccb8 <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800cbd2:	f107 0108 	add.w	r1, r7, #8
 800cbd6:	463b      	mov	r3, r7
 800cbd8:	2200      	movs	r2, #0
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f7fe feee 	bl	800b9bc <find_volume>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cbe4:	7dfb      	ldrb	r3, [r7, #23]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d15f      	bne.n	800ccaa <f_opendir+0xf0>
		obj->fs = fs;
 800cbea:	68ba      	ldr	r2, [r7, #8]
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800cbf0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cbf4:	f000 f9d4 	bl	800cfa0 <ff_memalloc>
 800cbf8:	60f8      	str	r0, [r7, #12]
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d101      	bne.n	800cc04 <f_opendir+0x4a>
 800cc00:	2311      	movs	r3, #17
 800cc02:	e059      	b.n	800ccb8 <f_opendir+0xfe>
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	68fa      	ldr	r2, [r7, #12]
 800cc08:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	f7fe fdc4 	bl	800b79c <follow_path>
 800cc14:	4603      	mov	r3, r0
 800cc16:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800cc18:	7dfb      	ldrb	r3, [r7, #23]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d13d      	bne.n	800cc9a <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cc24:	b25b      	sxtb	r3, r3
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	db12      	blt.n	800cc50 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	799b      	ldrb	r3, [r3, #6]
 800cc2e:	f003 0310 	and.w	r3, r3, #16
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d00a      	beq.n	800cc4c <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800cc36:	68ba      	ldr	r2, [r7, #8]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6a1b      	ldr	r3, [r3, #32]
 800cc3c:	4619      	mov	r1, r3
 800cc3e:	4610      	mov	r0, r2
 800cc40:	f7fd fe8d 	bl	800a95e <ld_clust>
 800cc44:	4602      	mov	r2, r0
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	609a      	str	r2, [r3, #8]
 800cc4a:	e001      	b.n	800cc50 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800cc4c:	2305      	movs	r3, #5
 800cc4e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800cc50:	7dfb      	ldrb	r3, [r7, #23]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d121      	bne.n	800cc9a <f_opendir+0xe0>
				obj->id = fs->id;
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	88da      	ldrh	r2, [r3, #6]
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800cc5e:	2100      	movs	r1, #0
 800cc60:	6878      	ldr	r0, [r7, #4]
 800cc62:	f7fd fcd6 	bl	800a612 <dir_sdi>
 800cc66:	4603      	mov	r3, r0
 800cc68:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800cc6a:	7dfb      	ldrb	r3, [r7, #23]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d114      	bne.n	800cc9a <f_opendir+0xe0>
					if (obj->sclust) {
 800cc70:	693b      	ldr	r3, [r7, #16]
 800cc72:	689b      	ldr	r3, [r3, #8]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d00d      	beq.n	800cc94 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800cc78:	2100      	movs	r1, #0
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7fc ffb8 	bl	8009bf0 <inc_lock>
 800cc80:	4602      	mov	r2, r0
 800cc82:	693b      	ldr	r3, [r7, #16]
 800cc84:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	691b      	ldr	r3, [r3, #16]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d105      	bne.n	800cc9a <f_opendir+0xe0>
 800cc8e:	2312      	movs	r3, #18
 800cc90:	75fb      	strb	r3, [r7, #23]
 800cc92:	e002      	b.n	800cc9a <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	2200      	movs	r2, #0
 800cc98:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800cc9a:	68f8      	ldr	r0, [r7, #12]
 800cc9c:	f000 f98c 	bl	800cfb8 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800cca0:	7dfb      	ldrb	r3, [r7, #23]
 800cca2:	2b04      	cmp	r3, #4
 800cca4:	d101      	bne.n	800ccaa <f_opendir+0xf0>
 800cca6:	2305      	movs	r3, #5
 800cca8:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ccaa:	7dfb      	ldrb	r3, [r7, #23]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d002      	beq.n	800ccb6 <f_opendir+0xfc>
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ccb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3718      	adds	r7, #24
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b086      	sub	sp, #24
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f107 020c 	add.w	r2, r7, #12
 800ccd0:	4611      	mov	r1, r2
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7ff f8f2 	bl	800bebc <validate>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ccdc:	7dfb      	ldrb	r3, [r7, #23]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d136      	bne.n	800cd50 <f_readdir+0x90>
		if (!fno) {
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d106      	bne.n	800ccf6 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800cce8:	2100      	movs	r1, #0
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7fd fc91 	bl	800a612 <dir_sdi>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	75fb      	strb	r3, [r7, #23]
 800ccf4:	e02c      	b.n	800cd50 <f_readdir+0x90>
		} else {
			INIT_NAMBUF(fs);
 800ccf6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ccfa:	f000 f951 	bl	800cfa0 <ff_memalloc>
 800ccfe:	6138      	str	r0, [r7, #16]
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d101      	bne.n	800cd0a <f_readdir+0x4a>
 800cd06:	2311      	movs	r3, #17
 800cd08:	e023      	b.n	800cd52 <f_readdir+0x92>
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	693a      	ldr	r2, [r7, #16]
 800cd0e:	611a      	str	r2, [r3, #16]
			res = dir_read(dp, 0);			/* Read an item */
 800cd10:	2100      	movs	r1, #0
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f7fe f84d 	bl	800adb2 <dir_read>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800cd1c:	7dfb      	ldrb	r3, [r7, #23]
 800cd1e:	2b04      	cmp	r3, #4
 800cd20:	d101      	bne.n	800cd26 <f_readdir+0x66>
 800cd22:	2300      	movs	r3, #0
 800cd24:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d10e      	bne.n	800cd4a <f_readdir+0x8a>
				get_fileinfo(dp, fno);		/* Get the object information */
 800cd2c:	6839      	ldr	r1, [r7, #0]
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f7fe fa9e 	bl	800b270 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800cd34:	2100      	movs	r1, #0
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f7fd fcf4 	bl	800a724 <dir_next>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800cd40:	7dfb      	ldrb	r3, [r7, #23]
 800cd42:	2b04      	cmp	r3, #4
 800cd44:	d101      	bne.n	800cd4a <f_readdir+0x8a>
 800cd46:	2300      	movs	r3, #0
 800cd48:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 800cd4a:	6938      	ldr	r0, [r7, #16]
 800cd4c:	f000 f934 	bl	800cfb8 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 800cd50:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3718      	adds	r7, #24
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
	...

0800cd5c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b087      	sub	sp, #28
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	4613      	mov	r3, r2
 800cd68:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cd72:	4b1f      	ldr	r3, [pc, #124]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd74:	7a5b      	ldrb	r3, [r3, #9]
 800cd76:	b2db      	uxtb	r3, r3
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d131      	bne.n	800cde0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cd7c:	4b1c      	ldr	r3, [pc, #112]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd7e:	7a5b      	ldrb	r3, [r3, #9]
 800cd80:	b2db      	uxtb	r3, r3
 800cd82:	461a      	mov	r2, r3
 800cd84:	4b1a      	ldr	r3, [pc, #104]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd86:	2100      	movs	r1, #0
 800cd88:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cd8a:	4b19      	ldr	r3, [pc, #100]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd8c:	7a5b      	ldrb	r3, [r3, #9]
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	4a17      	ldr	r2, [pc, #92]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd92:	009b      	lsls	r3, r3, #2
 800cd94:	4413      	add	r3, r2
 800cd96:	68fa      	ldr	r2, [r7, #12]
 800cd98:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cd9a:	4b15      	ldr	r3, [pc, #84]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cd9c:	7a5b      	ldrb	r3, [r3, #9]
 800cd9e:	b2db      	uxtb	r3, r3
 800cda0:	461a      	mov	r2, r3
 800cda2:	4b13      	ldr	r3, [pc, #76]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cda4:	4413      	add	r3, r2
 800cda6:	79fa      	ldrb	r2, [r7, #7]
 800cda8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cdaa:	4b11      	ldr	r3, [pc, #68]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cdac:	7a5b      	ldrb	r3, [r3, #9]
 800cdae:	b2db      	uxtb	r3, r3
 800cdb0:	1c5a      	adds	r2, r3, #1
 800cdb2:	b2d1      	uxtb	r1, r2
 800cdb4:	4a0e      	ldr	r2, [pc, #56]	@ (800cdf0 <FATFS_LinkDriverEx+0x94>)
 800cdb6:	7251      	strb	r1, [r2, #9]
 800cdb8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cdba:	7dbb      	ldrb	r3, [r7, #22]
 800cdbc:	3330      	adds	r3, #48	@ 0x30
 800cdbe:	b2da      	uxtb	r2, r3
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	223a      	movs	r2, #58	@ 0x3a
 800cdca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	3302      	adds	r3, #2
 800cdd0:	222f      	movs	r2, #47	@ 0x2f
 800cdd2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	3303      	adds	r3, #3
 800cdd8:	2200      	movs	r2, #0
 800cdda:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800cddc:	2300      	movs	r3, #0
 800cdde:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800cde0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	371c      	adds	r7, #28
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	20044788 	.word	0x20044788

0800cdf4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b082      	sub	sp, #8
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800cdfe:	2200      	movs	r2, #0
 800ce00:	6839      	ldr	r1, [r7, #0]
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f7ff ffaa 	bl	800cd5c <FATFS_LinkDriverEx>
 800ce08:	4603      	mov	r3, r0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3708      	adds	r7, #8
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}
	...

0800ce14 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b085      	sub	sp, #20
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	6039      	str	r1, [r7, #0]
 800ce1e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800ce20:	88fb      	ldrh	r3, [r7, #6]
 800ce22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce24:	d802      	bhi.n	800ce2c <ff_convert+0x18>
		c = chr;
 800ce26:	88fb      	ldrh	r3, [r7, #6]
 800ce28:	81fb      	strh	r3, [r7, #14]
 800ce2a:	e025      	b.n	800ce78 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d00b      	beq.n	800ce4a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800ce32:	88fb      	ldrh	r3, [r7, #6]
 800ce34:	2bff      	cmp	r3, #255	@ 0xff
 800ce36:	d805      	bhi.n	800ce44 <ff_convert+0x30>
 800ce38:	88fb      	ldrh	r3, [r7, #6]
 800ce3a:	3b80      	subs	r3, #128	@ 0x80
 800ce3c:	4a12      	ldr	r2, [pc, #72]	@ (800ce88 <ff_convert+0x74>)
 800ce3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce42:	e000      	b.n	800ce46 <ff_convert+0x32>
 800ce44:	2300      	movs	r3, #0
 800ce46:	81fb      	strh	r3, [r7, #14]
 800ce48:	e016      	b.n	800ce78 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	81fb      	strh	r3, [r7, #14]
 800ce4e:	e009      	b.n	800ce64 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800ce50:	89fb      	ldrh	r3, [r7, #14]
 800ce52:	4a0d      	ldr	r2, [pc, #52]	@ (800ce88 <ff_convert+0x74>)
 800ce54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce58:	88fa      	ldrh	r2, [r7, #6]
 800ce5a:	429a      	cmp	r2, r3
 800ce5c:	d006      	beq.n	800ce6c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ce5e:	89fb      	ldrh	r3, [r7, #14]
 800ce60:	3301      	adds	r3, #1
 800ce62:	81fb      	strh	r3, [r7, #14]
 800ce64:	89fb      	ldrh	r3, [r7, #14]
 800ce66:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce68:	d9f2      	bls.n	800ce50 <ff_convert+0x3c>
 800ce6a:	e000      	b.n	800ce6e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ce6c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ce6e:	89fb      	ldrh	r3, [r7, #14]
 800ce70:	3380      	adds	r3, #128	@ 0x80
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ce78:	89fb      	ldrh	r3, [r7, #14]
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3714      	adds	r7, #20
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce84:	4770      	bx	lr
 800ce86:	bf00      	nop
 800ce88:	0800ffa0 	.word	0x0800ffa0

0800ce8c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b087      	sub	sp, #28
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	4603      	mov	r3, r0
 800ce94:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ce96:	88fb      	ldrh	r3, [r7, #6]
 800ce98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce9c:	d201      	bcs.n	800cea2 <ff_wtoupper+0x16>
 800ce9e:	4b3e      	ldr	r3, [pc, #248]	@ (800cf98 <ff_wtoupper+0x10c>)
 800cea0:	e000      	b.n	800cea4 <ff_wtoupper+0x18>
 800cea2:	4b3e      	ldr	r3, [pc, #248]	@ (800cf9c <ff_wtoupper+0x110>)
 800cea4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	1c9a      	adds	r2, r3, #2
 800ceaa:	617a      	str	r2, [r7, #20]
 800ceac:	881b      	ldrh	r3, [r3, #0]
 800ceae:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ceb0:	8a7b      	ldrh	r3, [r7, #18]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d068      	beq.n	800cf88 <ff_wtoupper+0xfc>
 800ceb6:	88fa      	ldrh	r2, [r7, #6]
 800ceb8:	8a7b      	ldrh	r3, [r7, #18]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d364      	bcc.n	800cf88 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	1c9a      	adds	r2, r3, #2
 800cec2:	617a      	str	r2, [r7, #20]
 800cec4:	881b      	ldrh	r3, [r3, #0]
 800cec6:	823b      	strh	r3, [r7, #16]
 800cec8:	8a3b      	ldrh	r3, [r7, #16]
 800ceca:	0a1b      	lsrs	r3, r3, #8
 800cecc:	81fb      	strh	r3, [r7, #14]
 800cece:	8a3b      	ldrh	r3, [r7, #16]
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ced4:	88fa      	ldrh	r2, [r7, #6]
 800ced6:	8a79      	ldrh	r1, [r7, #18]
 800ced8:	8a3b      	ldrh	r3, [r7, #16]
 800ceda:	440b      	add	r3, r1
 800cedc:	429a      	cmp	r2, r3
 800cede:	da49      	bge.n	800cf74 <ff_wtoupper+0xe8>
			switch (cmd) {
 800cee0:	89fb      	ldrh	r3, [r7, #14]
 800cee2:	2b08      	cmp	r3, #8
 800cee4:	d84f      	bhi.n	800cf86 <ff_wtoupper+0xfa>
 800cee6:	a201      	add	r2, pc, #4	@ (adr r2, 800ceec <ff_wtoupper+0x60>)
 800cee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceec:	0800cf11 	.word	0x0800cf11
 800cef0:	0800cf23 	.word	0x0800cf23
 800cef4:	0800cf39 	.word	0x0800cf39
 800cef8:	0800cf41 	.word	0x0800cf41
 800cefc:	0800cf49 	.word	0x0800cf49
 800cf00:	0800cf51 	.word	0x0800cf51
 800cf04:	0800cf59 	.word	0x0800cf59
 800cf08:	0800cf61 	.word	0x0800cf61
 800cf0c:	0800cf69 	.word	0x0800cf69
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800cf10:	88fa      	ldrh	r2, [r7, #6]
 800cf12:	8a7b      	ldrh	r3, [r7, #18]
 800cf14:	1ad3      	subs	r3, r2, r3
 800cf16:	005b      	lsls	r3, r3, #1
 800cf18:	697a      	ldr	r2, [r7, #20]
 800cf1a:	4413      	add	r3, r2
 800cf1c:	881b      	ldrh	r3, [r3, #0]
 800cf1e:	80fb      	strh	r3, [r7, #6]
 800cf20:	e027      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800cf22:	88fa      	ldrh	r2, [r7, #6]
 800cf24:	8a7b      	ldrh	r3, [r7, #18]
 800cf26:	1ad3      	subs	r3, r2, r3
 800cf28:	b29b      	uxth	r3, r3
 800cf2a:	f003 0301 	and.w	r3, r3, #1
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	88fa      	ldrh	r2, [r7, #6]
 800cf32:	1ad3      	subs	r3, r2, r3
 800cf34:	80fb      	strh	r3, [r7, #6]
 800cf36:	e01c      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800cf38:	88fb      	ldrh	r3, [r7, #6]
 800cf3a:	3b10      	subs	r3, #16
 800cf3c:	80fb      	strh	r3, [r7, #6]
 800cf3e:	e018      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800cf40:	88fb      	ldrh	r3, [r7, #6]
 800cf42:	3b20      	subs	r3, #32
 800cf44:	80fb      	strh	r3, [r7, #6]
 800cf46:	e014      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800cf48:	88fb      	ldrh	r3, [r7, #6]
 800cf4a:	3b30      	subs	r3, #48	@ 0x30
 800cf4c:	80fb      	strh	r3, [r7, #6]
 800cf4e:	e010      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800cf50:	88fb      	ldrh	r3, [r7, #6]
 800cf52:	3b1a      	subs	r3, #26
 800cf54:	80fb      	strh	r3, [r7, #6]
 800cf56:	e00c      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800cf58:	88fb      	ldrh	r3, [r7, #6]
 800cf5a:	3308      	adds	r3, #8
 800cf5c:	80fb      	strh	r3, [r7, #6]
 800cf5e:	e008      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800cf60:	88fb      	ldrh	r3, [r7, #6]
 800cf62:	3b50      	subs	r3, #80	@ 0x50
 800cf64:	80fb      	strh	r3, [r7, #6]
 800cf66:	e004      	b.n	800cf72 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800cf68:	88fb      	ldrh	r3, [r7, #6]
 800cf6a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800cf6e:	80fb      	strh	r3, [r7, #6]
 800cf70:	bf00      	nop
			}
			break;
 800cf72:	e008      	b.n	800cf86 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800cf74:	89fb      	ldrh	r3, [r7, #14]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d195      	bne.n	800cea6 <ff_wtoupper+0x1a>
 800cf7a:	8a3b      	ldrh	r3, [r7, #16]
 800cf7c:	005b      	lsls	r3, r3, #1
 800cf7e:	697a      	ldr	r2, [r7, #20]
 800cf80:	4413      	add	r3, r2
 800cf82:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800cf84:	e78f      	b.n	800cea6 <ff_wtoupper+0x1a>
			break;
 800cf86:	bf00      	nop
	}

	return chr;
 800cf88:	88fb      	ldrh	r3, [r7, #6]
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	371c      	adds	r7, #28
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr
 800cf96:	bf00      	nop
 800cf98:	080100a0 	.word	0x080100a0
 800cf9c:	08010294 	.word	0x08010294

0800cfa0 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f000 f9d3 	bl	800d354 <malloc>
 800cfae:	4603      	mov	r3, r0
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	3708      	adds	r7, #8
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	bd80      	pop	{r7, pc}

0800cfb8 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f000 f9cf 	bl	800d364 <free>
}
 800cfc6:	bf00      	nop
 800cfc8:	3708      	adds	r7, #8
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}

0800cfce <_ZdlPvj>:
 800cfce:	f000 b9af 	b.w	800d330 <_ZdlPv>

0800cfd2 <_Znwj>:
 800cfd2:	2801      	cmp	r0, #1
 800cfd4:	bf38      	it	cc
 800cfd6:	2001      	movcc	r0, #1
 800cfd8:	b510      	push	{r4, lr}
 800cfda:	4604      	mov	r4, r0
 800cfdc:	4620      	mov	r0, r4
 800cfde:	f000 f9b9 	bl	800d354 <malloc>
 800cfe2:	b100      	cbz	r0, 800cfe6 <_Znwj+0x14>
 800cfe4:	bd10      	pop	{r4, pc}
 800cfe6:	f000 f9a5 	bl	800d334 <_ZSt15get_new_handlerv>
 800cfea:	b908      	cbnz	r0, 800cff0 <_Znwj+0x1e>
 800cfec:	f000 f9aa 	bl	800d344 <abort>
 800cff0:	4780      	blx	r0
 800cff2:	e7f3      	b.n	800cfdc <_Znwj+0xa>

0800cff4 <_ZSt17__throw_bad_allocv>:
 800cff4:	b508      	push	{r3, lr}
 800cff6:	f000 f9a5 	bl	800d344 <abort>

0800cffa <_ZSt28__throw_bad_array_new_lengthv>:
 800cffa:	b508      	push	{r3, lr}
 800cffc:	f000 f9a2 	bl	800d344 <abort>

0800d000 <_ZSt19__throw_logic_errorPKc>:
 800d000:	b508      	push	{r3, lr}
 800d002:	f000 f99f 	bl	800d344 <abort>

0800d006 <_ZSt20__throw_length_errorPKc>:
 800d006:	b508      	push	{r3, lr}
 800d008:	f000 f99c 	bl	800d344 <abort>

0800d00c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800d00c:	b10a      	cbz	r2, 800d012 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800d00e:	f001 b8e2 	b.w	800e1d6 <memcpy>
 800d012:	4770      	bx	lr

0800d014 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 800d014:	1e08      	subs	r0, r1, #0
 800d016:	b508      	push	{r3, lr}
 800d018:	da01      	bge.n	800d01e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 800d01a:	f7ff ffeb 	bl	800cff4 <_ZSt17__throw_bad_allocv>
 800d01e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d022:	f7ff bfd6 	b.w	800cfd2 <_Znwj>

0800d026 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800d026:	f850 3b08 	ldr.w	r3, [r0], #8
 800d02a:	1a1b      	subs	r3, r3, r0
 800d02c:	4258      	negs	r0, r3
 800d02e:	4158      	adcs	r0, r3
 800d030:	4770      	bx	lr
	...

0800d034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800d034:	680b      	ldr	r3, [r1, #0]
 800d036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d03a:	b510      	push	{r4, lr}
 800d03c:	d302      	bcc.n	800d044 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800d03e:	480b      	ldr	r0, [pc, #44]	@ (800d06c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 800d040:	f7ff ffe1 	bl	800d006 <_ZSt20__throw_length_errorPKc>
 800d044:	4293      	cmp	r3, r2
 800d046:	d90b      	bls.n	800d060 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800d048:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800d04c:	ea4f 0442 	mov.w	r4, r2, lsl #1
 800d050:	d206      	bcs.n	800d060 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800d052:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800d056:	bf2a      	itet	cs
 800d058:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800d05c:	600c      	strcc	r4, [r1, #0]
 800d05e:	600b      	strcs	r3, [r1, #0]
 800d060:	6809      	ldr	r1, [r1, #0]
 800d062:	3101      	adds	r1, #1
 800d064:	f7ff ffd6 	bl	800d014 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 800d068:	bd10      	pop	{r4, pc}
 800d06a:	bf00      	nop
 800d06c:	08010350 	.word	0x08010350

0800d070 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 800d070:	6800      	ldr	r0, [r0, #0]
 800d072:	f000 b95d 	b.w	800d330 <_ZdlPv>

0800d076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800d076:	b510      	push	{r4, lr}
 800d078:	4604      	mov	r4, r0
 800d07a:	f7ff ffd4 	bl	800d026 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800d07e:	b918      	cbnz	r0, 800d088 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 800d080:	68a1      	ldr	r1, [r4, #8]
 800d082:	4620      	mov	r0, r4
 800d084:	f7ff fff4 	bl	800d070 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 800d088:	bd10      	pop	{r4, pc}

0800d08a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 800d08a:	6840      	ldr	r0, [r0, #4]
 800d08c:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800d090:	3901      	subs	r1, #1
 800d092:	1a09      	subs	r1, r1, r0
 800d094:	4291      	cmp	r1, r2
 800d096:	b508      	push	{r3, lr}
 800d098:	d202      	bcs.n	800d0a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 800d09a:	4618      	mov	r0, r3
 800d09c:	f7ff ffb3 	bl	800d006 <_ZSt20__throw_length_errorPKc>
 800d0a0:	bd08      	pop	{r3, pc}

0800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800d0a2:	2a01      	cmp	r2, #1
 800d0a4:	b410      	push	{r4}
 800d0a6:	d104      	bne.n	800d0b2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800d0a8:	780a      	ldrb	r2, [r1, #0]
 800d0aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0ae:	7002      	strb	r2, [r0, #0]
 800d0b0:	4770      	bx	lr
 800d0b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0b6:	f7ff bfa9 	b.w	800d00c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800d0ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800d0ba:	b508      	push	{r3, lr}
 800d0bc:	1a52      	subs	r2, r2, r1
 800d0be:	f7ff fff0 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d0c2:	bd08      	pop	{r3, pc}

0800d0c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800d0c4:	b508      	push	{r3, lr}
 800d0c6:	1a52      	subs	r2, r2, r1
 800d0c8:	f7ff ffeb 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d0cc:	bd08      	pop	{r3, pc}

0800d0ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800d0ce:	f100 0208 	add.w	r2, r0, #8
 800d0d2:	6002      	str	r2, [r0, #0]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	6042      	str	r2, [r0, #4]
 800d0d8:	7202      	strb	r2, [r0, #8]
 800d0da:	4770      	bx	lr

0800d0dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 800d0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0de:	f100 0708 	add.w	r7, r0, #8
 800d0e2:	6007      	str	r7, [r0, #0]
 800d0e4:	4605      	mov	r5, r0
 800d0e6:	4608      	mov	r0, r1
 800d0e8:	460c      	mov	r4, r1
 800d0ea:	f7ff ff9c 	bl	800d026 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800d0ee:	f104 0608 	add.w	r6, r4, #8
 800d0f2:	6862      	ldr	r2, [r4, #4]
 800d0f4:	b160      	cbz	r0, 800d110 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x34>
 800d0f6:	3201      	adds	r2, #1
 800d0f8:	4631      	mov	r1, r6
 800d0fa:	4638      	mov	r0, r7
 800d0fc:	f7ff ff86 	bl	800d00c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 800d100:	6863      	ldr	r3, [r4, #4]
 800d102:	606b      	str	r3, [r5, #4]
 800d104:	2300      	movs	r3, #0
 800d106:	7223      	strb	r3, [r4, #8]
 800d108:	6026      	str	r6, [r4, #0]
 800d10a:	6063      	str	r3, [r4, #4]
 800d10c:	4628      	mov	r0, r5
 800d10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d110:	6823      	ldr	r3, [r4, #0]
 800d112:	602b      	str	r3, [r5, #0]
 800d114:	68a3      	ldr	r3, [r4, #8]
 800d116:	60ab      	str	r3, [r5, #8]
 800d118:	e7f2      	b.n	800d100 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x24>

0800d11a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800d11a:	b510      	push	{r4, lr}
 800d11c:	4604      	mov	r4, r0
 800d11e:	f7ff ffaa 	bl	800d076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800d122:	4620      	mov	r0, r4
 800d124:	bd10      	pop	{r4, pc}

0800d126 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 800d126:	b510      	push	{r4, lr}
 800d128:	4604      	mov	r4, r0
 800d12a:	f7ff ff7c 	bl	800d026 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800d12e:	b908      	cbnz	r0, 800d134 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xe>
 800d130:	68a0      	ldr	r0, [r4, #8]
 800d132:	bd10      	pop	{r4, pc}
 800d134:	200f      	movs	r0, #15
 800d136:	e7fc      	b.n	800d132 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xc>

0800d138 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 800d138:	4288      	cmp	r0, r1
 800d13a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d13c:	4604      	mov	r4, r0
 800d13e:	460e      	mov	r6, r1
 800d140:	d01d      	beq.n	800d17e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x46>
 800d142:	684d      	ldr	r5, [r1, #4]
 800d144:	f7ff ffef 	bl	800d126 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800d148:	42a8      	cmp	r0, r5
 800d14a:	4602      	mov	r2, r0
 800d14c:	d211      	bcs.n	800d172 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x3a>
 800d14e:	a901      	add	r1, sp, #4
 800d150:	4620      	mov	r0, r4
 800d152:	9501      	str	r5, [sp, #4]
 800d154:	f7ff ff6e 	bl	800d034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d158:	4607      	mov	r7, r0
 800d15a:	4620      	mov	r0, r4
 800d15c:	f7ff ff8b 	bl	800d076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800d160:	9b01      	ldr	r3, [sp, #4]
 800d162:	6027      	str	r7, [r4, #0]
 800d164:	60a3      	str	r3, [r4, #8]
 800d166:	6831      	ldr	r1, [r6, #0]
 800d168:	6820      	ldr	r0, [r4, #0]
 800d16a:	462a      	mov	r2, r5
 800d16c:	f7ff ff99 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d170:	e001      	b.n	800d176 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x3e>
 800d172:	2d00      	cmp	r5, #0
 800d174:	d1f7      	bne.n	800d166 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x2e>
 800d176:	6823      	ldr	r3, [r4, #0]
 800d178:	6065      	str	r5, [r4, #4]
 800d17a:	2200      	movs	r2, #0
 800d17c:	555a      	strb	r2, [r3, r5]
 800d17e:	b003      	add	sp, #12
 800d180:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d182 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 800d182:	b510      	push	{r4, lr}
 800d184:	4604      	mov	r4, r0
 800d186:	f7ff ffd7 	bl	800d138 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 800d18a:	4620      	mov	r0, r4
 800d18c:	bd10      	pop	{r4, pc}

0800d18e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800d18e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800d192:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800d194:	461f      	mov	r7, r3
 800d196:	6843      	ldr	r3, [r0, #4]
 800d198:	eb01 0802 	add.w	r8, r1, r2
 800d19c:	1ab2      	subs	r2, r6, r2
 800d19e:	441a      	add	r2, r3
 800d1a0:	4604      	mov	r4, r0
 800d1a2:	460d      	mov	r5, r1
 800d1a4:	eba3 0908 	sub.w	r9, r3, r8
 800d1a8:	9201      	str	r2, [sp, #4]
 800d1aa:	f7ff ffbc 	bl	800d126 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800d1ae:	a901      	add	r1, sp, #4
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	4620      	mov	r0, r4
 800d1b4:	f7ff ff3e 	bl	800d034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d1b8:	4682      	mov	sl, r0
 800d1ba:	b11d      	cbz	r5, 800d1c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x36>
 800d1bc:	6821      	ldr	r1, [r4, #0]
 800d1be:	462a      	mov	r2, r5
 800d1c0:	f7ff ff6f 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d1c4:	b137      	cbz	r7, 800d1d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 800d1c6:	b12e      	cbz	r6, 800d1d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 800d1c8:	4632      	mov	r2, r6
 800d1ca:	4639      	mov	r1, r7
 800d1cc:	eb0a 0005 	add.w	r0, sl, r5
 800d1d0:	f7ff ff67 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d1d4:	f1b9 0f00 	cmp.w	r9, #0
 800d1d8:	d007      	beq.n	800d1ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x5c>
 800d1da:	6821      	ldr	r1, [r4, #0]
 800d1dc:	4435      	add	r5, r6
 800d1de:	464a      	mov	r2, r9
 800d1e0:	4441      	add	r1, r8
 800d1e2:	eb0a 0005 	add.w	r0, sl, r5
 800d1e6:	f7ff ff5c 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d1ea:	4620      	mov	r0, r4
 800d1ec:	f7ff ff43 	bl	800d076 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	f8c4 a000 	str.w	sl, [r4]
 800d1f6:	60a3      	str	r3, [r4, #8]
 800d1f8:	b002      	add	sp, #8
 800d1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d1fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800d1fe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d202:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800d206:	4604      	mov	r4, r0
 800d208:	eb02 0708 	add.w	r7, r2, r8
 800d20c:	460e      	mov	r6, r1
 800d20e:	4615      	mov	r5, r2
 800d210:	f7ff ff89 	bl	800d126 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800d214:	42b8      	cmp	r0, r7
 800d216:	d30e      	bcc.n	800d236 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x38>
 800d218:	b12d      	cbz	r5, 800d226 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
 800d21a:	6820      	ldr	r0, [r4, #0]
 800d21c:	462a      	mov	r2, r5
 800d21e:	4631      	mov	r1, r6
 800d220:	4440      	add	r0, r8
 800d222:	f7ff ff3e 	bl	800d0a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d226:	6823      	ldr	r3, [r4, #0]
 800d228:	6067      	str	r7, [r4, #4]
 800d22a:	2200      	movs	r2, #0
 800d22c:	4620      	mov	r0, r4
 800d22e:	55da      	strb	r2, [r3, r7]
 800d230:	b002      	add	sp, #8
 800d232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d236:	9500      	str	r5, [sp, #0]
 800d238:	4633      	mov	r3, r6
 800d23a:	2200      	movs	r2, #0
 800d23c:	4641      	mov	r1, r8
 800d23e:	4620      	mov	r0, r4
 800d240:	f7ff ffa5 	bl	800d18e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800d244:	e7ef      	b.n	800d226 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
	...

0800d248 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800d248:	b570      	push	{r4, r5, r6, lr}
 800d24a:	4604      	mov	r4, r0
 800d24c:	4608      	mov	r0, r1
 800d24e:	460d      	mov	r5, r1
 800d250:	f7f3 f836 	bl	80002c0 <strlen>
 800d254:	4b06      	ldr	r3, [pc, #24]	@ (800d270 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800d256:	4606      	mov	r6, r0
 800d258:	4602      	mov	r2, r0
 800d25a:	2100      	movs	r1, #0
 800d25c:	4620      	mov	r0, r4
 800d25e:	f7ff ff14 	bl	800d08a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800d262:	4632      	mov	r2, r6
 800d264:	4629      	mov	r1, r5
 800d266:	4620      	mov	r0, r4
 800d268:	f7ff ffc9 	bl	800d1fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800d26c:	bd70      	pop	{r4, r5, r6, pc}
 800d26e:	bf00      	nop
 800d270:	08010368 	.word	0x08010368

0800d274 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800d274:	6800      	ldr	r0, [r0, #0]
 800d276:	4770      	bx	lr

0800d278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 800d278:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d27a:	1a53      	subs	r3, r2, r1
 800d27c:	2b0f      	cmp	r3, #15
 800d27e:	4604      	mov	r4, r0
 800d280:	460d      	mov	r5, r1
 800d282:	4616      	mov	r6, r2
 800d284:	9301      	str	r3, [sp, #4]
 800d286:	d906      	bls.n	800d296 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x1e>
 800d288:	2200      	movs	r2, #0
 800d28a:	a901      	add	r1, sp, #4
 800d28c:	f7ff fed2 	bl	800d034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d290:	9b01      	ldr	r3, [sp, #4]
 800d292:	6020      	str	r0, [r4, #0]
 800d294:	60a3      	str	r3, [r4, #8]
 800d296:	4632      	mov	r2, r6
 800d298:	4629      	mov	r1, r5
 800d29a:	6820      	ldr	r0, [r4, #0]
 800d29c:	f7ff ff0d 	bl	800d0ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 800d2a0:	9b01      	ldr	r3, [sp, #4]
 800d2a2:	6822      	ldr	r2, [r4, #0]
 800d2a4:	6063      	str	r3, [r4, #4]
 800d2a6:	2100      	movs	r1, #0
 800d2a8:	54d1      	strb	r1, [r2, r3]
 800d2aa:	b002      	add	sp, #8
 800d2ac:	bd70      	pop	{r4, r5, r6, pc}

0800d2ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 800d2ae:	f100 0208 	add.w	r2, r0, #8
 800d2b2:	b510      	push	{r4, lr}
 800d2b4:	6002      	str	r2, [r0, #0]
 800d2b6:	e9d1 1200 	ldrd	r1, r2, [r1]
 800d2ba:	4604      	mov	r4, r0
 800d2bc:	f04f 0300 	mov.w	r3, #0
 800d2c0:	440a      	add	r2, r1
 800d2c2:	f7ff ffd9 	bl	800d278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800d2c6:	4620      	mov	r0, r4
 800d2c8:	bd10      	pop	{r4, pc}

0800d2ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800d2ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d2cc:	1a53      	subs	r3, r2, r1
 800d2ce:	2b0f      	cmp	r3, #15
 800d2d0:	4604      	mov	r4, r0
 800d2d2:	460d      	mov	r5, r1
 800d2d4:	4616      	mov	r6, r2
 800d2d6:	9301      	str	r3, [sp, #4]
 800d2d8:	d906      	bls.n	800d2e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 800d2da:	2200      	movs	r2, #0
 800d2dc:	a901      	add	r1, sp, #4
 800d2de:	f7ff fea9 	bl	800d034 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d2e2:	9b01      	ldr	r3, [sp, #4]
 800d2e4:	6020      	str	r0, [r4, #0]
 800d2e6:	60a3      	str	r3, [r4, #8]
 800d2e8:	4632      	mov	r2, r6
 800d2ea:	4629      	mov	r1, r5
 800d2ec:	6820      	ldr	r0, [r4, #0]
 800d2ee:	f7ff fee9 	bl	800d0c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800d2f2:	9b01      	ldr	r3, [sp, #4]
 800d2f4:	6822      	ldr	r2, [r4, #0]
 800d2f6:	6063      	str	r3, [r4, #4]
 800d2f8:	2100      	movs	r1, #0
 800d2fa:	54d1      	strb	r1, [r2, r3]
 800d2fc:	b002      	add	sp, #8
 800d2fe:	bd70      	pop	{r4, r5, r6, pc}

0800d300 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800d300:	b538      	push	{r3, r4, r5, lr}
 800d302:	f100 0308 	add.w	r3, r0, #8
 800d306:	4604      	mov	r4, r0
 800d308:	6003      	str	r3, [r0, #0]
 800d30a:	460d      	mov	r5, r1
 800d30c:	b911      	cbnz	r1, 800d314 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 800d30e:	4807      	ldr	r0, [pc, #28]	@ (800d32c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 800d310:	f7ff fe76 	bl	800d000 <_ZSt19__throw_logic_errorPKc>
 800d314:	4608      	mov	r0, r1
 800d316:	f7f2 ffd3 	bl	80002c0 <strlen>
 800d31a:	f04f 0300 	mov.w	r3, #0
 800d31e:	182a      	adds	r2, r5, r0
 800d320:	4629      	mov	r1, r5
 800d322:	4620      	mov	r0, r4
 800d324:	f7ff ffd1 	bl	800d2ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800d328:	4620      	mov	r0, r4
 800d32a:	bd38      	pop	{r3, r4, r5, pc}
 800d32c:	0801037d 	.word	0x0801037d

0800d330 <_ZdlPv>:
 800d330:	f000 b818 	b.w	800d364 <free>

0800d334 <_ZSt15get_new_handlerv>:
 800d334:	4b02      	ldr	r3, [pc, #8]	@ (800d340 <_ZSt15get_new_handlerv+0xc>)
 800d336:	6818      	ldr	r0, [r3, #0]
 800d338:	f3bf 8f5b 	dmb	ish
 800d33c:	4770      	bx	lr
 800d33e:	bf00      	nop
 800d340:	20044794 	.word	0x20044794

0800d344 <abort>:
 800d344:	b508      	push	{r3, lr}
 800d346:	2006      	movs	r0, #6
 800d348:	f000 fea2 	bl	800e090 <raise>
 800d34c:	2001      	movs	r0, #1
 800d34e:	f7f6 faff 	bl	8003950 <_exit>
	...

0800d354 <malloc>:
 800d354:	4b02      	ldr	r3, [pc, #8]	@ (800d360 <malloc+0xc>)
 800d356:	4601      	mov	r1, r0
 800d358:	6818      	ldr	r0, [r3, #0]
 800d35a:	f000 b82d 	b.w	800d3b8 <_malloc_r>
 800d35e:	bf00      	nop
 800d360:	20040018 	.word	0x20040018

0800d364 <free>:
 800d364:	4b02      	ldr	r3, [pc, #8]	@ (800d370 <free+0xc>)
 800d366:	4601      	mov	r1, r0
 800d368:	6818      	ldr	r0, [r3, #0]
 800d36a:	f001 bd9d 	b.w	800eea8 <_free_r>
 800d36e:	bf00      	nop
 800d370:	20040018 	.word	0x20040018

0800d374 <sbrk_aligned>:
 800d374:	b570      	push	{r4, r5, r6, lr}
 800d376:	4e0f      	ldr	r6, [pc, #60]	@ (800d3b4 <sbrk_aligned+0x40>)
 800d378:	460c      	mov	r4, r1
 800d37a:	6831      	ldr	r1, [r6, #0]
 800d37c:	4605      	mov	r5, r0
 800d37e:	b911      	cbnz	r1, 800d386 <sbrk_aligned+0x12>
 800d380:	f000 feda 	bl	800e138 <_sbrk_r>
 800d384:	6030      	str	r0, [r6, #0]
 800d386:	4621      	mov	r1, r4
 800d388:	4628      	mov	r0, r5
 800d38a:	f000 fed5 	bl	800e138 <_sbrk_r>
 800d38e:	1c43      	adds	r3, r0, #1
 800d390:	d103      	bne.n	800d39a <sbrk_aligned+0x26>
 800d392:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d396:	4620      	mov	r0, r4
 800d398:	bd70      	pop	{r4, r5, r6, pc}
 800d39a:	1cc4      	adds	r4, r0, #3
 800d39c:	f024 0403 	bic.w	r4, r4, #3
 800d3a0:	42a0      	cmp	r0, r4
 800d3a2:	d0f8      	beq.n	800d396 <sbrk_aligned+0x22>
 800d3a4:	1a21      	subs	r1, r4, r0
 800d3a6:	4628      	mov	r0, r5
 800d3a8:	f000 fec6 	bl	800e138 <_sbrk_r>
 800d3ac:	3001      	adds	r0, #1
 800d3ae:	d1f2      	bne.n	800d396 <sbrk_aligned+0x22>
 800d3b0:	e7ef      	b.n	800d392 <sbrk_aligned+0x1e>
 800d3b2:	bf00      	nop
 800d3b4:	20044798 	.word	0x20044798

0800d3b8 <_malloc_r>:
 800d3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3bc:	1ccd      	adds	r5, r1, #3
 800d3be:	f025 0503 	bic.w	r5, r5, #3
 800d3c2:	3508      	adds	r5, #8
 800d3c4:	2d0c      	cmp	r5, #12
 800d3c6:	bf38      	it	cc
 800d3c8:	250c      	movcc	r5, #12
 800d3ca:	2d00      	cmp	r5, #0
 800d3cc:	4606      	mov	r6, r0
 800d3ce:	db01      	blt.n	800d3d4 <_malloc_r+0x1c>
 800d3d0:	42a9      	cmp	r1, r5
 800d3d2:	d904      	bls.n	800d3de <_malloc_r+0x26>
 800d3d4:	230c      	movs	r3, #12
 800d3d6:	6033      	str	r3, [r6, #0]
 800d3d8:	2000      	movs	r0, #0
 800d3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d4b4 <_malloc_r+0xfc>
 800d3e2:	f000 f869 	bl	800d4b8 <__malloc_lock>
 800d3e6:	f8d8 3000 	ldr.w	r3, [r8]
 800d3ea:	461c      	mov	r4, r3
 800d3ec:	bb44      	cbnz	r4, 800d440 <_malloc_r+0x88>
 800d3ee:	4629      	mov	r1, r5
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f7ff ffbf 	bl	800d374 <sbrk_aligned>
 800d3f6:	1c43      	adds	r3, r0, #1
 800d3f8:	4604      	mov	r4, r0
 800d3fa:	d158      	bne.n	800d4ae <_malloc_r+0xf6>
 800d3fc:	f8d8 4000 	ldr.w	r4, [r8]
 800d400:	4627      	mov	r7, r4
 800d402:	2f00      	cmp	r7, #0
 800d404:	d143      	bne.n	800d48e <_malloc_r+0xd6>
 800d406:	2c00      	cmp	r4, #0
 800d408:	d04b      	beq.n	800d4a2 <_malloc_r+0xea>
 800d40a:	6823      	ldr	r3, [r4, #0]
 800d40c:	4639      	mov	r1, r7
 800d40e:	4630      	mov	r0, r6
 800d410:	eb04 0903 	add.w	r9, r4, r3
 800d414:	f000 fe90 	bl	800e138 <_sbrk_r>
 800d418:	4581      	cmp	r9, r0
 800d41a:	d142      	bne.n	800d4a2 <_malloc_r+0xea>
 800d41c:	6821      	ldr	r1, [r4, #0]
 800d41e:	1a6d      	subs	r5, r5, r1
 800d420:	4629      	mov	r1, r5
 800d422:	4630      	mov	r0, r6
 800d424:	f7ff ffa6 	bl	800d374 <sbrk_aligned>
 800d428:	3001      	adds	r0, #1
 800d42a:	d03a      	beq.n	800d4a2 <_malloc_r+0xea>
 800d42c:	6823      	ldr	r3, [r4, #0]
 800d42e:	442b      	add	r3, r5
 800d430:	6023      	str	r3, [r4, #0]
 800d432:	f8d8 3000 	ldr.w	r3, [r8]
 800d436:	685a      	ldr	r2, [r3, #4]
 800d438:	bb62      	cbnz	r2, 800d494 <_malloc_r+0xdc>
 800d43a:	f8c8 7000 	str.w	r7, [r8]
 800d43e:	e00f      	b.n	800d460 <_malloc_r+0xa8>
 800d440:	6822      	ldr	r2, [r4, #0]
 800d442:	1b52      	subs	r2, r2, r5
 800d444:	d420      	bmi.n	800d488 <_malloc_r+0xd0>
 800d446:	2a0b      	cmp	r2, #11
 800d448:	d917      	bls.n	800d47a <_malloc_r+0xc2>
 800d44a:	1961      	adds	r1, r4, r5
 800d44c:	42a3      	cmp	r3, r4
 800d44e:	6025      	str	r5, [r4, #0]
 800d450:	bf18      	it	ne
 800d452:	6059      	strne	r1, [r3, #4]
 800d454:	6863      	ldr	r3, [r4, #4]
 800d456:	bf08      	it	eq
 800d458:	f8c8 1000 	streq.w	r1, [r8]
 800d45c:	5162      	str	r2, [r4, r5]
 800d45e:	604b      	str	r3, [r1, #4]
 800d460:	4630      	mov	r0, r6
 800d462:	f000 f82f 	bl	800d4c4 <__malloc_unlock>
 800d466:	f104 000b 	add.w	r0, r4, #11
 800d46a:	1d23      	adds	r3, r4, #4
 800d46c:	f020 0007 	bic.w	r0, r0, #7
 800d470:	1ac2      	subs	r2, r0, r3
 800d472:	bf1c      	itt	ne
 800d474:	1a1b      	subne	r3, r3, r0
 800d476:	50a3      	strne	r3, [r4, r2]
 800d478:	e7af      	b.n	800d3da <_malloc_r+0x22>
 800d47a:	6862      	ldr	r2, [r4, #4]
 800d47c:	42a3      	cmp	r3, r4
 800d47e:	bf0c      	ite	eq
 800d480:	f8c8 2000 	streq.w	r2, [r8]
 800d484:	605a      	strne	r2, [r3, #4]
 800d486:	e7eb      	b.n	800d460 <_malloc_r+0xa8>
 800d488:	4623      	mov	r3, r4
 800d48a:	6864      	ldr	r4, [r4, #4]
 800d48c:	e7ae      	b.n	800d3ec <_malloc_r+0x34>
 800d48e:	463c      	mov	r4, r7
 800d490:	687f      	ldr	r7, [r7, #4]
 800d492:	e7b6      	b.n	800d402 <_malloc_r+0x4a>
 800d494:	461a      	mov	r2, r3
 800d496:	685b      	ldr	r3, [r3, #4]
 800d498:	42a3      	cmp	r3, r4
 800d49a:	d1fb      	bne.n	800d494 <_malloc_r+0xdc>
 800d49c:	2300      	movs	r3, #0
 800d49e:	6053      	str	r3, [r2, #4]
 800d4a0:	e7de      	b.n	800d460 <_malloc_r+0xa8>
 800d4a2:	230c      	movs	r3, #12
 800d4a4:	6033      	str	r3, [r6, #0]
 800d4a6:	4630      	mov	r0, r6
 800d4a8:	f000 f80c 	bl	800d4c4 <__malloc_unlock>
 800d4ac:	e794      	b.n	800d3d8 <_malloc_r+0x20>
 800d4ae:	6005      	str	r5, [r0, #0]
 800d4b0:	e7d6      	b.n	800d460 <_malloc_r+0xa8>
 800d4b2:	bf00      	nop
 800d4b4:	2004479c 	.word	0x2004479c

0800d4b8 <__malloc_lock>:
 800d4b8:	4801      	ldr	r0, [pc, #4]	@ (800d4c0 <__malloc_lock+0x8>)
 800d4ba:	f000 be8a 	b.w	800e1d2 <__retarget_lock_acquire_recursive>
 800d4be:	bf00      	nop
 800d4c0:	200448e0 	.word	0x200448e0

0800d4c4 <__malloc_unlock>:
 800d4c4:	4801      	ldr	r0, [pc, #4]	@ (800d4cc <__malloc_unlock+0x8>)
 800d4c6:	f000 be85 	b.w	800e1d4 <__retarget_lock_release_recursive>
 800d4ca:	bf00      	nop
 800d4cc:	200448e0 	.word	0x200448e0

0800d4d0 <__cvt>:
 800d4d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d4:	ec57 6b10 	vmov	r6, r7, d0
 800d4d8:	2f00      	cmp	r7, #0
 800d4da:	460c      	mov	r4, r1
 800d4dc:	4619      	mov	r1, r3
 800d4de:	463b      	mov	r3, r7
 800d4e0:	bfbb      	ittet	lt
 800d4e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d4e6:	461f      	movlt	r7, r3
 800d4e8:	2300      	movge	r3, #0
 800d4ea:	232d      	movlt	r3, #45	@ 0x2d
 800d4ec:	700b      	strb	r3, [r1, #0]
 800d4ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d4f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d4f4:	4691      	mov	r9, r2
 800d4f6:	f023 0820 	bic.w	r8, r3, #32
 800d4fa:	bfbc      	itt	lt
 800d4fc:	4632      	movlt	r2, r6
 800d4fe:	4616      	movlt	r6, r2
 800d500:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d504:	d005      	beq.n	800d512 <__cvt+0x42>
 800d506:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d50a:	d100      	bne.n	800d50e <__cvt+0x3e>
 800d50c:	3401      	adds	r4, #1
 800d50e:	2102      	movs	r1, #2
 800d510:	e000      	b.n	800d514 <__cvt+0x44>
 800d512:	2103      	movs	r1, #3
 800d514:	ab03      	add	r3, sp, #12
 800d516:	9301      	str	r3, [sp, #4]
 800d518:	ab02      	add	r3, sp, #8
 800d51a:	9300      	str	r3, [sp, #0]
 800d51c:	ec47 6b10 	vmov	d0, r6, r7
 800d520:	4653      	mov	r3, sl
 800d522:	4622      	mov	r2, r4
 800d524:	f000 fef0 	bl	800e308 <_dtoa_r>
 800d528:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d52c:	4605      	mov	r5, r0
 800d52e:	d119      	bne.n	800d564 <__cvt+0x94>
 800d530:	f019 0f01 	tst.w	r9, #1
 800d534:	d00e      	beq.n	800d554 <__cvt+0x84>
 800d536:	eb00 0904 	add.w	r9, r0, r4
 800d53a:	2200      	movs	r2, #0
 800d53c:	2300      	movs	r3, #0
 800d53e:	4630      	mov	r0, r6
 800d540:	4639      	mov	r1, r7
 800d542:	f7f3 fae9 	bl	8000b18 <__aeabi_dcmpeq>
 800d546:	b108      	cbz	r0, 800d54c <__cvt+0x7c>
 800d548:	f8cd 900c 	str.w	r9, [sp, #12]
 800d54c:	2230      	movs	r2, #48	@ 0x30
 800d54e:	9b03      	ldr	r3, [sp, #12]
 800d550:	454b      	cmp	r3, r9
 800d552:	d31e      	bcc.n	800d592 <__cvt+0xc2>
 800d554:	9b03      	ldr	r3, [sp, #12]
 800d556:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d558:	1b5b      	subs	r3, r3, r5
 800d55a:	4628      	mov	r0, r5
 800d55c:	6013      	str	r3, [r2, #0]
 800d55e:	b004      	add	sp, #16
 800d560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d564:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d568:	eb00 0904 	add.w	r9, r0, r4
 800d56c:	d1e5      	bne.n	800d53a <__cvt+0x6a>
 800d56e:	7803      	ldrb	r3, [r0, #0]
 800d570:	2b30      	cmp	r3, #48	@ 0x30
 800d572:	d10a      	bne.n	800d58a <__cvt+0xba>
 800d574:	2200      	movs	r2, #0
 800d576:	2300      	movs	r3, #0
 800d578:	4630      	mov	r0, r6
 800d57a:	4639      	mov	r1, r7
 800d57c:	f7f3 facc 	bl	8000b18 <__aeabi_dcmpeq>
 800d580:	b918      	cbnz	r0, 800d58a <__cvt+0xba>
 800d582:	f1c4 0401 	rsb	r4, r4, #1
 800d586:	f8ca 4000 	str.w	r4, [sl]
 800d58a:	f8da 3000 	ldr.w	r3, [sl]
 800d58e:	4499      	add	r9, r3
 800d590:	e7d3      	b.n	800d53a <__cvt+0x6a>
 800d592:	1c59      	adds	r1, r3, #1
 800d594:	9103      	str	r1, [sp, #12]
 800d596:	701a      	strb	r2, [r3, #0]
 800d598:	e7d9      	b.n	800d54e <__cvt+0x7e>

0800d59a <__exponent>:
 800d59a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d59c:	2900      	cmp	r1, #0
 800d59e:	bfba      	itte	lt
 800d5a0:	4249      	neglt	r1, r1
 800d5a2:	232d      	movlt	r3, #45	@ 0x2d
 800d5a4:	232b      	movge	r3, #43	@ 0x2b
 800d5a6:	2909      	cmp	r1, #9
 800d5a8:	7002      	strb	r2, [r0, #0]
 800d5aa:	7043      	strb	r3, [r0, #1]
 800d5ac:	dd29      	ble.n	800d602 <__exponent+0x68>
 800d5ae:	f10d 0307 	add.w	r3, sp, #7
 800d5b2:	461d      	mov	r5, r3
 800d5b4:	270a      	movs	r7, #10
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	fbb1 f6f7 	udiv	r6, r1, r7
 800d5bc:	fb07 1416 	mls	r4, r7, r6, r1
 800d5c0:	3430      	adds	r4, #48	@ 0x30
 800d5c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d5c6:	460c      	mov	r4, r1
 800d5c8:	2c63      	cmp	r4, #99	@ 0x63
 800d5ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d5ce:	4631      	mov	r1, r6
 800d5d0:	dcf1      	bgt.n	800d5b6 <__exponent+0x1c>
 800d5d2:	3130      	adds	r1, #48	@ 0x30
 800d5d4:	1e94      	subs	r4, r2, #2
 800d5d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d5da:	1c41      	adds	r1, r0, #1
 800d5dc:	4623      	mov	r3, r4
 800d5de:	42ab      	cmp	r3, r5
 800d5e0:	d30a      	bcc.n	800d5f8 <__exponent+0x5e>
 800d5e2:	f10d 0309 	add.w	r3, sp, #9
 800d5e6:	1a9b      	subs	r3, r3, r2
 800d5e8:	42ac      	cmp	r4, r5
 800d5ea:	bf88      	it	hi
 800d5ec:	2300      	movhi	r3, #0
 800d5ee:	3302      	adds	r3, #2
 800d5f0:	4403      	add	r3, r0
 800d5f2:	1a18      	subs	r0, r3, r0
 800d5f4:	b003      	add	sp, #12
 800d5f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d5fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d600:	e7ed      	b.n	800d5de <__exponent+0x44>
 800d602:	2330      	movs	r3, #48	@ 0x30
 800d604:	3130      	adds	r1, #48	@ 0x30
 800d606:	7083      	strb	r3, [r0, #2]
 800d608:	70c1      	strb	r1, [r0, #3]
 800d60a:	1d03      	adds	r3, r0, #4
 800d60c:	e7f1      	b.n	800d5f2 <__exponent+0x58>
	...

0800d610 <_printf_float>:
 800d610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d614:	b08d      	sub	sp, #52	@ 0x34
 800d616:	460c      	mov	r4, r1
 800d618:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d61c:	4616      	mov	r6, r2
 800d61e:	461f      	mov	r7, r3
 800d620:	4605      	mov	r5, r0
 800d622:	f000 fd3d 	bl	800e0a0 <_localeconv_r>
 800d626:	6803      	ldr	r3, [r0, #0]
 800d628:	9304      	str	r3, [sp, #16]
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7f2 fe48 	bl	80002c0 <strlen>
 800d630:	2300      	movs	r3, #0
 800d632:	930a      	str	r3, [sp, #40]	@ 0x28
 800d634:	f8d8 3000 	ldr.w	r3, [r8]
 800d638:	9005      	str	r0, [sp, #20]
 800d63a:	3307      	adds	r3, #7
 800d63c:	f023 0307 	bic.w	r3, r3, #7
 800d640:	f103 0208 	add.w	r2, r3, #8
 800d644:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d648:	f8d4 b000 	ldr.w	fp, [r4]
 800d64c:	f8c8 2000 	str.w	r2, [r8]
 800d650:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d654:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d658:	9307      	str	r3, [sp, #28]
 800d65a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d65e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d662:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d666:	4b9c      	ldr	r3, [pc, #624]	@ (800d8d8 <_printf_float+0x2c8>)
 800d668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d66c:	f7f3 fa86 	bl	8000b7c <__aeabi_dcmpun>
 800d670:	bb70      	cbnz	r0, 800d6d0 <_printf_float+0xc0>
 800d672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d676:	4b98      	ldr	r3, [pc, #608]	@ (800d8d8 <_printf_float+0x2c8>)
 800d678:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d67c:	f7f3 fa60 	bl	8000b40 <__aeabi_dcmple>
 800d680:	bb30      	cbnz	r0, 800d6d0 <_printf_float+0xc0>
 800d682:	2200      	movs	r2, #0
 800d684:	2300      	movs	r3, #0
 800d686:	4640      	mov	r0, r8
 800d688:	4649      	mov	r1, r9
 800d68a:	f7f3 fa4f 	bl	8000b2c <__aeabi_dcmplt>
 800d68e:	b110      	cbz	r0, 800d696 <_printf_float+0x86>
 800d690:	232d      	movs	r3, #45	@ 0x2d
 800d692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d696:	4a91      	ldr	r2, [pc, #580]	@ (800d8dc <_printf_float+0x2cc>)
 800d698:	4b91      	ldr	r3, [pc, #580]	@ (800d8e0 <_printf_float+0x2d0>)
 800d69a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d69e:	bf8c      	ite	hi
 800d6a0:	4690      	movhi	r8, r2
 800d6a2:	4698      	movls	r8, r3
 800d6a4:	2303      	movs	r3, #3
 800d6a6:	6123      	str	r3, [r4, #16]
 800d6a8:	f02b 0304 	bic.w	r3, fp, #4
 800d6ac:	6023      	str	r3, [r4, #0]
 800d6ae:	f04f 0900 	mov.w	r9, #0
 800d6b2:	9700      	str	r7, [sp, #0]
 800d6b4:	4633      	mov	r3, r6
 800d6b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d6b8:	4621      	mov	r1, r4
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	f000 f9d2 	bl	800da64 <_printf_common>
 800d6c0:	3001      	adds	r0, #1
 800d6c2:	f040 808d 	bne.w	800d7e0 <_printf_float+0x1d0>
 800d6c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6ca:	b00d      	add	sp, #52	@ 0x34
 800d6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d0:	4642      	mov	r2, r8
 800d6d2:	464b      	mov	r3, r9
 800d6d4:	4640      	mov	r0, r8
 800d6d6:	4649      	mov	r1, r9
 800d6d8:	f7f3 fa50 	bl	8000b7c <__aeabi_dcmpun>
 800d6dc:	b140      	cbz	r0, 800d6f0 <_printf_float+0xe0>
 800d6de:	464b      	mov	r3, r9
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	bfbc      	itt	lt
 800d6e4:	232d      	movlt	r3, #45	@ 0x2d
 800d6e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d6ea:	4a7e      	ldr	r2, [pc, #504]	@ (800d8e4 <_printf_float+0x2d4>)
 800d6ec:	4b7e      	ldr	r3, [pc, #504]	@ (800d8e8 <_printf_float+0x2d8>)
 800d6ee:	e7d4      	b.n	800d69a <_printf_float+0x8a>
 800d6f0:	6863      	ldr	r3, [r4, #4]
 800d6f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d6f6:	9206      	str	r2, [sp, #24]
 800d6f8:	1c5a      	adds	r2, r3, #1
 800d6fa:	d13b      	bne.n	800d774 <_printf_float+0x164>
 800d6fc:	2306      	movs	r3, #6
 800d6fe:	6063      	str	r3, [r4, #4]
 800d700:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d704:	2300      	movs	r3, #0
 800d706:	6022      	str	r2, [r4, #0]
 800d708:	9303      	str	r3, [sp, #12]
 800d70a:	ab0a      	add	r3, sp, #40	@ 0x28
 800d70c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d710:	ab09      	add	r3, sp, #36	@ 0x24
 800d712:	9300      	str	r3, [sp, #0]
 800d714:	6861      	ldr	r1, [r4, #4]
 800d716:	ec49 8b10 	vmov	d0, r8, r9
 800d71a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d71e:	4628      	mov	r0, r5
 800d720:	f7ff fed6 	bl	800d4d0 <__cvt>
 800d724:	9b06      	ldr	r3, [sp, #24]
 800d726:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d728:	2b47      	cmp	r3, #71	@ 0x47
 800d72a:	4680      	mov	r8, r0
 800d72c:	d129      	bne.n	800d782 <_printf_float+0x172>
 800d72e:	1cc8      	adds	r0, r1, #3
 800d730:	db02      	blt.n	800d738 <_printf_float+0x128>
 800d732:	6863      	ldr	r3, [r4, #4]
 800d734:	4299      	cmp	r1, r3
 800d736:	dd41      	ble.n	800d7bc <_printf_float+0x1ac>
 800d738:	f1aa 0a02 	sub.w	sl, sl, #2
 800d73c:	fa5f fa8a 	uxtb.w	sl, sl
 800d740:	3901      	subs	r1, #1
 800d742:	4652      	mov	r2, sl
 800d744:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d748:	9109      	str	r1, [sp, #36]	@ 0x24
 800d74a:	f7ff ff26 	bl	800d59a <__exponent>
 800d74e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d750:	1813      	adds	r3, r2, r0
 800d752:	2a01      	cmp	r2, #1
 800d754:	4681      	mov	r9, r0
 800d756:	6123      	str	r3, [r4, #16]
 800d758:	dc02      	bgt.n	800d760 <_printf_float+0x150>
 800d75a:	6822      	ldr	r2, [r4, #0]
 800d75c:	07d2      	lsls	r2, r2, #31
 800d75e:	d501      	bpl.n	800d764 <_printf_float+0x154>
 800d760:	3301      	adds	r3, #1
 800d762:	6123      	str	r3, [r4, #16]
 800d764:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d0a2      	beq.n	800d6b2 <_printf_float+0xa2>
 800d76c:	232d      	movs	r3, #45	@ 0x2d
 800d76e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d772:	e79e      	b.n	800d6b2 <_printf_float+0xa2>
 800d774:	9a06      	ldr	r2, [sp, #24]
 800d776:	2a47      	cmp	r2, #71	@ 0x47
 800d778:	d1c2      	bne.n	800d700 <_printf_float+0xf0>
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d1c0      	bne.n	800d700 <_printf_float+0xf0>
 800d77e:	2301      	movs	r3, #1
 800d780:	e7bd      	b.n	800d6fe <_printf_float+0xee>
 800d782:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d786:	d9db      	bls.n	800d740 <_printf_float+0x130>
 800d788:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d78c:	d118      	bne.n	800d7c0 <_printf_float+0x1b0>
 800d78e:	2900      	cmp	r1, #0
 800d790:	6863      	ldr	r3, [r4, #4]
 800d792:	dd0b      	ble.n	800d7ac <_printf_float+0x19c>
 800d794:	6121      	str	r1, [r4, #16]
 800d796:	b913      	cbnz	r3, 800d79e <_printf_float+0x18e>
 800d798:	6822      	ldr	r2, [r4, #0]
 800d79a:	07d0      	lsls	r0, r2, #31
 800d79c:	d502      	bpl.n	800d7a4 <_printf_float+0x194>
 800d79e:	3301      	adds	r3, #1
 800d7a0:	440b      	add	r3, r1
 800d7a2:	6123      	str	r3, [r4, #16]
 800d7a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d7a6:	f04f 0900 	mov.w	r9, #0
 800d7aa:	e7db      	b.n	800d764 <_printf_float+0x154>
 800d7ac:	b913      	cbnz	r3, 800d7b4 <_printf_float+0x1a4>
 800d7ae:	6822      	ldr	r2, [r4, #0]
 800d7b0:	07d2      	lsls	r2, r2, #31
 800d7b2:	d501      	bpl.n	800d7b8 <_printf_float+0x1a8>
 800d7b4:	3302      	adds	r3, #2
 800d7b6:	e7f4      	b.n	800d7a2 <_printf_float+0x192>
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e7f2      	b.n	800d7a2 <_printf_float+0x192>
 800d7bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d7c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d7c2:	4299      	cmp	r1, r3
 800d7c4:	db05      	blt.n	800d7d2 <_printf_float+0x1c2>
 800d7c6:	6823      	ldr	r3, [r4, #0]
 800d7c8:	6121      	str	r1, [r4, #16]
 800d7ca:	07d8      	lsls	r0, r3, #31
 800d7cc:	d5ea      	bpl.n	800d7a4 <_printf_float+0x194>
 800d7ce:	1c4b      	adds	r3, r1, #1
 800d7d0:	e7e7      	b.n	800d7a2 <_printf_float+0x192>
 800d7d2:	2900      	cmp	r1, #0
 800d7d4:	bfd4      	ite	le
 800d7d6:	f1c1 0202 	rsble	r2, r1, #2
 800d7da:	2201      	movgt	r2, #1
 800d7dc:	4413      	add	r3, r2
 800d7de:	e7e0      	b.n	800d7a2 <_printf_float+0x192>
 800d7e0:	6823      	ldr	r3, [r4, #0]
 800d7e2:	055a      	lsls	r2, r3, #21
 800d7e4:	d407      	bmi.n	800d7f6 <_printf_float+0x1e6>
 800d7e6:	6923      	ldr	r3, [r4, #16]
 800d7e8:	4642      	mov	r2, r8
 800d7ea:	4631      	mov	r1, r6
 800d7ec:	4628      	mov	r0, r5
 800d7ee:	47b8      	blx	r7
 800d7f0:	3001      	adds	r0, #1
 800d7f2:	d12b      	bne.n	800d84c <_printf_float+0x23c>
 800d7f4:	e767      	b.n	800d6c6 <_printf_float+0xb6>
 800d7f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d7fa:	f240 80dd 	bls.w	800d9b8 <_printf_float+0x3a8>
 800d7fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d802:	2200      	movs	r2, #0
 800d804:	2300      	movs	r3, #0
 800d806:	f7f3 f987 	bl	8000b18 <__aeabi_dcmpeq>
 800d80a:	2800      	cmp	r0, #0
 800d80c:	d033      	beq.n	800d876 <_printf_float+0x266>
 800d80e:	4a37      	ldr	r2, [pc, #220]	@ (800d8ec <_printf_float+0x2dc>)
 800d810:	2301      	movs	r3, #1
 800d812:	4631      	mov	r1, r6
 800d814:	4628      	mov	r0, r5
 800d816:	47b8      	blx	r7
 800d818:	3001      	adds	r0, #1
 800d81a:	f43f af54 	beq.w	800d6c6 <_printf_float+0xb6>
 800d81e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d822:	4543      	cmp	r3, r8
 800d824:	db02      	blt.n	800d82c <_printf_float+0x21c>
 800d826:	6823      	ldr	r3, [r4, #0]
 800d828:	07d8      	lsls	r0, r3, #31
 800d82a:	d50f      	bpl.n	800d84c <_printf_float+0x23c>
 800d82c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d830:	4631      	mov	r1, r6
 800d832:	4628      	mov	r0, r5
 800d834:	47b8      	blx	r7
 800d836:	3001      	adds	r0, #1
 800d838:	f43f af45 	beq.w	800d6c6 <_printf_float+0xb6>
 800d83c:	f04f 0900 	mov.w	r9, #0
 800d840:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d844:	f104 0a1a 	add.w	sl, r4, #26
 800d848:	45c8      	cmp	r8, r9
 800d84a:	dc09      	bgt.n	800d860 <_printf_float+0x250>
 800d84c:	6823      	ldr	r3, [r4, #0]
 800d84e:	079b      	lsls	r3, r3, #30
 800d850:	f100 8103 	bmi.w	800da5a <_printf_float+0x44a>
 800d854:	68e0      	ldr	r0, [r4, #12]
 800d856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d858:	4298      	cmp	r0, r3
 800d85a:	bfb8      	it	lt
 800d85c:	4618      	movlt	r0, r3
 800d85e:	e734      	b.n	800d6ca <_printf_float+0xba>
 800d860:	2301      	movs	r3, #1
 800d862:	4652      	mov	r2, sl
 800d864:	4631      	mov	r1, r6
 800d866:	4628      	mov	r0, r5
 800d868:	47b8      	blx	r7
 800d86a:	3001      	adds	r0, #1
 800d86c:	f43f af2b 	beq.w	800d6c6 <_printf_float+0xb6>
 800d870:	f109 0901 	add.w	r9, r9, #1
 800d874:	e7e8      	b.n	800d848 <_printf_float+0x238>
 800d876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d878:	2b00      	cmp	r3, #0
 800d87a:	dc39      	bgt.n	800d8f0 <_printf_float+0x2e0>
 800d87c:	4a1b      	ldr	r2, [pc, #108]	@ (800d8ec <_printf_float+0x2dc>)
 800d87e:	2301      	movs	r3, #1
 800d880:	4631      	mov	r1, r6
 800d882:	4628      	mov	r0, r5
 800d884:	47b8      	blx	r7
 800d886:	3001      	adds	r0, #1
 800d888:	f43f af1d 	beq.w	800d6c6 <_printf_float+0xb6>
 800d88c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d890:	ea59 0303 	orrs.w	r3, r9, r3
 800d894:	d102      	bne.n	800d89c <_printf_float+0x28c>
 800d896:	6823      	ldr	r3, [r4, #0]
 800d898:	07d9      	lsls	r1, r3, #31
 800d89a:	d5d7      	bpl.n	800d84c <_printf_float+0x23c>
 800d89c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8a0:	4631      	mov	r1, r6
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	47b8      	blx	r7
 800d8a6:	3001      	adds	r0, #1
 800d8a8:	f43f af0d 	beq.w	800d6c6 <_printf_float+0xb6>
 800d8ac:	f04f 0a00 	mov.w	sl, #0
 800d8b0:	f104 0b1a 	add.w	fp, r4, #26
 800d8b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8b6:	425b      	negs	r3, r3
 800d8b8:	4553      	cmp	r3, sl
 800d8ba:	dc01      	bgt.n	800d8c0 <_printf_float+0x2b0>
 800d8bc:	464b      	mov	r3, r9
 800d8be:	e793      	b.n	800d7e8 <_printf_float+0x1d8>
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	465a      	mov	r2, fp
 800d8c4:	4631      	mov	r1, r6
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	47b8      	blx	r7
 800d8ca:	3001      	adds	r0, #1
 800d8cc:	f43f aefb 	beq.w	800d6c6 <_printf_float+0xb6>
 800d8d0:	f10a 0a01 	add.w	sl, sl, #1
 800d8d4:	e7ee      	b.n	800d8b4 <_printf_float+0x2a4>
 800d8d6:	bf00      	nop
 800d8d8:	7fefffff 	.word	0x7fefffff
 800d8dc:	080103b3 	.word	0x080103b3
 800d8e0:	080103af 	.word	0x080103af
 800d8e4:	080103bb 	.word	0x080103bb
 800d8e8:	080103b7 	.word	0x080103b7
 800d8ec:	080103bf 	.word	0x080103bf
 800d8f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d8f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d8f6:	4553      	cmp	r3, sl
 800d8f8:	bfa8      	it	ge
 800d8fa:	4653      	movge	r3, sl
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	4699      	mov	r9, r3
 800d900:	dc36      	bgt.n	800d970 <_printf_float+0x360>
 800d902:	f04f 0b00 	mov.w	fp, #0
 800d906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d90a:	f104 021a 	add.w	r2, r4, #26
 800d90e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d910:	9306      	str	r3, [sp, #24]
 800d912:	eba3 0309 	sub.w	r3, r3, r9
 800d916:	455b      	cmp	r3, fp
 800d918:	dc31      	bgt.n	800d97e <_printf_float+0x36e>
 800d91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d91c:	459a      	cmp	sl, r3
 800d91e:	dc3a      	bgt.n	800d996 <_printf_float+0x386>
 800d920:	6823      	ldr	r3, [r4, #0]
 800d922:	07da      	lsls	r2, r3, #31
 800d924:	d437      	bmi.n	800d996 <_printf_float+0x386>
 800d926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d928:	ebaa 0903 	sub.w	r9, sl, r3
 800d92c:	9b06      	ldr	r3, [sp, #24]
 800d92e:	ebaa 0303 	sub.w	r3, sl, r3
 800d932:	4599      	cmp	r9, r3
 800d934:	bfa8      	it	ge
 800d936:	4699      	movge	r9, r3
 800d938:	f1b9 0f00 	cmp.w	r9, #0
 800d93c:	dc33      	bgt.n	800d9a6 <_printf_float+0x396>
 800d93e:	f04f 0800 	mov.w	r8, #0
 800d942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d946:	f104 0b1a 	add.w	fp, r4, #26
 800d94a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d94c:	ebaa 0303 	sub.w	r3, sl, r3
 800d950:	eba3 0309 	sub.w	r3, r3, r9
 800d954:	4543      	cmp	r3, r8
 800d956:	f77f af79 	ble.w	800d84c <_printf_float+0x23c>
 800d95a:	2301      	movs	r3, #1
 800d95c:	465a      	mov	r2, fp
 800d95e:	4631      	mov	r1, r6
 800d960:	4628      	mov	r0, r5
 800d962:	47b8      	blx	r7
 800d964:	3001      	adds	r0, #1
 800d966:	f43f aeae 	beq.w	800d6c6 <_printf_float+0xb6>
 800d96a:	f108 0801 	add.w	r8, r8, #1
 800d96e:	e7ec      	b.n	800d94a <_printf_float+0x33a>
 800d970:	4642      	mov	r2, r8
 800d972:	4631      	mov	r1, r6
 800d974:	4628      	mov	r0, r5
 800d976:	47b8      	blx	r7
 800d978:	3001      	adds	r0, #1
 800d97a:	d1c2      	bne.n	800d902 <_printf_float+0x2f2>
 800d97c:	e6a3      	b.n	800d6c6 <_printf_float+0xb6>
 800d97e:	2301      	movs	r3, #1
 800d980:	4631      	mov	r1, r6
 800d982:	4628      	mov	r0, r5
 800d984:	9206      	str	r2, [sp, #24]
 800d986:	47b8      	blx	r7
 800d988:	3001      	adds	r0, #1
 800d98a:	f43f ae9c 	beq.w	800d6c6 <_printf_float+0xb6>
 800d98e:	9a06      	ldr	r2, [sp, #24]
 800d990:	f10b 0b01 	add.w	fp, fp, #1
 800d994:	e7bb      	b.n	800d90e <_printf_float+0x2fe>
 800d996:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d99a:	4631      	mov	r1, r6
 800d99c:	4628      	mov	r0, r5
 800d99e:	47b8      	blx	r7
 800d9a0:	3001      	adds	r0, #1
 800d9a2:	d1c0      	bne.n	800d926 <_printf_float+0x316>
 800d9a4:	e68f      	b.n	800d6c6 <_printf_float+0xb6>
 800d9a6:	9a06      	ldr	r2, [sp, #24]
 800d9a8:	464b      	mov	r3, r9
 800d9aa:	4442      	add	r2, r8
 800d9ac:	4631      	mov	r1, r6
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	47b8      	blx	r7
 800d9b2:	3001      	adds	r0, #1
 800d9b4:	d1c3      	bne.n	800d93e <_printf_float+0x32e>
 800d9b6:	e686      	b.n	800d6c6 <_printf_float+0xb6>
 800d9b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d9bc:	f1ba 0f01 	cmp.w	sl, #1
 800d9c0:	dc01      	bgt.n	800d9c6 <_printf_float+0x3b6>
 800d9c2:	07db      	lsls	r3, r3, #31
 800d9c4:	d536      	bpl.n	800da34 <_printf_float+0x424>
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	4642      	mov	r2, r8
 800d9ca:	4631      	mov	r1, r6
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	47b8      	blx	r7
 800d9d0:	3001      	adds	r0, #1
 800d9d2:	f43f ae78 	beq.w	800d6c6 <_printf_float+0xb6>
 800d9d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9da:	4631      	mov	r1, r6
 800d9dc:	4628      	mov	r0, r5
 800d9de:	47b8      	blx	r7
 800d9e0:	3001      	adds	r0, #1
 800d9e2:	f43f ae70 	beq.w	800d6c6 <_printf_float+0xb6>
 800d9e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d9f2:	f7f3 f891 	bl	8000b18 <__aeabi_dcmpeq>
 800d9f6:	b9c0      	cbnz	r0, 800da2a <_printf_float+0x41a>
 800d9f8:	4653      	mov	r3, sl
 800d9fa:	f108 0201 	add.w	r2, r8, #1
 800d9fe:	4631      	mov	r1, r6
 800da00:	4628      	mov	r0, r5
 800da02:	47b8      	blx	r7
 800da04:	3001      	adds	r0, #1
 800da06:	d10c      	bne.n	800da22 <_printf_float+0x412>
 800da08:	e65d      	b.n	800d6c6 <_printf_float+0xb6>
 800da0a:	2301      	movs	r3, #1
 800da0c:	465a      	mov	r2, fp
 800da0e:	4631      	mov	r1, r6
 800da10:	4628      	mov	r0, r5
 800da12:	47b8      	blx	r7
 800da14:	3001      	adds	r0, #1
 800da16:	f43f ae56 	beq.w	800d6c6 <_printf_float+0xb6>
 800da1a:	f108 0801 	add.w	r8, r8, #1
 800da1e:	45d0      	cmp	r8, sl
 800da20:	dbf3      	blt.n	800da0a <_printf_float+0x3fa>
 800da22:	464b      	mov	r3, r9
 800da24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800da28:	e6df      	b.n	800d7ea <_printf_float+0x1da>
 800da2a:	f04f 0800 	mov.w	r8, #0
 800da2e:	f104 0b1a 	add.w	fp, r4, #26
 800da32:	e7f4      	b.n	800da1e <_printf_float+0x40e>
 800da34:	2301      	movs	r3, #1
 800da36:	4642      	mov	r2, r8
 800da38:	e7e1      	b.n	800d9fe <_printf_float+0x3ee>
 800da3a:	2301      	movs	r3, #1
 800da3c:	464a      	mov	r2, r9
 800da3e:	4631      	mov	r1, r6
 800da40:	4628      	mov	r0, r5
 800da42:	47b8      	blx	r7
 800da44:	3001      	adds	r0, #1
 800da46:	f43f ae3e 	beq.w	800d6c6 <_printf_float+0xb6>
 800da4a:	f108 0801 	add.w	r8, r8, #1
 800da4e:	68e3      	ldr	r3, [r4, #12]
 800da50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800da52:	1a5b      	subs	r3, r3, r1
 800da54:	4543      	cmp	r3, r8
 800da56:	dcf0      	bgt.n	800da3a <_printf_float+0x42a>
 800da58:	e6fc      	b.n	800d854 <_printf_float+0x244>
 800da5a:	f04f 0800 	mov.w	r8, #0
 800da5e:	f104 0919 	add.w	r9, r4, #25
 800da62:	e7f4      	b.n	800da4e <_printf_float+0x43e>

0800da64 <_printf_common>:
 800da64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da68:	4616      	mov	r6, r2
 800da6a:	4698      	mov	r8, r3
 800da6c:	688a      	ldr	r2, [r1, #8]
 800da6e:	690b      	ldr	r3, [r1, #16]
 800da70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800da74:	4293      	cmp	r3, r2
 800da76:	bfb8      	it	lt
 800da78:	4613      	movlt	r3, r2
 800da7a:	6033      	str	r3, [r6, #0]
 800da7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800da80:	4607      	mov	r7, r0
 800da82:	460c      	mov	r4, r1
 800da84:	b10a      	cbz	r2, 800da8a <_printf_common+0x26>
 800da86:	3301      	adds	r3, #1
 800da88:	6033      	str	r3, [r6, #0]
 800da8a:	6823      	ldr	r3, [r4, #0]
 800da8c:	0699      	lsls	r1, r3, #26
 800da8e:	bf42      	ittt	mi
 800da90:	6833      	ldrmi	r3, [r6, #0]
 800da92:	3302      	addmi	r3, #2
 800da94:	6033      	strmi	r3, [r6, #0]
 800da96:	6825      	ldr	r5, [r4, #0]
 800da98:	f015 0506 	ands.w	r5, r5, #6
 800da9c:	d106      	bne.n	800daac <_printf_common+0x48>
 800da9e:	f104 0a19 	add.w	sl, r4, #25
 800daa2:	68e3      	ldr	r3, [r4, #12]
 800daa4:	6832      	ldr	r2, [r6, #0]
 800daa6:	1a9b      	subs	r3, r3, r2
 800daa8:	42ab      	cmp	r3, r5
 800daaa:	dc26      	bgt.n	800dafa <_printf_common+0x96>
 800daac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dab0:	6822      	ldr	r2, [r4, #0]
 800dab2:	3b00      	subs	r3, #0
 800dab4:	bf18      	it	ne
 800dab6:	2301      	movne	r3, #1
 800dab8:	0692      	lsls	r2, r2, #26
 800daba:	d42b      	bmi.n	800db14 <_printf_common+0xb0>
 800dabc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dac0:	4641      	mov	r1, r8
 800dac2:	4638      	mov	r0, r7
 800dac4:	47c8      	blx	r9
 800dac6:	3001      	adds	r0, #1
 800dac8:	d01e      	beq.n	800db08 <_printf_common+0xa4>
 800daca:	6823      	ldr	r3, [r4, #0]
 800dacc:	6922      	ldr	r2, [r4, #16]
 800dace:	f003 0306 	and.w	r3, r3, #6
 800dad2:	2b04      	cmp	r3, #4
 800dad4:	bf02      	ittt	eq
 800dad6:	68e5      	ldreq	r5, [r4, #12]
 800dad8:	6833      	ldreq	r3, [r6, #0]
 800dada:	1aed      	subeq	r5, r5, r3
 800dadc:	68a3      	ldr	r3, [r4, #8]
 800dade:	bf0c      	ite	eq
 800dae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dae4:	2500      	movne	r5, #0
 800dae6:	4293      	cmp	r3, r2
 800dae8:	bfc4      	itt	gt
 800daea:	1a9b      	subgt	r3, r3, r2
 800daec:	18ed      	addgt	r5, r5, r3
 800daee:	2600      	movs	r6, #0
 800daf0:	341a      	adds	r4, #26
 800daf2:	42b5      	cmp	r5, r6
 800daf4:	d11a      	bne.n	800db2c <_printf_common+0xc8>
 800daf6:	2000      	movs	r0, #0
 800daf8:	e008      	b.n	800db0c <_printf_common+0xa8>
 800dafa:	2301      	movs	r3, #1
 800dafc:	4652      	mov	r2, sl
 800dafe:	4641      	mov	r1, r8
 800db00:	4638      	mov	r0, r7
 800db02:	47c8      	blx	r9
 800db04:	3001      	adds	r0, #1
 800db06:	d103      	bne.n	800db10 <_printf_common+0xac>
 800db08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db10:	3501      	adds	r5, #1
 800db12:	e7c6      	b.n	800daa2 <_printf_common+0x3e>
 800db14:	18e1      	adds	r1, r4, r3
 800db16:	1c5a      	adds	r2, r3, #1
 800db18:	2030      	movs	r0, #48	@ 0x30
 800db1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800db1e:	4422      	add	r2, r4
 800db20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800db24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800db28:	3302      	adds	r3, #2
 800db2a:	e7c7      	b.n	800dabc <_printf_common+0x58>
 800db2c:	2301      	movs	r3, #1
 800db2e:	4622      	mov	r2, r4
 800db30:	4641      	mov	r1, r8
 800db32:	4638      	mov	r0, r7
 800db34:	47c8      	blx	r9
 800db36:	3001      	adds	r0, #1
 800db38:	d0e6      	beq.n	800db08 <_printf_common+0xa4>
 800db3a:	3601      	adds	r6, #1
 800db3c:	e7d9      	b.n	800daf2 <_printf_common+0x8e>
	...

0800db40 <_printf_i>:
 800db40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db44:	7e0f      	ldrb	r7, [r1, #24]
 800db46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800db48:	2f78      	cmp	r7, #120	@ 0x78
 800db4a:	4691      	mov	r9, r2
 800db4c:	4680      	mov	r8, r0
 800db4e:	460c      	mov	r4, r1
 800db50:	469a      	mov	sl, r3
 800db52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800db56:	d807      	bhi.n	800db68 <_printf_i+0x28>
 800db58:	2f62      	cmp	r7, #98	@ 0x62
 800db5a:	d80a      	bhi.n	800db72 <_printf_i+0x32>
 800db5c:	2f00      	cmp	r7, #0
 800db5e:	f000 80d1 	beq.w	800dd04 <_printf_i+0x1c4>
 800db62:	2f58      	cmp	r7, #88	@ 0x58
 800db64:	f000 80b8 	beq.w	800dcd8 <_printf_i+0x198>
 800db68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800db6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800db70:	e03a      	b.n	800dbe8 <_printf_i+0xa8>
 800db72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800db76:	2b15      	cmp	r3, #21
 800db78:	d8f6      	bhi.n	800db68 <_printf_i+0x28>
 800db7a:	a101      	add	r1, pc, #4	@ (adr r1, 800db80 <_printf_i+0x40>)
 800db7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800db80:	0800dbd9 	.word	0x0800dbd9
 800db84:	0800dbed 	.word	0x0800dbed
 800db88:	0800db69 	.word	0x0800db69
 800db8c:	0800db69 	.word	0x0800db69
 800db90:	0800db69 	.word	0x0800db69
 800db94:	0800db69 	.word	0x0800db69
 800db98:	0800dbed 	.word	0x0800dbed
 800db9c:	0800db69 	.word	0x0800db69
 800dba0:	0800db69 	.word	0x0800db69
 800dba4:	0800db69 	.word	0x0800db69
 800dba8:	0800db69 	.word	0x0800db69
 800dbac:	0800dceb 	.word	0x0800dceb
 800dbb0:	0800dc17 	.word	0x0800dc17
 800dbb4:	0800dca5 	.word	0x0800dca5
 800dbb8:	0800db69 	.word	0x0800db69
 800dbbc:	0800db69 	.word	0x0800db69
 800dbc0:	0800dd0d 	.word	0x0800dd0d
 800dbc4:	0800db69 	.word	0x0800db69
 800dbc8:	0800dc17 	.word	0x0800dc17
 800dbcc:	0800db69 	.word	0x0800db69
 800dbd0:	0800db69 	.word	0x0800db69
 800dbd4:	0800dcad 	.word	0x0800dcad
 800dbd8:	6833      	ldr	r3, [r6, #0]
 800dbda:	1d1a      	adds	r2, r3, #4
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	6032      	str	r2, [r6, #0]
 800dbe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dbe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e09c      	b.n	800dd26 <_printf_i+0x1e6>
 800dbec:	6833      	ldr	r3, [r6, #0]
 800dbee:	6820      	ldr	r0, [r4, #0]
 800dbf0:	1d19      	adds	r1, r3, #4
 800dbf2:	6031      	str	r1, [r6, #0]
 800dbf4:	0606      	lsls	r6, r0, #24
 800dbf6:	d501      	bpl.n	800dbfc <_printf_i+0xbc>
 800dbf8:	681d      	ldr	r5, [r3, #0]
 800dbfa:	e003      	b.n	800dc04 <_printf_i+0xc4>
 800dbfc:	0645      	lsls	r5, r0, #25
 800dbfe:	d5fb      	bpl.n	800dbf8 <_printf_i+0xb8>
 800dc00:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dc04:	2d00      	cmp	r5, #0
 800dc06:	da03      	bge.n	800dc10 <_printf_i+0xd0>
 800dc08:	232d      	movs	r3, #45	@ 0x2d
 800dc0a:	426d      	negs	r5, r5
 800dc0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc10:	4858      	ldr	r0, [pc, #352]	@ (800dd74 <_printf_i+0x234>)
 800dc12:	230a      	movs	r3, #10
 800dc14:	e011      	b.n	800dc3a <_printf_i+0xfa>
 800dc16:	6821      	ldr	r1, [r4, #0]
 800dc18:	6833      	ldr	r3, [r6, #0]
 800dc1a:	0608      	lsls	r0, r1, #24
 800dc1c:	f853 5b04 	ldr.w	r5, [r3], #4
 800dc20:	d402      	bmi.n	800dc28 <_printf_i+0xe8>
 800dc22:	0649      	lsls	r1, r1, #25
 800dc24:	bf48      	it	mi
 800dc26:	b2ad      	uxthmi	r5, r5
 800dc28:	2f6f      	cmp	r7, #111	@ 0x6f
 800dc2a:	4852      	ldr	r0, [pc, #328]	@ (800dd74 <_printf_i+0x234>)
 800dc2c:	6033      	str	r3, [r6, #0]
 800dc2e:	bf14      	ite	ne
 800dc30:	230a      	movne	r3, #10
 800dc32:	2308      	moveq	r3, #8
 800dc34:	2100      	movs	r1, #0
 800dc36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dc3a:	6866      	ldr	r6, [r4, #4]
 800dc3c:	60a6      	str	r6, [r4, #8]
 800dc3e:	2e00      	cmp	r6, #0
 800dc40:	db05      	blt.n	800dc4e <_printf_i+0x10e>
 800dc42:	6821      	ldr	r1, [r4, #0]
 800dc44:	432e      	orrs	r6, r5
 800dc46:	f021 0104 	bic.w	r1, r1, #4
 800dc4a:	6021      	str	r1, [r4, #0]
 800dc4c:	d04b      	beq.n	800dce6 <_printf_i+0x1a6>
 800dc4e:	4616      	mov	r6, r2
 800dc50:	fbb5 f1f3 	udiv	r1, r5, r3
 800dc54:	fb03 5711 	mls	r7, r3, r1, r5
 800dc58:	5dc7      	ldrb	r7, [r0, r7]
 800dc5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dc5e:	462f      	mov	r7, r5
 800dc60:	42bb      	cmp	r3, r7
 800dc62:	460d      	mov	r5, r1
 800dc64:	d9f4      	bls.n	800dc50 <_printf_i+0x110>
 800dc66:	2b08      	cmp	r3, #8
 800dc68:	d10b      	bne.n	800dc82 <_printf_i+0x142>
 800dc6a:	6823      	ldr	r3, [r4, #0]
 800dc6c:	07df      	lsls	r7, r3, #31
 800dc6e:	d508      	bpl.n	800dc82 <_printf_i+0x142>
 800dc70:	6923      	ldr	r3, [r4, #16]
 800dc72:	6861      	ldr	r1, [r4, #4]
 800dc74:	4299      	cmp	r1, r3
 800dc76:	bfde      	ittt	le
 800dc78:	2330      	movle	r3, #48	@ 0x30
 800dc7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dc7e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800dc82:	1b92      	subs	r2, r2, r6
 800dc84:	6122      	str	r2, [r4, #16]
 800dc86:	f8cd a000 	str.w	sl, [sp]
 800dc8a:	464b      	mov	r3, r9
 800dc8c:	aa03      	add	r2, sp, #12
 800dc8e:	4621      	mov	r1, r4
 800dc90:	4640      	mov	r0, r8
 800dc92:	f7ff fee7 	bl	800da64 <_printf_common>
 800dc96:	3001      	adds	r0, #1
 800dc98:	d14a      	bne.n	800dd30 <_printf_i+0x1f0>
 800dc9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc9e:	b004      	add	sp, #16
 800dca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dca4:	6823      	ldr	r3, [r4, #0]
 800dca6:	f043 0320 	orr.w	r3, r3, #32
 800dcaa:	6023      	str	r3, [r4, #0]
 800dcac:	4832      	ldr	r0, [pc, #200]	@ (800dd78 <_printf_i+0x238>)
 800dcae:	2778      	movs	r7, #120	@ 0x78
 800dcb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dcb4:	6823      	ldr	r3, [r4, #0]
 800dcb6:	6831      	ldr	r1, [r6, #0]
 800dcb8:	061f      	lsls	r7, r3, #24
 800dcba:	f851 5b04 	ldr.w	r5, [r1], #4
 800dcbe:	d402      	bmi.n	800dcc6 <_printf_i+0x186>
 800dcc0:	065f      	lsls	r7, r3, #25
 800dcc2:	bf48      	it	mi
 800dcc4:	b2ad      	uxthmi	r5, r5
 800dcc6:	6031      	str	r1, [r6, #0]
 800dcc8:	07d9      	lsls	r1, r3, #31
 800dcca:	bf44      	itt	mi
 800dccc:	f043 0320 	orrmi.w	r3, r3, #32
 800dcd0:	6023      	strmi	r3, [r4, #0]
 800dcd2:	b11d      	cbz	r5, 800dcdc <_printf_i+0x19c>
 800dcd4:	2310      	movs	r3, #16
 800dcd6:	e7ad      	b.n	800dc34 <_printf_i+0xf4>
 800dcd8:	4826      	ldr	r0, [pc, #152]	@ (800dd74 <_printf_i+0x234>)
 800dcda:	e7e9      	b.n	800dcb0 <_printf_i+0x170>
 800dcdc:	6823      	ldr	r3, [r4, #0]
 800dcde:	f023 0320 	bic.w	r3, r3, #32
 800dce2:	6023      	str	r3, [r4, #0]
 800dce4:	e7f6      	b.n	800dcd4 <_printf_i+0x194>
 800dce6:	4616      	mov	r6, r2
 800dce8:	e7bd      	b.n	800dc66 <_printf_i+0x126>
 800dcea:	6833      	ldr	r3, [r6, #0]
 800dcec:	6825      	ldr	r5, [r4, #0]
 800dcee:	6961      	ldr	r1, [r4, #20]
 800dcf0:	1d18      	adds	r0, r3, #4
 800dcf2:	6030      	str	r0, [r6, #0]
 800dcf4:	062e      	lsls	r6, r5, #24
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	d501      	bpl.n	800dcfe <_printf_i+0x1be>
 800dcfa:	6019      	str	r1, [r3, #0]
 800dcfc:	e002      	b.n	800dd04 <_printf_i+0x1c4>
 800dcfe:	0668      	lsls	r0, r5, #25
 800dd00:	d5fb      	bpl.n	800dcfa <_printf_i+0x1ba>
 800dd02:	8019      	strh	r1, [r3, #0]
 800dd04:	2300      	movs	r3, #0
 800dd06:	6123      	str	r3, [r4, #16]
 800dd08:	4616      	mov	r6, r2
 800dd0a:	e7bc      	b.n	800dc86 <_printf_i+0x146>
 800dd0c:	6833      	ldr	r3, [r6, #0]
 800dd0e:	1d1a      	adds	r2, r3, #4
 800dd10:	6032      	str	r2, [r6, #0]
 800dd12:	681e      	ldr	r6, [r3, #0]
 800dd14:	6862      	ldr	r2, [r4, #4]
 800dd16:	2100      	movs	r1, #0
 800dd18:	4630      	mov	r0, r6
 800dd1a:	f7f2 fa81 	bl	8000220 <memchr>
 800dd1e:	b108      	cbz	r0, 800dd24 <_printf_i+0x1e4>
 800dd20:	1b80      	subs	r0, r0, r6
 800dd22:	6060      	str	r0, [r4, #4]
 800dd24:	6863      	ldr	r3, [r4, #4]
 800dd26:	6123      	str	r3, [r4, #16]
 800dd28:	2300      	movs	r3, #0
 800dd2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd2e:	e7aa      	b.n	800dc86 <_printf_i+0x146>
 800dd30:	6923      	ldr	r3, [r4, #16]
 800dd32:	4632      	mov	r2, r6
 800dd34:	4649      	mov	r1, r9
 800dd36:	4640      	mov	r0, r8
 800dd38:	47d0      	blx	sl
 800dd3a:	3001      	adds	r0, #1
 800dd3c:	d0ad      	beq.n	800dc9a <_printf_i+0x15a>
 800dd3e:	6823      	ldr	r3, [r4, #0]
 800dd40:	079b      	lsls	r3, r3, #30
 800dd42:	d413      	bmi.n	800dd6c <_printf_i+0x22c>
 800dd44:	68e0      	ldr	r0, [r4, #12]
 800dd46:	9b03      	ldr	r3, [sp, #12]
 800dd48:	4298      	cmp	r0, r3
 800dd4a:	bfb8      	it	lt
 800dd4c:	4618      	movlt	r0, r3
 800dd4e:	e7a6      	b.n	800dc9e <_printf_i+0x15e>
 800dd50:	2301      	movs	r3, #1
 800dd52:	4632      	mov	r2, r6
 800dd54:	4649      	mov	r1, r9
 800dd56:	4640      	mov	r0, r8
 800dd58:	47d0      	blx	sl
 800dd5a:	3001      	adds	r0, #1
 800dd5c:	d09d      	beq.n	800dc9a <_printf_i+0x15a>
 800dd5e:	3501      	adds	r5, #1
 800dd60:	68e3      	ldr	r3, [r4, #12]
 800dd62:	9903      	ldr	r1, [sp, #12]
 800dd64:	1a5b      	subs	r3, r3, r1
 800dd66:	42ab      	cmp	r3, r5
 800dd68:	dcf2      	bgt.n	800dd50 <_printf_i+0x210>
 800dd6a:	e7eb      	b.n	800dd44 <_printf_i+0x204>
 800dd6c:	2500      	movs	r5, #0
 800dd6e:	f104 0619 	add.w	r6, r4, #25
 800dd72:	e7f5      	b.n	800dd60 <_printf_i+0x220>
 800dd74:	080103c1 	.word	0x080103c1
 800dd78:	080103d2 	.word	0x080103d2

0800dd7c <std>:
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	b510      	push	{r4, lr}
 800dd80:	4604      	mov	r4, r0
 800dd82:	e9c0 3300 	strd	r3, r3, [r0]
 800dd86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dd8a:	6083      	str	r3, [r0, #8]
 800dd8c:	8181      	strh	r1, [r0, #12]
 800dd8e:	6643      	str	r3, [r0, #100]	@ 0x64
 800dd90:	81c2      	strh	r2, [r0, #14]
 800dd92:	6183      	str	r3, [r0, #24]
 800dd94:	4619      	mov	r1, r3
 800dd96:	2208      	movs	r2, #8
 800dd98:	305c      	adds	r0, #92	@ 0x5c
 800dd9a:	f000 f916 	bl	800dfca <memset>
 800dd9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd4 <std+0x58>)
 800dda0:	6263      	str	r3, [r4, #36]	@ 0x24
 800dda2:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd8 <std+0x5c>)
 800dda4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dda6:	4b0d      	ldr	r3, [pc, #52]	@ (800dddc <std+0x60>)
 800dda8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ddaa:	4b0d      	ldr	r3, [pc, #52]	@ (800dde0 <std+0x64>)
 800ddac:	6323      	str	r3, [r4, #48]	@ 0x30
 800ddae:	4b0d      	ldr	r3, [pc, #52]	@ (800dde4 <std+0x68>)
 800ddb0:	6224      	str	r4, [r4, #32]
 800ddb2:	429c      	cmp	r4, r3
 800ddb4:	d006      	beq.n	800ddc4 <std+0x48>
 800ddb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ddba:	4294      	cmp	r4, r2
 800ddbc:	d002      	beq.n	800ddc4 <std+0x48>
 800ddbe:	33d0      	adds	r3, #208	@ 0xd0
 800ddc0:	429c      	cmp	r4, r3
 800ddc2:	d105      	bne.n	800ddd0 <std+0x54>
 800ddc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ddc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddcc:	f000 ba00 	b.w	800e1d0 <__retarget_lock_init_recursive>
 800ddd0:	bd10      	pop	{r4, pc}
 800ddd2:	bf00      	nop
 800ddd4:	0800df25 	.word	0x0800df25
 800ddd8:	0800df47 	.word	0x0800df47
 800dddc:	0800df7f 	.word	0x0800df7f
 800dde0:	0800dfa3 	.word	0x0800dfa3
 800dde4:	200447a0 	.word	0x200447a0

0800dde8 <stdio_exit_handler>:
 800dde8:	4a02      	ldr	r2, [pc, #8]	@ (800ddf4 <stdio_exit_handler+0xc>)
 800ddea:	4903      	ldr	r1, [pc, #12]	@ (800ddf8 <stdio_exit_handler+0x10>)
 800ddec:	4803      	ldr	r0, [pc, #12]	@ (800ddfc <stdio_exit_handler+0x14>)
 800ddee:	f000 b869 	b.w	800dec4 <_fwalk_sglue>
 800ddf2:	bf00      	nop
 800ddf4:	2004000c 	.word	0x2004000c
 800ddf8:	0800f9bd 	.word	0x0800f9bd
 800ddfc:	2004001c 	.word	0x2004001c

0800de00 <cleanup_stdio>:
 800de00:	6841      	ldr	r1, [r0, #4]
 800de02:	4b0c      	ldr	r3, [pc, #48]	@ (800de34 <cleanup_stdio+0x34>)
 800de04:	4299      	cmp	r1, r3
 800de06:	b510      	push	{r4, lr}
 800de08:	4604      	mov	r4, r0
 800de0a:	d001      	beq.n	800de10 <cleanup_stdio+0x10>
 800de0c:	f001 fdd6 	bl	800f9bc <_fflush_r>
 800de10:	68a1      	ldr	r1, [r4, #8]
 800de12:	4b09      	ldr	r3, [pc, #36]	@ (800de38 <cleanup_stdio+0x38>)
 800de14:	4299      	cmp	r1, r3
 800de16:	d002      	beq.n	800de1e <cleanup_stdio+0x1e>
 800de18:	4620      	mov	r0, r4
 800de1a:	f001 fdcf 	bl	800f9bc <_fflush_r>
 800de1e:	68e1      	ldr	r1, [r4, #12]
 800de20:	4b06      	ldr	r3, [pc, #24]	@ (800de3c <cleanup_stdio+0x3c>)
 800de22:	4299      	cmp	r1, r3
 800de24:	d004      	beq.n	800de30 <cleanup_stdio+0x30>
 800de26:	4620      	mov	r0, r4
 800de28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de2c:	f001 bdc6 	b.w	800f9bc <_fflush_r>
 800de30:	bd10      	pop	{r4, pc}
 800de32:	bf00      	nop
 800de34:	200447a0 	.word	0x200447a0
 800de38:	20044808 	.word	0x20044808
 800de3c:	20044870 	.word	0x20044870

0800de40 <global_stdio_init.part.0>:
 800de40:	b510      	push	{r4, lr}
 800de42:	4b0b      	ldr	r3, [pc, #44]	@ (800de70 <global_stdio_init.part.0+0x30>)
 800de44:	4c0b      	ldr	r4, [pc, #44]	@ (800de74 <global_stdio_init.part.0+0x34>)
 800de46:	4a0c      	ldr	r2, [pc, #48]	@ (800de78 <global_stdio_init.part.0+0x38>)
 800de48:	601a      	str	r2, [r3, #0]
 800de4a:	4620      	mov	r0, r4
 800de4c:	2200      	movs	r2, #0
 800de4e:	2104      	movs	r1, #4
 800de50:	f7ff ff94 	bl	800dd7c <std>
 800de54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800de58:	2201      	movs	r2, #1
 800de5a:	2109      	movs	r1, #9
 800de5c:	f7ff ff8e 	bl	800dd7c <std>
 800de60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800de64:	2202      	movs	r2, #2
 800de66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de6a:	2112      	movs	r1, #18
 800de6c:	f7ff bf86 	b.w	800dd7c <std>
 800de70:	200448d8 	.word	0x200448d8
 800de74:	200447a0 	.word	0x200447a0
 800de78:	0800dde9 	.word	0x0800dde9

0800de7c <__sfp_lock_acquire>:
 800de7c:	4801      	ldr	r0, [pc, #4]	@ (800de84 <__sfp_lock_acquire+0x8>)
 800de7e:	f000 b9a8 	b.w	800e1d2 <__retarget_lock_acquire_recursive>
 800de82:	bf00      	nop
 800de84:	200448e1 	.word	0x200448e1

0800de88 <__sfp_lock_release>:
 800de88:	4801      	ldr	r0, [pc, #4]	@ (800de90 <__sfp_lock_release+0x8>)
 800de8a:	f000 b9a3 	b.w	800e1d4 <__retarget_lock_release_recursive>
 800de8e:	bf00      	nop
 800de90:	200448e1 	.word	0x200448e1

0800de94 <__sinit>:
 800de94:	b510      	push	{r4, lr}
 800de96:	4604      	mov	r4, r0
 800de98:	f7ff fff0 	bl	800de7c <__sfp_lock_acquire>
 800de9c:	6a23      	ldr	r3, [r4, #32]
 800de9e:	b11b      	cbz	r3, 800dea8 <__sinit+0x14>
 800dea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dea4:	f7ff bff0 	b.w	800de88 <__sfp_lock_release>
 800dea8:	4b04      	ldr	r3, [pc, #16]	@ (800debc <__sinit+0x28>)
 800deaa:	6223      	str	r3, [r4, #32]
 800deac:	4b04      	ldr	r3, [pc, #16]	@ (800dec0 <__sinit+0x2c>)
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d1f5      	bne.n	800dea0 <__sinit+0xc>
 800deb4:	f7ff ffc4 	bl	800de40 <global_stdio_init.part.0>
 800deb8:	e7f2      	b.n	800dea0 <__sinit+0xc>
 800deba:	bf00      	nop
 800debc:	0800de01 	.word	0x0800de01
 800dec0:	200448d8 	.word	0x200448d8

0800dec4 <_fwalk_sglue>:
 800dec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dec8:	4607      	mov	r7, r0
 800deca:	4688      	mov	r8, r1
 800decc:	4614      	mov	r4, r2
 800dece:	2600      	movs	r6, #0
 800ded0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ded4:	f1b9 0901 	subs.w	r9, r9, #1
 800ded8:	d505      	bpl.n	800dee6 <_fwalk_sglue+0x22>
 800deda:	6824      	ldr	r4, [r4, #0]
 800dedc:	2c00      	cmp	r4, #0
 800dede:	d1f7      	bne.n	800ded0 <_fwalk_sglue+0xc>
 800dee0:	4630      	mov	r0, r6
 800dee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dee6:	89ab      	ldrh	r3, [r5, #12]
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d907      	bls.n	800defc <_fwalk_sglue+0x38>
 800deec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800def0:	3301      	adds	r3, #1
 800def2:	d003      	beq.n	800defc <_fwalk_sglue+0x38>
 800def4:	4629      	mov	r1, r5
 800def6:	4638      	mov	r0, r7
 800def8:	47c0      	blx	r8
 800defa:	4306      	orrs	r6, r0
 800defc:	3568      	adds	r5, #104	@ 0x68
 800defe:	e7e9      	b.n	800ded4 <_fwalk_sglue+0x10>

0800df00 <iprintf>:
 800df00:	b40f      	push	{r0, r1, r2, r3}
 800df02:	b507      	push	{r0, r1, r2, lr}
 800df04:	4906      	ldr	r1, [pc, #24]	@ (800df20 <iprintf+0x20>)
 800df06:	ab04      	add	r3, sp, #16
 800df08:	6808      	ldr	r0, [r1, #0]
 800df0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800df0e:	6881      	ldr	r1, [r0, #8]
 800df10:	9301      	str	r3, [sp, #4]
 800df12:	f001 fbb7 	bl	800f684 <_vfiprintf_r>
 800df16:	b003      	add	sp, #12
 800df18:	f85d eb04 	ldr.w	lr, [sp], #4
 800df1c:	b004      	add	sp, #16
 800df1e:	4770      	bx	lr
 800df20:	20040018 	.word	0x20040018

0800df24 <__sread>:
 800df24:	b510      	push	{r4, lr}
 800df26:	460c      	mov	r4, r1
 800df28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df2c:	f000 f8de 	bl	800e0ec <_read_r>
 800df30:	2800      	cmp	r0, #0
 800df32:	bfab      	itete	ge
 800df34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800df36:	89a3      	ldrhlt	r3, [r4, #12]
 800df38:	181b      	addge	r3, r3, r0
 800df3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800df3e:	bfac      	ite	ge
 800df40:	6563      	strge	r3, [r4, #84]	@ 0x54
 800df42:	81a3      	strhlt	r3, [r4, #12]
 800df44:	bd10      	pop	{r4, pc}

0800df46 <__swrite>:
 800df46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df4a:	461f      	mov	r7, r3
 800df4c:	898b      	ldrh	r3, [r1, #12]
 800df4e:	05db      	lsls	r3, r3, #23
 800df50:	4605      	mov	r5, r0
 800df52:	460c      	mov	r4, r1
 800df54:	4616      	mov	r6, r2
 800df56:	d505      	bpl.n	800df64 <__swrite+0x1e>
 800df58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df5c:	2302      	movs	r3, #2
 800df5e:	2200      	movs	r2, #0
 800df60:	f000 f8b2 	bl	800e0c8 <_lseek_r>
 800df64:	89a3      	ldrh	r3, [r4, #12]
 800df66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800df6e:	81a3      	strh	r3, [r4, #12]
 800df70:	4632      	mov	r2, r6
 800df72:	463b      	mov	r3, r7
 800df74:	4628      	mov	r0, r5
 800df76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df7a:	f000 b8ed 	b.w	800e158 <_write_r>

0800df7e <__sseek>:
 800df7e:	b510      	push	{r4, lr}
 800df80:	460c      	mov	r4, r1
 800df82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df86:	f000 f89f 	bl	800e0c8 <_lseek_r>
 800df8a:	1c43      	adds	r3, r0, #1
 800df8c:	89a3      	ldrh	r3, [r4, #12]
 800df8e:	bf15      	itete	ne
 800df90:	6560      	strne	r0, [r4, #84]	@ 0x54
 800df92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800df96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800df9a:	81a3      	strheq	r3, [r4, #12]
 800df9c:	bf18      	it	ne
 800df9e:	81a3      	strhne	r3, [r4, #12]
 800dfa0:	bd10      	pop	{r4, pc}

0800dfa2 <__sclose>:
 800dfa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa6:	f000 b87f 	b.w	800e0a8 <_close_r>

0800dfaa <memcmp>:
 800dfaa:	b510      	push	{r4, lr}
 800dfac:	3901      	subs	r1, #1
 800dfae:	4402      	add	r2, r0
 800dfb0:	4290      	cmp	r0, r2
 800dfb2:	d101      	bne.n	800dfb8 <memcmp+0xe>
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	e005      	b.n	800dfc4 <memcmp+0x1a>
 800dfb8:	7803      	ldrb	r3, [r0, #0]
 800dfba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dfbe:	42a3      	cmp	r3, r4
 800dfc0:	d001      	beq.n	800dfc6 <memcmp+0x1c>
 800dfc2:	1b18      	subs	r0, r3, r4
 800dfc4:	bd10      	pop	{r4, pc}
 800dfc6:	3001      	adds	r0, #1
 800dfc8:	e7f2      	b.n	800dfb0 <memcmp+0x6>

0800dfca <memset>:
 800dfca:	4402      	add	r2, r0
 800dfcc:	4603      	mov	r3, r0
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d100      	bne.n	800dfd4 <memset+0xa>
 800dfd2:	4770      	bx	lr
 800dfd4:	f803 1b01 	strb.w	r1, [r3], #1
 800dfd8:	e7f9      	b.n	800dfce <memset+0x4>
	...

0800dfdc <strcasecmp>:
 800dfdc:	b530      	push	{r4, r5, lr}
 800dfde:	4d0c      	ldr	r5, [pc, #48]	@ (800e010 <strcasecmp+0x34>)
 800dfe0:	4602      	mov	r2, r0
 800dfe2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dfe6:	5ce8      	ldrb	r0, [r5, r3]
 800dfe8:	f000 0003 	and.w	r0, r0, #3
 800dfec:	2801      	cmp	r0, #1
 800dfee:	f811 0b01 	ldrb.w	r0, [r1], #1
 800dff2:	5c2c      	ldrb	r4, [r5, r0]
 800dff4:	f004 0403 	and.w	r4, r4, #3
 800dff8:	bf08      	it	eq
 800dffa:	3320      	addeq	r3, #32
 800dffc:	2c01      	cmp	r4, #1
 800dffe:	bf08      	it	eq
 800e000:	3020      	addeq	r0, #32
 800e002:	1a1b      	subs	r3, r3, r0
 800e004:	d102      	bne.n	800e00c <strcasecmp+0x30>
 800e006:	2800      	cmp	r0, #0
 800e008:	d1eb      	bne.n	800dfe2 <strcasecmp+0x6>
 800e00a:	bd30      	pop	{r4, r5, pc}
 800e00c:	4618      	mov	r0, r3
 800e00e:	e7fc      	b.n	800e00a <strcasecmp+0x2e>
 800e010:	08010621 	.word	0x08010621

0800e014 <strrchr>:
 800e014:	b538      	push	{r3, r4, r5, lr}
 800e016:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800e01a:	4603      	mov	r3, r0
 800e01c:	d10e      	bne.n	800e03c <strrchr+0x28>
 800e01e:	4621      	mov	r1, r4
 800e020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e024:	f001 bd86 	b.w	800fb34 <strchr>
 800e028:	1c43      	adds	r3, r0, #1
 800e02a:	4605      	mov	r5, r0
 800e02c:	4621      	mov	r1, r4
 800e02e:	4618      	mov	r0, r3
 800e030:	f001 fd80 	bl	800fb34 <strchr>
 800e034:	2800      	cmp	r0, #0
 800e036:	d1f7      	bne.n	800e028 <strrchr+0x14>
 800e038:	4628      	mov	r0, r5
 800e03a:	bd38      	pop	{r3, r4, r5, pc}
 800e03c:	2500      	movs	r5, #0
 800e03e:	e7f5      	b.n	800e02c <strrchr+0x18>

0800e040 <_raise_r>:
 800e040:	291f      	cmp	r1, #31
 800e042:	b538      	push	{r3, r4, r5, lr}
 800e044:	4605      	mov	r5, r0
 800e046:	460c      	mov	r4, r1
 800e048:	d904      	bls.n	800e054 <_raise_r+0x14>
 800e04a:	2316      	movs	r3, #22
 800e04c:	6003      	str	r3, [r0, #0]
 800e04e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e052:	bd38      	pop	{r3, r4, r5, pc}
 800e054:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e056:	b112      	cbz	r2, 800e05e <_raise_r+0x1e>
 800e058:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e05c:	b94b      	cbnz	r3, 800e072 <_raise_r+0x32>
 800e05e:	4628      	mov	r0, r5
 800e060:	f000 f868 	bl	800e134 <_getpid_r>
 800e064:	4622      	mov	r2, r4
 800e066:	4601      	mov	r1, r0
 800e068:	4628      	mov	r0, r5
 800e06a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e06e:	f000 b84f 	b.w	800e110 <_kill_r>
 800e072:	2b01      	cmp	r3, #1
 800e074:	d00a      	beq.n	800e08c <_raise_r+0x4c>
 800e076:	1c59      	adds	r1, r3, #1
 800e078:	d103      	bne.n	800e082 <_raise_r+0x42>
 800e07a:	2316      	movs	r3, #22
 800e07c:	6003      	str	r3, [r0, #0]
 800e07e:	2001      	movs	r0, #1
 800e080:	e7e7      	b.n	800e052 <_raise_r+0x12>
 800e082:	2100      	movs	r1, #0
 800e084:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e088:	4620      	mov	r0, r4
 800e08a:	4798      	blx	r3
 800e08c:	2000      	movs	r0, #0
 800e08e:	e7e0      	b.n	800e052 <_raise_r+0x12>

0800e090 <raise>:
 800e090:	4b02      	ldr	r3, [pc, #8]	@ (800e09c <raise+0xc>)
 800e092:	4601      	mov	r1, r0
 800e094:	6818      	ldr	r0, [r3, #0]
 800e096:	f7ff bfd3 	b.w	800e040 <_raise_r>
 800e09a:	bf00      	nop
 800e09c:	20040018 	.word	0x20040018

0800e0a0 <_localeconv_r>:
 800e0a0:	4800      	ldr	r0, [pc, #0]	@ (800e0a4 <_localeconv_r+0x4>)
 800e0a2:	4770      	bx	lr
 800e0a4:	20040158 	.word	0x20040158

0800e0a8 <_close_r>:
 800e0a8:	b538      	push	{r3, r4, r5, lr}
 800e0aa:	4d06      	ldr	r5, [pc, #24]	@ (800e0c4 <_close_r+0x1c>)
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	4608      	mov	r0, r1
 800e0b2:	602b      	str	r3, [r5, #0]
 800e0b4:	f7f5 fc90 	bl	80039d8 <_close>
 800e0b8:	1c43      	adds	r3, r0, #1
 800e0ba:	d102      	bne.n	800e0c2 <_close_r+0x1a>
 800e0bc:	682b      	ldr	r3, [r5, #0]
 800e0be:	b103      	cbz	r3, 800e0c2 <_close_r+0x1a>
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	200448dc 	.word	0x200448dc

0800e0c8 <_lseek_r>:
 800e0c8:	b538      	push	{r3, r4, r5, lr}
 800e0ca:	4d07      	ldr	r5, [pc, #28]	@ (800e0e8 <_lseek_r+0x20>)
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	4608      	mov	r0, r1
 800e0d0:	4611      	mov	r1, r2
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	602a      	str	r2, [r5, #0]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	f7f5 fca5 	bl	8003a26 <_lseek>
 800e0dc:	1c43      	adds	r3, r0, #1
 800e0de:	d102      	bne.n	800e0e6 <_lseek_r+0x1e>
 800e0e0:	682b      	ldr	r3, [r5, #0]
 800e0e2:	b103      	cbz	r3, 800e0e6 <_lseek_r+0x1e>
 800e0e4:	6023      	str	r3, [r4, #0]
 800e0e6:	bd38      	pop	{r3, r4, r5, pc}
 800e0e8:	200448dc 	.word	0x200448dc

0800e0ec <_read_r>:
 800e0ec:	b538      	push	{r3, r4, r5, lr}
 800e0ee:	4d07      	ldr	r5, [pc, #28]	@ (800e10c <_read_r+0x20>)
 800e0f0:	4604      	mov	r4, r0
 800e0f2:	4608      	mov	r0, r1
 800e0f4:	4611      	mov	r1, r2
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	602a      	str	r2, [r5, #0]
 800e0fa:	461a      	mov	r2, r3
 800e0fc:	f7f5 fc33 	bl	8003966 <_read>
 800e100:	1c43      	adds	r3, r0, #1
 800e102:	d102      	bne.n	800e10a <_read_r+0x1e>
 800e104:	682b      	ldr	r3, [r5, #0]
 800e106:	b103      	cbz	r3, 800e10a <_read_r+0x1e>
 800e108:	6023      	str	r3, [r4, #0]
 800e10a:	bd38      	pop	{r3, r4, r5, pc}
 800e10c:	200448dc 	.word	0x200448dc

0800e110 <_kill_r>:
 800e110:	b538      	push	{r3, r4, r5, lr}
 800e112:	4d07      	ldr	r5, [pc, #28]	@ (800e130 <_kill_r+0x20>)
 800e114:	2300      	movs	r3, #0
 800e116:	4604      	mov	r4, r0
 800e118:	4608      	mov	r0, r1
 800e11a:	4611      	mov	r1, r2
 800e11c:	602b      	str	r3, [r5, #0]
 800e11e:	f7f5 fc07 	bl	8003930 <_kill>
 800e122:	1c43      	adds	r3, r0, #1
 800e124:	d102      	bne.n	800e12c <_kill_r+0x1c>
 800e126:	682b      	ldr	r3, [r5, #0]
 800e128:	b103      	cbz	r3, 800e12c <_kill_r+0x1c>
 800e12a:	6023      	str	r3, [r4, #0]
 800e12c:	bd38      	pop	{r3, r4, r5, pc}
 800e12e:	bf00      	nop
 800e130:	200448dc 	.word	0x200448dc

0800e134 <_getpid_r>:
 800e134:	f7f5 bbf4 	b.w	8003920 <_getpid>

0800e138 <_sbrk_r>:
 800e138:	b538      	push	{r3, r4, r5, lr}
 800e13a:	4d06      	ldr	r5, [pc, #24]	@ (800e154 <_sbrk_r+0x1c>)
 800e13c:	2300      	movs	r3, #0
 800e13e:	4604      	mov	r4, r0
 800e140:	4608      	mov	r0, r1
 800e142:	602b      	str	r3, [r5, #0]
 800e144:	f7f5 fc7c 	bl	8003a40 <_sbrk>
 800e148:	1c43      	adds	r3, r0, #1
 800e14a:	d102      	bne.n	800e152 <_sbrk_r+0x1a>
 800e14c:	682b      	ldr	r3, [r5, #0]
 800e14e:	b103      	cbz	r3, 800e152 <_sbrk_r+0x1a>
 800e150:	6023      	str	r3, [r4, #0]
 800e152:	bd38      	pop	{r3, r4, r5, pc}
 800e154:	200448dc 	.word	0x200448dc

0800e158 <_write_r>:
 800e158:	b538      	push	{r3, r4, r5, lr}
 800e15a:	4d07      	ldr	r5, [pc, #28]	@ (800e178 <_write_r+0x20>)
 800e15c:	4604      	mov	r4, r0
 800e15e:	4608      	mov	r0, r1
 800e160:	4611      	mov	r1, r2
 800e162:	2200      	movs	r2, #0
 800e164:	602a      	str	r2, [r5, #0]
 800e166:	461a      	mov	r2, r3
 800e168:	f7f5 fc1a 	bl	80039a0 <_write>
 800e16c:	1c43      	adds	r3, r0, #1
 800e16e:	d102      	bne.n	800e176 <_write_r+0x1e>
 800e170:	682b      	ldr	r3, [r5, #0]
 800e172:	b103      	cbz	r3, 800e176 <_write_r+0x1e>
 800e174:	6023      	str	r3, [r4, #0]
 800e176:	bd38      	pop	{r3, r4, r5, pc}
 800e178:	200448dc 	.word	0x200448dc

0800e17c <__errno>:
 800e17c:	4b01      	ldr	r3, [pc, #4]	@ (800e184 <__errno+0x8>)
 800e17e:	6818      	ldr	r0, [r3, #0]
 800e180:	4770      	bx	lr
 800e182:	bf00      	nop
 800e184:	20040018 	.word	0x20040018

0800e188 <__libc_init_array>:
 800e188:	b570      	push	{r4, r5, r6, lr}
 800e18a:	4d0d      	ldr	r5, [pc, #52]	@ (800e1c0 <__libc_init_array+0x38>)
 800e18c:	4c0d      	ldr	r4, [pc, #52]	@ (800e1c4 <__libc_init_array+0x3c>)
 800e18e:	1b64      	subs	r4, r4, r5
 800e190:	10a4      	asrs	r4, r4, #2
 800e192:	2600      	movs	r6, #0
 800e194:	42a6      	cmp	r6, r4
 800e196:	d109      	bne.n	800e1ac <__libc_init_array+0x24>
 800e198:	4d0b      	ldr	r5, [pc, #44]	@ (800e1c8 <__libc_init_array+0x40>)
 800e19a:	4c0c      	ldr	r4, [pc, #48]	@ (800e1cc <__libc_init_array+0x44>)
 800e19c:	f001 fdc0 	bl	800fd20 <_init>
 800e1a0:	1b64      	subs	r4, r4, r5
 800e1a2:	10a4      	asrs	r4, r4, #2
 800e1a4:	2600      	movs	r6, #0
 800e1a6:	42a6      	cmp	r6, r4
 800e1a8:	d105      	bne.n	800e1b6 <__libc_init_array+0x2e>
 800e1aa:	bd70      	pop	{r4, r5, r6, pc}
 800e1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1b0:	4798      	blx	r3
 800e1b2:	3601      	adds	r6, #1
 800e1b4:	e7ee      	b.n	800e194 <__libc_init_array+0xc>
 800e1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ba:	4798      	blx	r3
 800e1bc:	3601      	adds	r6, #1
 800e1be:	e7f2      	b.n	800e1a6 <__libc_init_array+0x1e>
 800e1c0:	0801072c 	.word	0x0801072c
 800e1c4:	0801072c 	.word	0x0801072c
 800e1c8:	0801072c 	.word	0x0801072c
 800e1cc:	08010734 	.word	0x08010734

0800e1d0 <__retarget_lock_init_recursive>:
 800e1d0:	4770      	bx	lr

0800e1d2 <__retarget_lock_acquire_recursive>:
 800e1d2:	4770      	bx	lr

0800e1d4 <__retarget_lock_release_recursive>:
 800e1d4:	4770      	bx	lr

0800e1d6 <memcpy>:
 800e1d6:	440a      	add	r2, r1
 800e1d8:	4291      	cmp	r1, r2
 800e1da:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e1de:	d100      	bne.n	800e1e2 <memcpy+0xc>
 800e1e0:	4770      	bx	lr
 800e1e2:	b510      	push	{r4, lr}
 800e1e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e1ec:	4291      	cmp	r1, r2
 800e1ee:	d1f9      	bne.n	800e1e4 <memcpy+0xe>
 800e1f0:	bd10      	pop	{r4, pc}

0800e1f2 <quorem>:
 800e1f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f6:	6903      	ldr	r3, [r0, #16]
 800e1f8:	690c      	ldr	r4, [r1, #16]
 800e1fa:	42a3      	cmp	r3, r4
 800e1fc:	4607      	mov	r7, r0
 800e1fe:	db7e      	blt.n	800e2fe <quorem+0x10c>
 800e200:	3c01      	subs	r4, #1
 800e202:	f101 0814 	add.w	r8, r1, #20
 800e206:	00a3      	lsls	r3, r4, #2
 800e208:	f100 0514 	add.w	r5, r0, #20
 800e20c:	9300      	str	r3, [sp, #0]
 800e20e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e212:	9301      	str	r3, [sp, #4]
 800e214:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e218:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e21c:	3301      	adds	r3, #1
 800e21e:	429a      	cmp	r2, r3
 800e220:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e224:	fbb2 f6f3 	udiv	r6, r2, r3
 800e228:	d32e      	bcc.n	800e288 <quorem+0x96>
 800e22a:	f04f 0a00 	mov.w	sl, #0
 800e22e:	46c4      	mov	ip, r8
 800e230:	46ae      	mov	lr, r5
 800e232:	46d3      	mov	fp, sl
 800e234:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e238:	b298      	uxth	r0, r3
 800e23a:	fb06 a000 	mla	r0, r6, r0, sl
 800e23e:	0c02      	lsrs	r2, r0, #16
 800e240:	0c1b      	lsrs	r3, r3, #16
 800e242:	fb06 2303 	mla	r3, r6, r3, r2
 800e246:	f8de 2000 	ldr.w	r2, [lr]
 800e24a:	b280      	uxth	r0, r0
 800e24c:	b292      	uxth	r2, r2
 800e24e:	1a12      	subs	r2, r2, r0
 800e250:	445a      	add	r2, fp
 800e252:	f8de 0000 	ldr.w	r0, [lr]
 800e256:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e25a:	b29b      	uxth	r3, r3
 800e25c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e260:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e264:	b292      	uxth	r2, r2
 800e266:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e26a:	45e1      	cmp	r9, ip
 800e26c:	f84e 2b04 	str.w	r2, [lr], #4
 800e270:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e274:	d2de      	bcs.n	800e234 <quorem+0x42>
 800e276:	9b00      	ldr	r3, [sp, #0]
 800e278:	58eb      	ldr	r3, [r5, r3]
 800e27a:	b92b      	cbnz	r3, 800e288 <quorem+0x96>
 800e27c:	9b01      	ldr	r3, [sp, #4]
 800e27e:	3b04      	subs	r3, #4
 800e280:	429d      	cmp	r5, r3
 800e282:	461a      	mov	r2, r3
 800e284:	d32f      	bcc.n	800e2e6 <quorem+0xf4>
 800e286:	613c      	str	r4, [r7, #16]
 800e288:	4638      	mov	r0, r7
 800e28a:	f001 f8c9 	bl	800f420 <__mcmp>
 800e28e:	2800      	cmp	r0, #0
 800e290:	db25      	blt.n	800e2de <quorem+0xec>
 800e292:	4629      	mov	r1, r5
 800e294:	2000      	movs	r0, #0
 800e296:	f858 2b04 	ldr.w	r2, [r8], #4
 800e29a:	f8d1 c000 	ldr.w	ip, [r1]
 800e29e:	fa1f fe82 	uxth.w	lr, r2
 800e2a2:	fa1f f38c 	uxth.w	r3, ip
 800e2a6:	eba3 030e 	sub.w	r3, r3, lr
 800e2aa:	4403      	add	r3, r0
 800e2ac:	0c12      	lsrs	r2, r2, #16
 800e2ae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e2b2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e2b6:	b29b      	uxth	r3, r3
 800e2b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2bc:	45c1      	cmp	r9, r8
 800e2be:	f841 3b04 	str.w	r3, [r1], #4
 800e2c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e2c6:	d2e6      	bcs.n	800e296 <quorem+0xa4>
 800e2c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2d0:	b922      	cbnz	r2, 800e2dc <quorem+0xea>
 800e2d2:	3b04      	subs	r3, #4
 800e2d4:	429d      	cmp	r5, r3
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	d30b      	bcc.n	800e2f2 <quorem+0x100>
 800e2da:	613c      	str	r4, [r7, #16]
 800e2dc:	3601      	adds	r6, #1
 800e2de:	4630      	mov	r0, r6
 800e2e0:	b003      	add	sp, #12
 800e2e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e6:	6812      	ldr	r2, [r2, #0]
 800e2e8:	3b04      	subs	r3, #4
 800e2ea:	2a00      	cmp	r2, #0
 800e2ec:	d1cb      	bne.n	800e286 <quorem+0x94>
 800e2ee:	3c01      	subs	r4, #1
 800e2f0:	e7c6      	b.n	800e280 <quorem+0x8e>
 800e2f2:	6812      	ldr	r2, [r2, #0]
 800e2f4:	3b04      	subs	r3, #4
 800e2f6:	2a00      	cmp	r2, #0
 800e2f8:	d1ef      	bne.n	800e2da <quorem+0xe8>
 800e2fa:	3c01      	subs	r4, #1
 800e2fc:	e7ea      	b.n	800e2d4 <quorem+0xe2>
 800e2fe:	2000      	movs	r0, #0
 800e300:	e7ee      	b.n	800e2e0 <quorem+0xee>
 800e302:	0000      	movs	r0, r0
 800e304:	0000      	movs	r0, r0
	...

0800e308 <_dtoa_r>:
 800e308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e30c:	69c7      	ldr	r7, [r0, #28]
 800e30e:	b097      	sub	sp, #92	@ 0x5c
 800e310:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e314:	ec55 4b10 	vmov	r4, r5, d0
 800e318:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e31a:	9107      	str	r1, [sp, #28]
 800e31c:	4681      	mov	r9, r0
 800e31e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e320:	9311      	str	r3, [sp, #68]	@ 0x44
 800e322:	b97f      	cbnz	r7, 800e344 <_dtoa_r+0x3c>
 800e324:	2010      	movs	r0, #16
 800e326:	f7ff f815 	bl	800d354 <malloc>
 800e32a:	4602      	mov	r2, r0
 800e32c:	f8c9 001c 	str.w	r0, [r9, #28]
 800e330:	b920      	cbnz	r0, 800e33c <_dtoa_r+0x34>
 800e332:	4ba9      	ldr	r3, [pc, #676]	@ (800e5d8 <_dtoa_r+0x2d0>)
 800e334:	21ef      	movs	r1, #239	@ 0xef
 800e336:	48a9      	ldr	r0, [pc, #676]	@ (800e5dc <_dtoa_r+0x2d4>)
 800e338:	f001 fc0a 	bl	800fb50 <__assert_func>
 800e33c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e340:	6007      	str	r7, [r0, #0]
 800e342:	60c7      	str	r7, [r0, #12]
 800e344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e348:	6819      	ldr	r1, [r3, #0]
 800e34a:	b159      	cbz	r1, 800e364 <_dtoa_r+0x5c>
 800e34c:	685a      	ldr	r2, [r3, #4]
 800e34e:	604a      	str	r2, [r1, #4]
 800e350:	2301      	movs	r3, #1
 800e352:	4093      	lsls	r3, r2
 800e354:	608b      	str	r3, [r1, #8]
 800e356:	4648      	mov	r0, r9
 800e358:	f000 fe30 	bl	800efbc <_Bfree>
 800e35c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e360:	2200      	movs	r2, #0
 800e362:	601a      	str	r2, [r3, #0]
 800e364:	1e2b      	subs	r3, r5, #0
 800e366:	bfb9      	ittee	lt
 800e368:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e36c:	9305      	strlt	r3, [sp, #20]
 800e36e:	2300      	movge	r3, #0
 800e370:	6033      	strge	r3, [r6, #0]
 800e372:	9f05      	ldr	r7, [sp, #20]
 800e374:	4b9a      	ldr	r3, [pc, #616]	@ (800e5e0 <_dtoa_r+0x2d8>)
 800e376:	bfbc      	itt	lt
 800e378:	2201      	movlt	r2, #1
 800e37a:	6032      	strlt	r2, [r6, #0]
 800e37c:	43bb      	bics	r3, r7
 800e37e:	d112      	bne.n	800e3a6 <_dtoa_r+0x9e>
 800e380:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e382:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e386:	6013      	str	r3, [r2, #0]
 800e388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e38c:	4323      	orrs	r3, r4
 800e38e:	f000 855a 	beq.w	800ee46 <_dtoa_r+0xb3e>
 800e392:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e394:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e5f4 <_dtoa_r+0x2ec>
 800e398:	2b00      	cmp	r3, #0
 800e39a:	f000 855c 	beq.w	800ee56 <_dtoa_r+0xb4e>
 800e39e:	f10a 0303 	add.w	r3, sl, #3
 800e3a2:	f000 bd56 	b.w	800ee52 <_dtoa_r+0xb4a>
 800e3a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	ec51 0b17 	vmov	r0, r1, d7
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e3b6:	f7f2 fbaf 	bl	8000b18 <__aeabi_dcmpeq>
 800e3ba:	4680      	mov	r8, r0
 800e3bc:	b158      	cbz	r0, 800e3d6 <_dtoa_r+0xce>
 800e3be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3c0:	2301      	movs	r3, #1
 800e3c2:	6013      	str	r3, [r2, #0]
 800e3c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e3c6:	b113      	cbz	r3, 800e3ce <_dtoa_r+0xc6>
 800e3c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e3ca:	4b86      	ldr	r3, [pc, #536]	@ (800e5e4 <_dtoa_r+0x2dc>)
 800e3cc:	6013      	str	r3, [r2, #0]
 800e3ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e5f8 <_dtoa_r+0x2f0>
 800e3d2:	f000 bd40 	b.w	800ee56 <_dtoa_r+0xb4e>
 800e3d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e3da:	aa14      	add	r2, sp, #80	@ 0x50
 800e3dc:	a915      	add	r1, sp, #84	@ 0x54
 800e3de:	4648      	mov	r0, r9
 800e3e0:	f001 f8ce 	bl	800f580 <__d2b>
 800e3e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e3e8:	9002      	str	r0, [sp, #8]
 800e3ea:	2e00      	cmp	r6, #0
 800e3ec:	d078      	beq.n	800e4e0 <_dtoa_r+0x1d8>
 800e3ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e3f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e3fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e400:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e404:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e408:	4619      	mov	r1, r3
 800e40a:	2200      	movs	r2, #0
 800e40c:	4b76      	ldr	r3, [pc, #472]	@ (800e5e8 <_dtoa_r+0x2e0>)
 800e40e:	f7f1 ff63 	bl	80002d8 <__aeabi_dsub>
 800e412:	a36b      	add	r3, pc, #428	@ (adr r3, 800e5c0 <_dtoa_r+0x2b8>)
 800e414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e418:	f7f2 f916 	bl	8000648 <__aeabi_dmul>
 800e41c:	a36a      	add	r3, pc, #424	@ (adr r3, 800e5c8 <_dtoa_r+0x2c0>)
 800e41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e422:	f7f1 ff5b 	bl	80002dc <__adddf3>
 800e426:	4604      	mov	r4, r0
 800e428:	4630      	mov	r0, r6
 800e42a:	460d      	mov	r5, r1
 800e42c:	f7f2 f8a2 	bl	8000574 <__aeabi_i2d>
 800e430:	a367      	add	r3, pc, #412	@ (adr r3, 800e5d0 <_dtoa_r+0x2c8>)
 800e432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e436:	f7f2 f907 	bl	8000648 <__aeabi_dmul>
 800e43a:	4602      	mov	r2, r0
 800e43c:	460b      	mov	r3, r1
 800e43e:	4620      	mov	r0, r4
 800e440:	4629      	mov	r1, r5
 800e442:	f7f1 ff4b 	bl	80002dc <__adddf3>
 800e446:	4604      	mov	r4, r0
 800e448:	460d      	mov	r5, r1
 800e44a:	f7f2 fbad 	bl	8000ba8 <__aeabi_d2iz>
 800e44e:	2200      	movs	r2, #0
 800e450:	4607      	mov	r7, r0
 800e452:	2300      	movs	r3, #0
 800e454:	4620      	mov	r0, r4
 800e456:	4629      	mov	r1, r5
 800e458:	f7f2 fb68 	bl	8000b2c <__aeabi_dcmplt>
 800e45c:	b140      	cbz	r0, 800e470 <_dtoa_r+0x168>
 800e45e:	4638      	mov	r0, r7
 800e460:	f7f2 f888 	bl	8000574 <__aeabi_i2d>
 800e464:	4622      	mov	r2, r4
 800e466:	462b      	mov	r3, r5
 800e468:	f7f2 fb56 	bl	8000b18 <__aeabi_dcmpeq>
 800e46c:	b900      	cbnz	r0, 800e470 <_dtoa_r+0x168>
 800e46e:	3f01      	subs	r7, #1
 800e470:	2f16      	cmp	r7, #22
 800e472:	d852      	bhi.n	800e51a <_dtoa_r+0x212>
 800e474:	4b5d      	ldr	r3, [pc, #372]	@ (800e5ec <_dtoa_r+0x2e4>)
 800e476:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e482:	f7f2 fb53 	bl	8000b2c <__aeabi_dcmplt>
 800e486:	2800      	cmp	r0, #0
 800e488:	d049      	beq.n	800e51e <_dtoa_r+0x216>
 800e48a:	3f01      	subs	r7, #1
 800e48c:	2300      	movs	r3, #0
 800e48e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e490:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e492:	1b9b      	subs	r3, r3, r6
 800e494:	1e5a      	subs	r2, r3, #1
 800e496:	bf45      	ittet	mi
 800e498:	f1c3 0301 	rsbmi	r3, r3, #1
 800e49c:	9300      	strmi	r3, [sp, #0]
 800e49e:	2300      	movpl	r3, #0
 800e4a0:	2300      	movmi	r3, #0
 800e4a2:	9206      	str	r2, [sp, #24]
 800e4a4:	bf54      	ite	pl
 800e4a6:	9300      	strpl	r3, [sp, #0]
 800e4a8:	9306      	strmi	r3, [sp, #24]
 800e4aa:	2f00      	cmp	r7, #0
 800e4ac:	db39      	blt.n	800e522 <_dtoa_r+0x21a>
 800e4ae:	9b06      	ldr	r3, [sp, #24]
 800e4b0:	970d      	str	r7, [sp, #52]	@ 0x34
 800e4b2:	443b      	add	r3, r7
 800e4b4:	9306      	str	r3, [sp, #24]
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	9308      	str	r3, [sp, #32]
 800e4ba:	9b07      	ldr	r3, [sp, #28]
 800e4bc:	2b09      	cmp	r3, #9
 800e4be:	d863      	bhi.n	800e588 <_dtoa_r+0x280>
 800e4c0:	2b05      	cmp	r3, #5
 800e4c2:	bfc4      	itt	gt
 800e4c4:	3b04      	subgt	r3, #4
 800e4c6:	9307      	strgt	r3, [sp, #28]
 800e4c8:	9b07      	ldr	r3, [sp, #28]
 800e4ca:	f1a3 0302 	sub.w	r3, r3, #2
 800e4ce:	bfcc      	ite	gt
 800e4d0:	2400      	movgt	r4, #0
 800e4d2:	2401      	movle	r4, #1
 800e4d4:	2b03      	cmp	r3, #3
 800e4d6:	d863      	bhi.n	800e5a0 <_dtoa_r+0x298>
 800e4d8:	e8df f003 	tbb	[pc, r3]
 800e4dc:	2b375452 	.word	0x2b375452
 800e4e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e4e4:	441e      	add	r6, r3
 800e4e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e4ea:	2b20      	cmp	r3, #32
 800e4ec:	bfc1      	itttt	gt
 800e4ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e4f2:	409f      	lslgt	r7, r3
 800e4f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e4f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e4fc:	bfd6      	itet	le
 800e4fe:	f1c3 0320 	rsble	r3, r3, #32
 800e502:	ea47 0003 	orrgt.w	r0, r7, r3
 800e506:	fa04 f003 	lslle.w	r0, r4, r3
 800e50a:	f7f2 f823 	bl	8000554 <__aeabi_ui2d>
 800e50e:	2201      	movs	r2, #1
 800e510:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e514:	3e01      	subs	r6, #1
 800e516:	9212      	str	r2, [sp, #72]	@ 0x48
 800e518:	e776      	b.n	800e408 <_dtoa_r+0x100>
 800e51a:	2301      	movs	r3, #1
 800e51c:	e7b7      	b.n	800e48e <_dtoa_r+0x186>
 800e51e:	9010      	str	r0, [sp, #64]	@ 0x40
 800e520:	e7b6      	b.n	800e490 <_dtoa_r+0x188>
 800e522:	9b00      	ldr	r3, [sp, #0]
 800e524:	1bdb      	subs	r3, r3, r7
 800e526:	9300      	str	r3, [sp, #0]
 800e528:	427b      	negs	r3, r7
 800e52a:	9308      	str	r3, [sp, #32]
 800e52c:	2300      	movs	r3, #0
 800e52e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e530:	e7c3      	b.n	800e4ba <_dtoa_r+0x1b2>
 800e532:	2301      	movs	r3, #1
 800e534:	9309      	str	r3, [sp, #36]	@ 0x24
 800e536:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e538:	eb07 0b03 	add.w	fp, r7, r3
 800e53c:	f10b 0301 	add.w	r3, fp, #1
 800e540:	2b01      	cmp	r3, #1
 800e542:	9303      	str	r3, [sp, #12]
 800e544:	bfb8      	it	lt
 800e546:	2301      	movlt	r3, #1
 800e548:	e006      	b.n	800e558 <_dtoa_r+0x250>
 800e54a:	2301      	movs	r3, #1
 800e54c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e54e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e550:	2b00      	cmp	r3, #0
 800e552:	dd28      	ble.n	800e5a6 <_dtoa_r+0x29e>
 800e554:	469b      	mov	fp, r3
 800e556:	9303      	str	r3, [sp, #12]
 800e558:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e55c:	2100      	movs	r1, #0
 800e55e:	2204      	movs	r2, #4
 800e560:	f102 0514 	add.w	r5, r2, #20
 800e564:	429d      	cmp	r5, r3
 800e566:	d926      	bls.n	800e5b6 <_dtoa_r+0x2ae>
 800e568:	6041      	str	r1, [r0, #4]
 800e56a:	4648      	mov	r0, r9
 800e56c:	f000 fce6 	bl	800ef3c <_Balloc>
 800e570:	4682      	mov	sl, r0
 800e572:	2800      	cmp	r0, #0
 800e574:	d142      	bne.n	800e5fc <_dtoa_r+0x2f4>
 800e576:	4b1e      	ldr	r3, [pc, #120]	@ (800e5f0 <_dtoa_r+0x2e8>)
 800e578:	4602      	mov	r2, r0
 800e57a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e57e:	e6da      	b.n	800e336 <_dtoa_r+0x2e>
 800e580:	2300      	movs	r3, #0
 800e582:	e7e3      	b.n	800e54c <_dtoa_r+0x244>
 800e584:	2300      	movs	r3, #0
 800e586:	e7d5      	b.n	800e534 <_dtoa_r+0x22c>
 800e588:	2401      	movs	r4, #1
 800e58a:	2300      	movs	r3, #0
 800e58c:	9307      	str	r3, [sp, #28]
 800e58e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e590:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e594:	2200      	movs	r2, #0
 800e596:	f8cd b00c 	str.w	fp, [sp, #12]
 800e59a:	2312      	movs	r3, #18
 800e59c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e59e:	e7db      	b.n	800e558 <_dtoa_r+0x250>
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5a4:	e7f4      	b.n	800e590 <_dtoa_r+0x288>
 800e5a6:	f04f 0b01 	mov.w	fp, #1
 800e5aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800e5ae:	465b      	mov	r3, fp
 800e5b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e5b4:	e7d0      	b.n	800e558 <_dtoa_r+0x250>
 800e5b6:	3101      	adds	r1, #1
 800e5b8:	0052      	lsls	r2, r2, #1
 800e5ba:	e7d1      	b.n	800e560 <_dtoa_r+0x258>
 800e5bc:	f3af 8000 	nop.w
 800e5c0:	636f4361 	.word	0x636f4361
 800e5c4:	3fd287a7 	.word	0x3fd287a7
 800e5c8:	8b60c8b3 	.word	0x8b60c8b3
 800e5cc:	3fc68a28 	.word	0x3fc68a28
 800e5d0:	509f79fb 	.word	0x509f79fb
 800e5d4:	3fd34413 	.word	0x3fd34413
 800e5d8:	080103f0 	.word	0x080103f0
 800e5dc:	08010407 	.word	0x08010407
 800e5e0:	7ff00000 	.word	0x7ff00000
 800e5e4:	080103c0 	.word	0x080103c0
 800e5e8:	3ff80000 	.word	0x3ff80000
 800e5ec:	08010558 	.word	0x08010558
 800e5f0:	0801045f 	.word	0x0801045f
 800e5f4:	080103ec 	.word	0x080103ec
 800e5f8:	080103bf 	.word	0x080103bf
 800e5fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e600:	6018      	str	r0, [r3, #0]
 800e602:	9b03      	ldr	r3, [sp, #12]
 800e604:	2b0e      	cmp	r3, #14
 800e606:	f200 80a1 	bhi.w	800e74c <_dtoa_r+0x444>
 800e60a:	2c00      	cmp	r4, #0
 800e60c:	f000 809e 	beq.w	800e74c <_dtoa_r+0x444>
 800e610:	2f00      	cmp	r7, #0
 800e612:	dd33      	ble.n	800e67c <_dtoa_r+0x374>
 800e614:	4b9c      	ldr	r3, [pc, #624]	@ (800e888 <_dtoa_r+0x580>)
 800e616:	f007 020f 	and.w	r2, r7, #15
 800e61a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e61e:	ed93 7b00 	vldr	d7, [r3]
 800e622:	05f8      	lsls	r0, r7, #23
 800e624:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e628:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e62c:	d516      	bpl.n	800e65c <_dtoa_r+0x354>
 800e62e:	4b97      	ldr	r3, [pc, #604]	@ (800e88c <_dtoa_r+0x584>)
 800e630:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e634:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e638:	f7f2 f930 	bl	800089c <__aeabi_ddiv>
 800e63c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e640:	f004 040f 	and.w	r4, r4, #15
 800e644:	2603      	movs	r6, #3
 800e646:	4d91      	ldr	r5, [pc, #580]	@ (800e88c <_dtoa_r+0x584>)
 800e648:	b954      	cbnz	r4, 800e660 <_dtoa_r+0x358>
 800e64a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e64e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e652:	f7f2 f923 	bl	800089c <__aeabi_ddiv>
 800e656:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e65a:	e028      	b.n	800e6ae <_dtoa_r+0x3a6>
 800e65c:	2602      	movs	r6, #2
 800e65e:	e7f2      	b.n	800e646 <_dtoa_r+0x33e>
 800e660:	07e1      	lsls	r1, r4, #31
 800e662:	d508      	bpl.n	800e676 <_dtoa_r+0x36e>
 800e664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e668:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e66c:	f7f1 ffec 	bl	8000648 <__aeabi_dmul>
 800e670:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e674:	3601      	adds	r6, #1
 800e676:	1064      	asrs	r4, r4, #1
 800e678:	3508      	adds	r5, #8
 800e67a:	e7e5      	b.n	800e648 <_dtoa_r+0x340>
 800e67c:	f000 80af 	beq.w	800e7de <_dtoa_r+0x4d6>
 800e680:	427c      	negs	r4, r7
 800e682:	4b81      	ldr	r3, [pc, #516]	@ (800e888 <_dtoa_r+0x580>)
 800e684:	4d81      	ldr	r5, [pc, #516]	@ (800e88c <_dtoa_r+0x584>)
 800e686:	f004 020f 	and.w	r2, r4, #15
 800e68a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e692:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e696:	f7f1 ffd7 	bl	8000648 <__aeabi_dmul>
 800e69a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e69e:	1124      	asrs	r4, r4, #4
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	2602      	movs	r6, #2
 800e6a4:	2c00      	cmp	r4, #0
 800e6a6:	f040 808f 	bne.w	800e7c8 <_dtoa_r+0x4c0>
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1d3      	bne.n	800e656 <_dtoa_r+0x34e>
 800e6ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	f000 8094 	beq.w	800e7e2 <_dtoa_r+0x4da>
 800e6ba:	4b75      	ldr	r3, [pc, #468]	@ (800e890 <_dtoa_r+0x588>)
 800e6bc:	2200      	movs	r2, #0
 800e6be:	4620      	mov	r0, r4
 800e6c0:	4629      	mov	r1, r5
 800e6c2:	f7f2 fa33 	bl	8000b2c <__aeabi_dcmplt>
 800e6c6:	2800      	cmp	r0, #0
 800e6c8:	f000 808b 	beq.w	800e7e2 <_dtoa_r+0x4da>
 800e6cc:	9b03      	ldr	r3, [sp, #12]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	f000 8087 	beq.w	800e7e2 <_dtoa_r+0x4da>
 800e6d4:	f1bb 0f00 	cmp.w	fp, #0
 800e6d8:	dd34      	ble.n	800e744 <_dtoa_r+0x43c>
 800e6da:	4620      	mov	r0, r4
 800e6dc:	4b6d      	ldr	r3, [pc, #436]	@ (800e894 <_dtoa_r+0x58c>)
 800e6de:	2200      	movs	r2, #0
 800e6e0:	4629      	mov	r1, r5
 800e6e2:	f7f1 ffb1 	bl	8000648 <__aeabi_dmul>
 800e6e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e6ea:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e6ee:	3601      	adds	r6, #1
 800e6f0:	465c      	mov	r4, fp
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	f7f1 ff3e 	bl	8000574 <__aeabi_i2d>
 800e6f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e6fc:	f7f1 ffa4 	bl	8000648 <__aeabi_dmul>
 800e700:	4b65      	ldr	r3, [pc, #404]	@ (800e898 <_dtoa_r+0x590>)
 800e702:	2200      	movs	r2, #0
 800e704:	f7f1 fdea 	bl	80002dc <__adddf3>
 800e708:	4605      	mov	r5, r0
 800e70a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e70e:	2c00      	cmp	r4, #0
 800e710:	d16a      	bne.n	800e7e8 <_dtoa_r+0x4e0>
 800e712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e716:	4b61      	ldr	r3, [pc, #388]	@ (800e89c <_dtoa_r+0x594>)
 800e718:	2200      	movs	r2, #0
 800e71a:	f7f1 fddd 	bl	80002d8 <__aeabi_dsub>
 800e71e:	4602      	mov	r2, r0
 800e720:	460b      	mov	r3, r1
 800e722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e726:	462a      	mov	r2, r5
 800e728:	4633      	mov	r3, r6
 800e72a:	f7f2 fa1d 	bl	8000b68 <__aeabi_dcmpgt>
 800e72e:	2800      	cmp	r0, #0
 800e730:	f040 8298 	bne.w	800ec64 <_dtoa_r+0x95c>
 800e734:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e738:	462a      	mov	r2, r5
 800e73a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e73e:	f7f2 f9f5 	bl	8000b2c <__aeabi_dcmplt>
 800e742:	bb38      	cbnz	r0, 800e794 <_dtoa_r+0x48c>
 800e744:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e748:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e74c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e74e:	2b00      	cmp	r3, #0
 800e750:	f2c0 8157 	blt.w	800ea02 <_dtoa_r+0x6fa>
 800e754:	2f0e      	cmp	r7, #14
 800e756:	f300 8154 	bgt.w	800ea02 <_dtoa_r+0x6fa>
 800e75a:	4b4b      	ldr	r3, [pc, #300]	@ (800e888 <_dtoa_r+0x580>)
 800e75c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e760:	ed93 7b00 	vldr	d7, [r3]
 800e764:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e766:	2b00      	cmp	r3, #0
 800e768:	ed8d 7b00 	vstr	d7, [sp]
 800e76c:	f280 80e5 	bge.w	800e93a <_dtoa_r+0x632>
 800e770:	9b03      	ldr	r3, [sp, #12]
 800e772:	2b00      	cmp	r3, #0
 800e774:	f300 80e1 	bgt.w	800e93a <_dtoa_r+0x632>
 800e778:	d10c      	bne.n	800e794 <_dtoa_r+0x48c>
 800e77a:	4b48      	ldr	r3, [pc, #288]	@ (800e89c <_dtoa_r+0x594>)
 800e77c:	2200      	movs	r2, #0
 800e77e:	ec51 0b17 	vmov	r0, r1, d7
 800e782:	f7f1 ff61 	bl	8000648 <__aeabi_dmul>
 800e786:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e78a:	f7f2 f9e3 	bl	8000b54 <__aeabi_dcmpge>
 800e78e:	2800      	cmp	r0, #0
 800e790:	f000 8266 	beq.w	800ec60 <_dtoa_r+0x958>
 800e794:	2400      	movs	r4, #0
 800e796:	4625      	mov	r5, r4
 800e798:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e79a:	4656      	mov	r6, sl
 800e79c:	ea6f 0803 	mvn.w	r8, r3
 800e7a0:	2700      	movs	r7, #0
 800e7a2:	4621      	mov	r1, r4
 800e7a4:	4648      	mov	r0, r9
 800e7a6:	f000 fc09 	bl	800efbc <_Bfree>
 800e7aa:	2d00      	cmp	r5, #0
 800e7ac:	f000 80bd 	beq.w	800e92a <_dtoa_r+0x622>
 800e7b0:	b12f      	cbz	r7, 800e7be <_dtoa_r+0x4b6>
 800e7b2:	42af      	cmp	r7, r5
 800e7b4:	d003      	beq.n	800e7be <_dtoa_r+0x4b6>
 800e7b6:	4639      	mov	r1, r7
 800e7b8:	4648      	mov	r0, r9
 800e7ba:	f000 fbff 	bl	800efbc <_Bfree>
 800e7be:	4629      	mov	r1, r5
 800e7c0:	4648      	mov	r0, r9
 800e7c2:	f000 fbfb 	bl	800efbc <_Bfree>
 800e7c6:	e0b0      	b.n	800e92a <_dtoa_r+0x622>
 800e7c8:	07e2      	lsls	r2, r4, #31
 800e7ca:	d505      	bpl.n	800e7d8 <_dtoa_r+0x4d0>
 800e7cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e7d0:	f7f1 ff3a 	bl	8000648 <__aeabi_dmul>
 800e7d4:	3601      	adds	r6, #1
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	1064      	asrs	r4, r4, #1
 800e7da:	3508      	adds	r5, #8
 800e7dc:	e762      	b.n	800e6a4 <_dtoa_r+0x39c>
 800e7de:	2602      	movs	r6, #2
 800e7e0:	e765      	b.n	800e6ae <_dtoa_r+0x3a6>
 800e7e2:	9c03      	ldr	r4, [sp, #12]
 800e7e4:	46b8      	mov	r8, r7
 800e7e6:	e784      	b.n	800e6f2 <_dtoa_r+0x3ea>
 800e7e8:	4b27      	ldr	r3, [pc, #156]	@ (800e888 <_dtoa_r+0x580>)
 800e7ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e7ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e7f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e7f4:	4454      	add	r4, sl
 800e7f6:	2900      	cmp	r1, #0
 800e7f8:	d054      	beq.n	800e8a4 <_dtoa_r+0x59c>
 800e7fa:	4929      	ldr	r1, [pc, #164]	@ (800e8a0 <_dtoa_r+0x598>)
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	f7f2 f84d 	bl	800089c <__aeabi_ddiv>
 800e802:	4633      	mov	r3, r6
 800e804:	462a      	mov	r2, r5
 800e806:	f7f1 fd67 	bl	80002d8 <__aeabi_dsub>
 800e80a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e80e:	4656      	mov	r6, sl
 800e810:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e814:	f7f2 f9c8 	bl	8000ba8 <__aeabi_d2iz>
 800e818:	4605      	mov	r5, r0
 800e81a:	f7f1 feab 	bl	8000574 <__aeabi_i2d>
 800e81e:	4602      	mov	r2, r0
 800e820:	460b      	mov	r3, r1
 800e822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e826:	f7f1 fd57 	bl	80002d8 <__aeabi_dsub>
 800e82a:	3530      	adds	r5, #48	@ 0x30
 800e82c:	4602      	mov	r2, r0
 800e82e:	460b      	mov	r3, r1
 800e830:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e834:	f806 5b01 	strb.w	r5, [r6], #1
 800e838:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e83c:	f7f2 f976 	bl	8000b2c <__aeabi_dcmplt>
 800e840:	2800      	cmp	r0, #0
 800e842:	d172      	bne.n	800e92a <_dtoa_r+0x622>
 800e844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e848:	4911      	ldr	r1, [pc, #68]	@ (800e890 <_dtoa_r+0x588>)
 800e84a:	2000      	movs	r0, #0
 800e84c:	f7f1 fd44 	bl	80002d8 <__aeabi_dsub>
 800e850:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e854:	f7f2 f96a 	bl	8000b2c <__aeabi_dcmplt>
 800e858:	2800      	cmp	r0, #0
 800e85a:	f040 80b4 	bne.w	800e9c6 <_dtoa_r+0x6be>
 800e85e:	42a6      	cmp	r6, r4
 800e860:	f43f af70 	beq.w	800e744 <_dtoa_r+0x43c>
 800e864:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e868:	4b0a      	ldr	r3, [pc, #40]	@ (800e894 <_dtoa_r+0x58c>)
 800e86a:	2200      	movs	r2, #0
 800e86c:	f7f1 feec 	bl	8000648 <__aeabi_dmul>
 800e870:	4b08      	ldr	r3, [pc, #32]	@ (800e894 <_dtoa_r+0x58c>)
 800e872:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e876:	2200      	movs	r2, #0
 800e878:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e87c:	f7f1 fee4 	bl	8000648 <__aeabi_dmul>
 800e880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e884:	e7c4      	b.n	800e810 <_dtoa_r+0x508>
 800e886:	bf00      	nop
 800e888:	08010558 	.word	0x08010558
 800e88c:	08010530 	.word	0x08010530
 800e890:	3ff00000 	.word	0x3ff00000
 800e894:	40240000 	.word	0x40240000
 800e898:	401c0000 	.word	0x401c0000
 800e89c:	40140000 	.word	0x40140000
 800e8a0:	3fe00000 	.word	0x3fe00000
 800e8a4:	4631      	mov	r1, r6
 800e8a6:	4628      	mov	r0, r5
 800e8a8:	f7f1 fece 	bl	8000648 <__aeabi_dmul>
 800e8ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e8b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e8b2:	4656      	mov	r6, sl
 800e8b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8b8:	f7f2 f976 	bl	8000ba8 <__aeabi_d2iz>
 800e8bc:	4605      	mov	r5, r0
 800e8be:	f7f1 fe59 	bl	8000574 <__aeabi_i2d>
 800e8c2:	4602      	mov	r2, r0
 800e8c4:	460b      	mov	r3, r1
 800e8c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8ca:	f7f1 fd05 	bl	80002d8 <__aeabi_dsub>
 800e8ce:	3530      	adds	r5, #48	@ 0x30
 800e8d0:	f806 5b01 	strb.w	r5, [r6], #1
 800e8d4:	4602      	mov	r2, r0
 800e8d6:	460b      	mov	r3, r1
 800e8d8:	42a6      	cmp	r6, r4
 800e8da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e8de:	f04f 0200 	mov.w	r2, #0
 800e8e2:	d124      	bne.n	800e92e <_dtoa_r+0x626>
 800e8e4:	4baf      	ldr	r3, [pc, #700]	@ (800eba4 <_dtoa_r+0x89c>)
 800e8e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e8ea:	f7f1 fcf7 	bl	80002dc <__adddf3>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	460b      	mov	r3, r1
 800e8f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e8f6:	f7f2 f937 	bl	8000b68 <__aeabi_dcmpgt>
 800e8fa:	2800      	cmp	r0, #0
 800e8fc:	d163      	bne.n	800e9c6 <_dtoa_r+0x6be>
 800e8fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e902:	49a8      	ldr	r1, [pc, #672]	@ (800eba4 <_dtoa_r+0x89c>)
 800e904:	2000      	movs	r0, #0
 800e906:	f7f1 fce7 	bl	80002d8 <__aeabi_dsub>
 800e90a:	4602      	mov	r2, r0
 800e90c:	460b      	mov	r3, r1
 800e90e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e912:	f7f2 f90b 	bl	8000b2c <__aeabi_dcmplt>
 800e916:	2800      	cmp	r0, #0
 800e918:	f43f af14 	beq.w	800e744 <_dtoa_r+0x43c>
 800e91c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e91e:	1e73      	subs	r3, r6, #1
 800e920:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e922:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e926:	2b30      	cmp	r3, #48	@ 0x30
 800e928:	d0f8      	beq.n	800e91c <_dtoa_r+0x614>
 800e92a:	4647      	mov	r7, r8
 800e92c:	e03b      	b.n	800e9a6 <_dtoa_r+0x69e>
 800e92e:	4b9e      	ldr	r3, [pc, #632]	@ (800eba8 <_dtoa_r+0x8a0>)
 800e930:	f7f1 fe8a 	bl	8000648 <__aeabi_dmul>
 800e934:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e938:	e7bc      	b.n	800e8b4 <_dtoa_r+0x5ac>
 800e93a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e93e:	4656      	mov	r6, sl
 800e940:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e944:	4620      	mov	r0, r4
 800e946:	4629      	mov	r1, r5
 800e948:	f7f1 ffa8 	bl	800089c <__aeabi_ddiv>
 800e94c:	f7f2 f92c 	bl	8000ba8 <__aeabi_d2iz>
 800e950:	4680      	mov	r8, r0
 800e952:	f7f1 fe0f 	bl	8000574 <__aeabi_i2d>
 800e956:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e95a:	f7f1 fe75 	bl	8000648 <__aeabi_dmul>
 800e95e:	4602      	mov	r2, r0
 800e960:	460b      	mov	r3, r1
 800e962:	4620      	mov	r0, r4
 800e964:	4629      	mov	r1, r5
 800e966:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e96a:	f7f1 fcb5 	bl	80002d8 <__aeabi_dsub>
 800e96e:	f806 4b01 	strb.w	r4, [r6], #1
 800e972:	9d03      	ldr	r5, [sp, #12]
 800e974:	eba6 040a 	sub.w	r4, r6, sl
 800e978:	42a5      	cmp	r5, r4
 800e97a:	4602      	mov	r2, r0
 800e97c:	460b      	mov	r3, r1
 800e97e:	d133      	bne.n	800e9e8 <_dtoa_r+0x6e0>
 800e980:	f7f1 fcac 	bl	80002dc <__adddf3>
 800e984:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e988:	4604      	mov	r4, r0
 800e98a:	460d      	mov	r5, r1
 800e98c:	f7f2 f8ec 	bl	8000b68 <__aeabi_dcmpgt>
 800e990:	b9c0      	cbnz	r0, 800e9c4 <_dtoa_r+0x6bc>
 800e992:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e996:	4620      	mov	r0, r4
 800e998:	4629      	mov	r1, r5
 800e99a:	f7f2 f8bd 	bl	8000b18 <__aeabi_dcmpeq>
 800e99e:	b110      	cbz	r0, 800e9a6 <_dtoa_r+0x69e>
 800e9a0:	f018 0f01 	tst.w	r8, #1
 800e9a4:	d10e      	bne.n	800e9c4 <_dtoa_r+0x6bc>
 800e9a6:	9902      	ldr	r1, [sp, #8]
 800e9a8:	4648      	mov	r0, r9
 800e9aa:	f000 fb07 	bl	800efbc <_Bfree>
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	7033      	strb	r3, [r6, #0]
 800e9b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e9b4:	3701      	adds	r7, #1
 800e9b6:	601f      	str	r7, [r3, #0]
 800e9b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	f000 824b 	beq.w	800ee56 <_dtoa_r+0xb4e>
 800e9c0:	601e      	str	r6, [r3, #0]
 800e9c2:	e248      	b.n	800ee56 <_dtoa_r+0xb4e>
 800e9c4:	46b8      	mov	r8, r7
 800e9c6:	4633      	mov	r3, r6
 800e9c8:	461e      	mov	r6, r3
 800e9ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e9ce:	2a39      	cmp	r2, #57	@ 0x39
 800e9d0:	d106      	bne.n	800e9e0 <_dtoa_r+0x6d8>
 800e9d2:	459a      	cmp	sl, r3
 800e9d4:	d1f8      	bne.n	800e9c8 <_dtoa_r+0x6c0>
 800e9d6:	2230      	movs	r2, #48	@ 0x30
 800e9d8:	f108 0801 	add.w	r8, r8, #1
 800e9dc:	f88a 2000 	strb.w	r2, [sl]
 800e9e0:	781a      	ldrb	r2, [r3, #0]
 800e9e2:	3201      	adds	r2, #1
 800e9e4:	701a      	strb	r2, [r3, #0]
 800e9e6:	e7a0      	b.n	800e92a <_dtoa_r+0x622>
 800e9e8:	4b6f      	ldr	r3, [pc, #444]	@ (800eba8 <_dtoa_r+0x8a0>)
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	f7f1 fe2c 	bl	8000648 <__aeabi_dmul>
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	4604      	mov	r4, r0
 800e9f6:	460d      	mov	r5, r1
 800e9f8:	f7f2 f88e 	bl	8000b18 <__aeabi_dcmpeq>
 800e9fc:	2800      	cmp	r0, #0
 800e9fe:	d09f      	beq.n	800e940 <_dtoa_r+0x638>
 800ea00:	e7d1      	b.n	800e9a6 <_dtoa_r+0x69e>
 800ea02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea04:	2a00      	cmp	r2, #0
 800ea06:	f000 80ea 	beq.w	800ebde <_dtoa_r+0x8d6>
 800ea0a:	9a07      	ldr	r2, [sp, #28]
 800ea0c:	2a01      	cmp	r2, #1
 800ea0e:	f300 80cd 	bgt.w	800ebac <_dtoa_r+0x8a4>
 800ea12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ea14:	2a00      	cmp	r2, #0
 800ea16:	f000 80c1 	beq.w	800eb9c <_dtoa_r+0x894>
 800ea1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ea1e:	9c08      	ldr	r4, [sp, #32]
 800ea20:	9e00      	ldr	r6, [sp, #0]
 800ea22:	9a00      	ldr	r2, [sp, #0]
 800ea24:	441a      	add	r2, r3
 800ea26:	9200      	str	r2, [sp, #0]
 800ea28:	9a06      	ldr	r2, [sp, #24]
 800ea2a:	2101      	movs	r1, #1
 800ea2c:	441a      	add	r2, r3
 800ea2e:	4648      	mov	r0, r9
 800ea30:	9206      	str	r2, [sp, #24]
 800ea32:	f000 fb77 	bl	800f124 <__i2b>
 800ea36:	4605      	mov	r5, r0
 800ea38:	b166      	cbz	r6, 800ea54 <_dtoa_r+0x74c>
 800ea3a:	9b06      	ldr	r3, [sp, #24]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	dd09      	ble.n	800ea54 <_dtoa_r+0x74c>
 800ea40:	42b3      	cmp	r3, r6
 800ea42:	9a00      	ldr	r2, [sp, #0]
 800ea44:	bfa8      	it	ge
 800ea46:	4633      	movge	r3, r6
 800ea48:	1ad2      	subs	r2, r2, r3
 800ea4a:	9200      	str	r2, [sp, #0]
 800ea4c:	9a06      	ldr	r2, [sp, #24]
 800ea4e:	1af6      	subs	r6, r6, r3
 800ea50:	1ad3      	subs	r3, r2, r3
 800ea52:	9306      	str	r3, [sp, #24]
 800ea54:	9b08      	ldr	r3, [sp, #32]
 800ea56:	b30b      	cbz	r3, 800ea9c <_dtoa_r+0x794>
 800ea58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	f000 80c6 	beq.w	800ebec <_dtoa_r+0x8e4>
 800ea60:	2c00      	cmp	r4, #0
 800ea62:	f000 80c0 	beq.w	800ebe6 <_dtoa_r+0x8de>
 800ea66:	4629      	mov	r1, r5
 800ea68:	4622      	mov	r2, r4
 800ea6a:	4648      	mov	r0, r9
 800ea6c:	f000 fc12 	bl	800f294 <__pow5mult>
 800ea70:	9a02      	ldr	r2, [sp, #8]
 800ea72:	4601      	mov	r1, r0
 800ea74:	4605      	mov	r5, r0
 800ea76:	4648      	mov	r0, r9
 800ea78:	f000 fb6a 	bl	800f150 <__multiply>
 800ea7c:	9902      	ldr	r1, [sp, #8]
 800ea7e:	4680      	mov	r8, r0
 800ea80:	4648      	mov	r0, r9
 800ea82:	f000 fa9b 	bl	800efbc <_Bfree>
 800ea86:	9b08      	ldr	r3, [sp, #32]
 800ea88:	1b1b      	subs	r3, r3, r4
 800ea8a:	9308      	str	r3, [sp, #32]
 800ea8c:	f000 80b1 	beq.w	800ebf2 <_dtoa_r+0x8ea>
 800ea90:	9a08      	ldr	r2, [sp, #32]
 800ea92:	4641      	mov	r1, r8
 800ea94:	4648      	mov	r0, r9
 800ea96:	f000 fbfd 	bl	800f294 <__pow5mult>
 800ea9a:	9002      	str	r0, [sp, #8]
 800ea9c:	2101      	movs	r1, #1
 800ea9e:	4648      	mov	r0, r9
 800eaa0:	f000 fb40 	bl	800f124 <__i2b>
 800eaa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaa6:	4604      	mov	r4, r0
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	f000 81d8 	beq.w	800ee5e <_dtoa_r+0xb56>
 800eaae:	461a      	mov	r2, r3
 800eab0:	4601      	mov	r1, r0
 800eab2:	4648      	mov	r0, r9
 800eab4:	f000 fbee 	bl	800f294 <__pow5mult>
 800eab8:	9b07      	ldr	r3, [sp, #28]
 800eaba:	2b01      	cmp	r3, #1
 800eabc:	4604      	mov	r4, r0
 800eabe:	f300 809f 	bgt.w	800ec00 <_dtoa_r+0x8f8>
 800eac2:	9b04      	ldr	r3, [sp, #16]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	f040 8097 	bne.w	800ebf8 <_dtoa_r+0x8f0>
 800eaca:	9b05      	ldr	r3, [sp, #20]
 800eacc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	f040 8093 	bne.w	800ebfc <_dtoa_r+0x8f4>
 800ead6:	9b05      	ldr	r3, [sp, #20]
 800ead8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eadc:	0d1b      	lsrs	r3, r3, #20
 800eade:	051b      	lsls	r3, r3, #20
 800eae0:	b133      	cbz	r3, 800eaf0 <_dtoa_r+0x7e8>
 800eae2:	9b00      	ldr	r3, [sp, #0]
 800eae4:	3301      	adds	r3, #1
 800eae6:	9300      	str	r3, [sp, #0]
 800eae8:	9b06      	ldr	r3, [sp, #24]
 800eaea:	3301      	adds	r3, #1
 800eaec:	9306      	str	r3, [sp, #24]
 800eaee:	2301      	movs	r3, #1
 800eaf0:	9308      	str	r3, [sp, #32]
 800eaf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	f000 81b8 	beq.w	800ee6a <_dtoa_r+0xb62>
 800eafa:	6923      	ldr	r3, [r4, #16]
 800eafc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb00:	6918      	ldr	r0, [r3, #16]
 800eb02:	f000 fac3 	bl	800f08c <__hi0bits>
 800eb06:	f1c0 0020 	rsb	r0, r0, #32
 800eb0a:	9b06      	ldr	r3, [sp, #24]
 800eb0c:	4418      	add	r0, r3
 800eb0e:	f010 001f 	ands.w	r0, r0, #31
 800eb12:	f000 8082 	beq.w	800ec1a <_dtoa_r+0x912>
 800eb16:	f1c0 0320 	rsb	r3, r0, #32
 800eb1a:	2b04      	cmp	r3, #4
 800eb1c:	dd73      	ble.n	800ec06 <_dtoa_r+0x8fe>
 800eb1e:	9b00      	ldr	r3, [sp, #0]
 800eb20:	f1c0 001c 	rsb	r0, r0, #28
 800eb24:	4403      	add	r3, r0
 800eb26:	9300      	str	r3, [sp, #0]
 800eb28:	9b06      	ldr	r3, [sp, #24]
 800eb2a:	4403      	add	r3, r0
 800eb2c:	4406      	add	r6, r0
 800eb2e:	9306      	str	r3, [sp, #24]
 800eb30:	9b00      	ldr	r3, [sp, #0]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	dd05      	ble.n	800eb42 <_dtoa_r+0x83a>
 800eb36:	9902      	ldr	r1, [sp, #8]
 800eb38:	461a      	mov	r2, r3
 800eb3a:	4648      	mov	r0, r9
 800eb3c:	f000 fc04 	bl	800f348 <__lshift>
 800eb40:	9002      	str	r0, [sp, #8]
 800eb42:	9b06      	ldr	r3, [sp, #24]
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	dd05      	ble.n	800eb54 <_dtoa_r+0x84c>
 800eb48:	4621      	mov	r1, r4
 800eb4a:	461a      	mov	r2, r3
 800eb4c:	4648      	mov	r0, r9
 800eb4e:	f000 fbfb 	bl	800f348 <__lshift>
 800eb52:	4604      	mov	r4, r0
 800eb54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d061      	beq.n	800ec1e <_dtoa_r+0x916>
 800eb5a:	9802      	ldr	r0, [sp, #8]
 800eb5c:	4621      	mov	r1, r4
 800eb5e:	f000 fc5f 	bl	800f420 <__mcmp>
 800eb62:	2800      	cmp	r0, #0
 800eb64:	da5b      	bge.n	800ec1e <_dtoa_r+0x916>
 800eb66:	2300      	movs	r3, #0
 800eb68:	9902      	ldr	r1, [sp, #8]
 800eb6a:	220a      	movs	r2, #10
 800eb6c:	4648      	mov	r0, r9
 800eb6e:	f000 fa47 	bl	800f000 <__multadd>
 800eb72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb74:	9002      	str	r0, [sp, #8]
 800eb76:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	f000 8177 	beq.w	800ee6e <_dtoa_r+0xb66>
 800eb80:	4629      	mov	r1, r5
 800eb82:	2300      	movs	r3, #0
 800eb84:	220a      	movs	r2, #10
 800eb86:	4648      	mov	r0, r9
 800eb88:	f000 fa3a 	bl	800f000 <__multadd>
 800eb8c:	f1bb 0f00 	cmp.w	fp, #0
 800eb90:	4605      	mov	r5, r0
 800eb92:	dc6f      	bgt.n	800ec74 <_dtoa_r+0x96c>
 800eb94:	9b07      	ldr	r3, [sp, #28]
 800eb96:	2b02      	cmp	r3, #2
 800eb98:	dc49      	bgt.n	800ec2e <_dtoa_r+0x926>
 800eb9a:	e06b      	b.n	800ec74 <_dtoa_r+0x96c>
 800eb9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eb9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800eba2:	e73c      	b.n	800ea1e <_dtoa_r+0x716>
 800eba4:	3fe00000 	.word	0x3fe00000
 800eba8:	40240000 	.word	0x40240000
 800ebac:	9b03      	ldr	r3, [sp, #12]
 800ebae:	1e5c      	subs	r4, r3, #1
 800ebb0:	9b08      	ldr	r3, [sp, #32]
 800ebb2:	42a3      	cmp	r3, r4
 800ebb4:	db09      	blt.n	800ebca <_dtoa_r+0x8c2>
 800ebb6:	1b1c      	subs	r4, r3, r4
 800ebb8:	9b03      	ldr	r3, [sp, #12]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	f6bf af30 	bge.w	800ea20 <_dtoa_r+0x718>
 800ebc0:	9b00      	ldr	r3, [sp, #0]
 800ebc2:	9a03      	ldr	r2, [sp, #12]
 800ebc4:	1a9e      	subs	r6, r3, r2
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	e72b      	b.n	800ea22 <_dtoa_r+0x71a>
 800ebca:	9b08      	ldr	r3, [sp, #32]
 800ebcc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ebce:	9408      	str	r4, [sp, #32]
 800ebd0:	1ae3      	subs	r3, r4, r3
 800ebd2:	441a      	add	r2, r3
 800ebd4:	9e00      	ldr	r6, [sp, #0]
 800ebd6:	9b03      	ldr	r3, [sp, #12]
 800ebd8:	920d      	str	r2, [sp, #52]	@ 0x34
 800ebda:	2400      	movs	r4, #0
 800ebdc:	e721      	b.n	800ea22 <_dtoa_r+0x71a>
 800ebde:	9c08      	ldr	r4, [sp, #32]
 800ebe0:	9e00      	ldr	r6, [sp, #0]
 800ebe2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ebe4:	e728      	b.n	800ea38 <_dtoa_r+0x730>
 800ebe6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ebea:	e751      	b.n	800ea90 <_dtoa_r+0x788>
 800ebec:	9a08      	ldr	r2, [sp, #32]
 800ebee:	9902      	ldr	r1, [sp, #8]
 800ebf0:	e750      	b.n	800ea94 <_dtoa_r+0x78c>
 800ebf2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ebf6:	e751      	b.n	800ea9c <_dtoa_r+0x794>
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	e779      	b.n	800eaf0 <_dtoa_r+0x7e8>
 800ebfc:	9b04      	ldr	r3, [sp, #16]
 800ebfe:	e777      	b.n	800eaf0 <_dtoa_r+0x7e8>
 800ec00:	2300      	movs	r3, #0
 800ec02:	9308      	str	r3, [sp, #32]
 800ec04:	e779      	b.n	800eafa <_dtoa_r+0x7f2>
 800ec06:	d093      	beq.n	800eb30 <_dtoa_r+0x828>
 800ec08:	9a00      	ldr	r2, [sp, #0]
 800ec0a:	331c      	adds	r3, #28
 800ec0c:	441a      	add	r2, r3
 800ec0e:	9200      	str	r2, [sp, #0]
 800ec10:	9a06      	ldr	r2, [sp, #24]
 800ec12:	441a      	add	r2, r3
 800ec14:	441e      	add	r6, r3
 800ec16:	9206      	str	r2, [sp, #24]
 800ec18:	e78a      	b.n	800eb30 <_dtoa_r+0x828>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	e7f4      	b.n	800ec08 <_dtoa_r+0x900>
 800ec1e:	9b03      	ldr	r3, [sp, #12]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	46b8      	mov	r8, r7
 800ec24:	dc20      	bgt.n	800ec68 <_dtoa_r+0x960>
 800ec26:	469b      	mov	fp, r3
 800ec28:	9b07      	ldr	r3, [sp, #28]
 800ec2a:	2b02      	cmp	r3, #2
 800ec2c:	dd1e      	ble.n	800ec6c <_dtoa_r+0x964>
 800ec2e:	f1bb 0f00 	cmp.w	fp, #0
 800ec32:	f47f adb1 	bne.w	800e798 <_dtoa_r+0x490>
 800ec36:	4621      	mov	r1, r4
 800ec38:	465b      	mov	r3, fp
 800ec3a:	2205      	movs	r2, #5
 800ec3c:	4648      	mov	r0, r9
 800ec3e:	f000 f9df 	bl	800f000 <__multadd>
 800ec42:	4601      	mov	r1, r0
 800ec44:	4604      	mov	r4, r0
 800ec46:	9802      	ldr	r0, [sp, #8]
 800ec48:	f000 fbea 	bl	800f420 <__mcmp>
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	f77f ada3 	ble.w	800e798 <_dtoa_r+0x490>
 800ec52:	4656      	mov	r6, sl
 800ec54:	2331      	movs	r3, #49	@ 0x31
 800ec56:	f806 3b01 	strb.w	r3, [r6], #1
 800ec5a:	f108 0801 	add.w	r8, r8, #1
 800ec5e:	e59f      	b.n	800e7a0 <_dtoa_r+0x498>
 800ec60:	9c03      	ldr	r4, [sp, #12]
 800ec62:	46b8      	mov	r8, r7
 800ec64:	4625      	mov	r5, r4
 800ec66:	e7f4      	b.n	800ec52 <_dtoa_r+0x94a>
 800ec68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ec6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	f000 8101 	beq.w	800ee76 <_dtoa_r+0xb6e>
 800ec74:	2e00      	cmp	r6, #0
 800ec76:	dd05      	ble.n	800ec84 <_dtoa_r+0x97c>
 800ec78:	4629      	mov	r1, r5
 800ec7a:	4632      	mov	r2, r6
 800ec7c:	4648      	mov	r0, r9
 800ec7e:	f000 fb63 	bl	800f348 <__lshift>
 800ec82:	4605      	mov	r5, r0
 800ec84:	9b08      	ldr	r3, [sp, #32]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d05c      	beq.n	800ed44 <_dtoa_r+0xa3c>
 800ec8a:	6869      	ldr	r1, [r5, #4]
 800ec8c:	4648      	mov	r0, r9
 800ec8e:	f000 f955 	bl	800ef3c <_Balloc>
 800ec92:	4606      	mov	r6, r0
 800ec94:	b928      	cbnz	r0, 800eca2 <_dtoa_r+0x99a>
 800ec96:	4b82      	ldr	r3, [pc, #520]	@ (800eea0 <_dtoa_r+0xb98>)
 800ec98:	4602      	mov	r2, r0
 800ec9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ec9e:	f7ff bb4a 	b.w	800e336 <_dtoa_r+0x2e>
 800eca2:	692a      	ldr	r2, [r5, #16]
 800eca4:	3202      	adds	r2, #2
 800eca6:	0092      	lsls	r2, r2, #2
 800eca8:	f105 010c 	add.w	r1, r5, #12
 800ecac:	300c      	adds	r0, #12
 800ecae:	f7ff fa92 	bl	800e1d6 <memcpy>
 800ecb2:	2201      	movs	r2, #1
 800ecb4:	4631      	mov	r1, r6
 800ecb6:	4648      	mov	r0, r9
 800ecb8:	f000 fb46 	bl	800f348 <__lshift>
 800ecbc:	f10a 0301 	add.w	r3, sl, #1
 800ecc0:	9300      	str	r3, [sp, #0]
 800ecc2:	eb0a 030b 	add.w	r3, sl, fp
 800ecc6:	9308      	str	r3, [sp, #32]
 800ecc8:	9b04      	ldr	r3, [sp, #16]
 800ecca:	f003 0301 	and.w	r3, r3, #1
 800ecce:	462f      	mov	r7, r5
 800ecd0:	9306      	str	r3, [sp, #24]
 800ecd2:	4605      	mov	r5, r0
 800ecd4:	9b00      	ldr	r3, [sp, #0]
 800ecd6:	9802      	ldr	r0, [sp, #8]
 800ecd8:	4621      	mov	r1, r4
 800ecda:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ecde:	f7ff fa88 	bl	800e1f2 <quorem>
 800ece2:	4603      	mov	r3, r0
 800ece4:	3330      	adds	r3, #48	@ 0x30
 800ece6:	9003      	str	r0, [sp, #12]
 800ece8:	4639      	mov	r1, r7
 800ecea:	9802      	ldr	r0, [sp, #8]
 800ecec:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecee:	f000 fb97 	bl	800f420 <__mcmp>
 800ecf2:	462a      	mov	r2, r5
 800ecf4:	9004      	str	r0, [sp, #16]
 800ecf6:	4621      	mov	r1, r4
 800ecf8:	4648      	mov	r0, r9
 800ecfa:	f000 fbad 	bl	800f458 <__mdiff>
 800ecfe:	68c2      	ldr	r2, [r0, #12]
 800ed00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed02:	4606      	mov	r6, r0
 800ed04:	bb02      	cbnz	r2, 800ed48 <_dtoa_r+0xa40>
 800ed06:	4601      	mov	r1, r0
 800ed08:	9802      	ldr	r0, [sp, #8]
 800ed0a:	f000 fb89 	bl	800f420 <__mcmp>
 800ed0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed10:	4602      	mov	r2, r0
 800ed12:	4631      	mov	r1, r6
 800ed14:	4648      	mov	r0, r9
 800ed16:	920c      	str	r2, [sp, #48]	@ 0x30
 800ed18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed1a:	f000 f94f 	bl	800efbc <_Bfree>
 800ed1e:	9b07      	ldr	r3, [sp, #28]
 800ed20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ed22:	9e00      	ldr	r6, [sp, #0]
 800ed24:	ea42 0103 	orr.w	r1, r2, r3
 800ed28:	9b06      	ldr	r3, [sp, #24]
 800ed2a:	4319      	orrs	r1, r3
 800ed2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed2e:	d10d      	bne.n	800ed4c <_dtoa_r+0xa44>
 800ed30:	2b39      	cmp	r3, #57	@ 0x39
 800ed32:	d027      	beq.n	800ed84 <_dtoa_r+0xa7c>
 800ed34:	9a04      	ldr	r2, [sp, #16]
 800ed36:	2a00      	cmp	r2, #0
 800ed38:	dd01      	ble.n	800ed3e <_dtoa_r+0xa36>
 800ed3a:	9b03      	ldr	r3, [sp, #12]
 800ed3c:	3331      	adds	r3, #49	@ 0x31
 800ed3e:	f88b 3000 	strb.w	r3, [fp]
 800ed42:	e52e      	b.n	800e7a2 <_dtoa_r+0x49a>
 800ed44:	4628      	mov	r0, r5
 800ed46:	e7b9      	b.n	800ecbc <_dtoa_r+0x9b4>
 800ed48:	2201      	movs	r2, #1
 800ed4a:	e7e2      	b.n	800ed12 <_dtoa_r+0xa0a>
 800ed4c:	9904      	ldr	r1, [sp, #16]
 800ed4e:	2900      	cmp	r1, #0
 800ed50:	db04      	blt.n	800ed5c <_dtoa_r+0xa54>
 800ed52:	9807      	ldr	r0, [sp, #28]
 800ed54:	4301      	orrs	r1, r0
 800ed56:	9806      	ldr	r0, [sp, #24]
 800ed58:	4301      	orrs	r1, r0
 800ed5a:	d120      	bne.n	800ed9e <_dtoa_r+0xa96>
 800ed5c:	2a00      	cmp	r2, #0
 800ed5e:	ddee      	ble.n	800ed3e <_dtoa_r+0xa36>
 800ed60:	9902      	ldr	r1, [sp, #8]
 800ed62:	9300      	str	r3, [sp, #0]
 800ed64:	2201      	movs	r2, #1
 800ed66:	4648      	mov	r0, r9
 800ed68:	f000 faee 	bl	800f348 <__lshift>
 800ed6c:	4621      	mov	r1, r4
 800ed6e:	9002      	str	r0, [sp, #8]
 800ed70:	f000 fb56 	bl	800f420 <__mcmp>
 800ed74:	2800      	cmp	r0, #0
 800ed76:	9b00      	ldr	r3, [sp, #0]
 800ed78:	dc02      	bgt.n	800ed80 <_dtoa_r+0xa78>
 800ed7a:	d1e0      	bne.n	800ed3e <_dtoa_r+0xa36>
 800ed7c:	07da      	lsls	r2, r3, #31
 800ed7e:	d5de      	bpl.n	800ed3e <_dtoa_r+0xa36>
 800ed80:	2b39      	cmp	r3, #57	@ 0x39
 800ed82:	d1da      	bne.n	800ed3a <_dtoa_r+0xa32>
 800ed84:	2339      	movs	r3, #57	@ 0x39
 800ed86:	f88b 3000 	strb.w	r3, [fp]
 800ed8a:	4633      	mov	r3, r6
 800ed8c:	461e      	mov	r6, r3
 800ed8e:	3b01      	subs	r3, #1
 800ed90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ed94:	2a39      	cmp	r2, #57	@ 0x39
 800ed96:	d04e      	beq.n	800ee36 <_dtoa_r+0xb2e>
 800ed98:	3201      	adds	r2, #1
 800ed9a:	701a      	strb	r2, [r3, #0]
 800ed9c:	e501      	b.n	800e7a2 <_dtoa_r+0x49a>
 800ed9e:	2a00      	cmp	r2, #0
 800eda0:	dd03      	ble.n	800edaa <_dtoa_r+0xaa2>
 800eda2:	2b39      	cmp	r3, #57	@ 0x39
 800eda4:	d0ee      	beq.n	800ed84 <_dtoa_r+0xa7c>
 800eda6:	3301      	adds	r3, #1
 800eda8:	e7c9      	b.n	800ed3e <_dtoa_r+0xa36>
 800edaa:	9a00      	ldr	r2, [sp, #0]
 800edac:	9908      	ldr	r1, [sp, #32]
 800edae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800edb2:	428a      	cmp	r2, r1
 800edb4:	d028      	beq.n	800ee08 <_dtoa_r+0xb00>
 800edb6:	9902      	ldr	r1, [sp, #8]
 800edb8:	2300      	movs	r3, #0
 800edba:	220a      	movs	r2, #10
 800edbc:	4648      	mov	r0, r9
 800edbe:	f000 f91f 	bl	800f000 <__multadd>
 800edc2:	42af      	cmp	r7, r5
 800edc4:	9002      	str	r0, [sp, #8]
 800edc6:	f04f 0300 	mov.w	r3, #0
 800edca:	f04f 020a 	mov.w	r2, #10
 800edce:	4639      	mov	r1, r7
 800edd0:	4648      	mov	r0, r9
 800edd2:	d107      	bne.n	800ede4 <_dtoa_r+0xadc>
 800edd4:	f000 f914 	bl	800f000 <__multadd>
 800edd8:	4607      	mov	r7, r0
 800edda:	4605      	mov	r5, r0
 800eddc:	9b00      	ldr	r3, [sp, #0]
 800edde:	3301      	adds	r3, #1
 800ede0:	9300      	str	r3, [sp, #0]
 800ede2:	e777      	b.n	800ecd4 <_dtoa_r+0x9cc>
 800ede4:	f000 f90c 	bl	800f000 <__multadd>
 800ede8:	4629      	mov	r1, r5
 800edea:	4607      	mov	r7, r0
 800edec:	2300      	movs	r3, #0
 800edee:	220a      	movs	r2, #10
 800edf0:	4648      	mov	r0, r9
 800edf2:	f000 f905 	bl	800f000 <__multadd>
 800edf6:	4605      	mov	r5, r0
 800edf8:	e7f0      	b.n	800eddc <_dtoa_r+0xad4>
 800edfa:	f1bb 0f00 	cmp.w	fp, #0
 800edfe:	bfcc      	ite	gt
 800ee00:	465e      	movgt	r6, fp
 800ee02:	2601      	movle	r6, #1
 800ee04:	4456      	add	r6, sl
 800ee06:	2700      	movs	r7, #0
 800ee08:	9902      	ldr	r1, [sp, #8]
 800ee0a:	9300      	str	r3, [sp, #0]
 800ee0c:	2201      	movs	r2, #1
 800ee0e:	4648      	mov	r0, r9
 800ee10:	f000 fa9a 	bl	800f348 <__lshift>
 800ee14:	4621      	mov	r1, r4
 800ee16:	9002      	str	r0, [sp, #8]
 800ee18:	f000 fb02 	bl	800f420 <__mcmp>
 800ee1c:	2800      	cmp	r0, #0
 800ee1e:	dcb4      	bgt.n	800ed8a <_dtoa_r+0xa82>
 800ee20:	d102      	bne.n	800ee28 <_dtoa_r+0xb20>
 800ee22:	9b00      	ldr	r3, [sp, #0]
 800ee24:	07db      	lsls	r3, r3, #31
 800ee26:	d4b0      	bmi.n	800ed8a <_dtoa_r+0xa82>
 800ee28:	4633      	mov	r3, r6
 800ee2a:	461e      	mov	r6, r3
 800ee2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ee30:	2a30      	cmp	r2, #48	@ 0x30
 800ee32:	d0fa      	beq.n	800ee2a <_dtoa_r+0xb22>
 800ee34:	e4b5      	b.n	800e7a2 <_dtoa_r+0x49a>
 800ee36:	459a      	cmp	sl, r3
 800ee38:	d1a8      	bne.n	800ed8c <_dtoa_r+0xa84>
 800ee3a:	2331      	movs	r3, #49	@ 0x31
 800ee3c:	f108 0801 	add.w	r8, r8, #1
 800ee40:	f88a 3000 	strb.w	r3, [sl]
 800ee44:	e4ad      	b.n	800e7a2 <_dtoa_r+0x49a>
 800ee46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eea4 <_dtoa_r+0xb9c>
 800ee4c:	b11b      	cbz	r3, 800ee56 <_dtoa_r+0xb4e>
 800ee4e:	f10a 0308 	add.w	r3, sl, #8
 800ee52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ee54:	6013      	str	r3, [r2, #0]
 800ee56:	4650      	mov	r0, sl
 800ee58:	b017      	add	sp, #92	@ 0x5c
 800ee5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee5e:	9b07      	ldr	r3, [sp, #28]
 800ee60:	2b01      	cmp	r3, #1
 800ee62:	f77f ae2e 	ble.w	800eac2 <_dtoa_r+0x7ba>
 800ee66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ee68:	9308      	str	r3, [sp, #32]
 800ee6a:	2001      	movs	r0, #1
 800ee6c:	e64d      	b.n	800eb0a <_dtoa_r+0x802>
 800ee6e:	f1bb 0f00 	cmp.w	fp, #0
 800ee72:	f77f aed9 	ble.w	800ec28 <_dtoa_r+0x920>
 800ee76:	4656      	mov	r6, sl
 800ee78:	9802      	ldr	r0, [sp, #8]
 800ee7a:	4621      	mov	r1, r4
 800ee7c:	f7ff f9b9 	bl	800e1f2 <quorem>
 800ee80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ee84:	f806 3b01 	strb.w	r3, [r6], #1
 800ee88:	eba6 020a 	sub.w	r2, r6, sl
 800ee8c:	4593      	cmp	fp, r2
 800ee8e:	ddb4      	ble.n	800edfa <_dtoa_r+0xaf2>
 800ee90:	9902      	ldr	r1, [sp, #8]
 800ee92:	2300      	movs	r3, #0
 800ee94:	220a      	movs	r2, #10
 800ee96:	4648      	mov	r0, r9
 800ee98:	f000 f8b2 	bl	800f000 <__multadd>
 800ee9c:	9002      	str	r0, [sp, #8]
 800ee9e:	e7eb      	b.n	800ee78 <_dtoa_r+0xb70>
 800eea0:	0801045f 	.word	0x0801045f
 800eea4:	080103e3 	.word	0x080103e3

0800eea8 <_free_r>:
 800eea8:	b538      	push	{r3, r4, r5, lr}
 800eeaa:	4605      	mov	r5, r0
 800eeac:	2900      	cmp	r1, #0
 800eeae:	d041      	beq.n	800ef34 <_free_r+0x8c>
 800eeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eeb4:	1f0c      	subs	r4, r1, #4
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	bfb8      	it	lt
 800eeba:	18e4      	addlt	r4, r4, r3
 800eebc:	f7fe fafc 	bl	800d4b8 <__malloc_lock>
 800eec0:	4a1d      	ldr	r2, [pc, #116]	@ (800ef38 <_free_r+0x90>)
 800eec2:	6813      	ldr	r3, [r2, #0]
 800eec4:	b933      	cbnz	r3, 800eed4 <_free_r+0x2c>
 800eec6:	6063      	str	r3, [r4, #4]
 800eec8:	6014      	str	r4, [r2, #0]
 800eeca:	4628      	mov	r0, r5
 800eecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eed0:	f7fe baf8 	b.w	800d4c4 <__malloc_unlock>
 800eed4:	42a3      	cmp	r3, r4
 800eed6:	d908      	bls.n	800eeea <_free_r+0x42>
 800eed8:	6820      	ldr	r0, [r4, #0]
 800eeda:	1821      	adds	r1, r4, r0
 800eedc:	428b      	cmp	r3, r1
 800eede:	bf01      	itttt	eq
 800eee0:	6819      	ldreq	r1, [r3, #0]
 800eee2:	685b      	ldreq	r3, [r3, #4]
 800eee4:	1809      	addeq	r1, r1, r0
 800eee6:	6021      	streq	r1, [r4, #0]
 800eee8:	e7ed      	b.n	800eec6 <_free_r+0x1e>
 800eeea:	461a      	mov	r2, r3
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	b10b      	cbz	r3, 800eef4 <_free_r+0x4c>
 800eef0:	42a3      	cmp	r3, r4
 800eef2:	d9fa      	bls.n	800eeea <_free_r+0x42>
 800eef4:	6811      	ldr	r1, [r2, #0]
 800eef6:	1850      	adds	r0, r2, r1
 800eef8:	42a0      	cmp	r0, r4
 800eefa:	d10b      	bne.n	800ef14 <_free_r+0x6c>
 800eefc:	6820      	ldr	r0, [r4, #0]
 800eefe:	4401      	add	r1, r0
 800ef00:	1850      	adds	r0, r2, r1
 800ef02:	4283      	cmp	r3, r0
 800ef04:	6011      	str	r1, [r2, #0]
 800ef06:	d1e0      	bne.n	800eeca <_free_r+0x22>
 800ef08:	6818      	ldr	r0, [r3, #0]
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	6053      	str	r3, [r2, #4]
 800ef0e:	4408      	add	r0, r1
 800ef10:	6010      	str	r0, [r2, #0]
 800ef12:	e7da      	b.n	800eeca <_free_r+0x22>
 800ef14:	d902      	bls.n	800ef1c <_free_r+0x74>
 800ef16:	230c      	movs	r3, #12
 800ef18:	602b      	str	r3, [r5, #0]
 800ef1a:	e7d6      	b.n	800eeca <_free_r+0x22>
 800ef1c:	6820      	ldr	r0, [r4, #0]
 800ef1e:	1821      	adds	r1, r4, r0
 800ef20:	428b      	cmp	r3, r1
 800ef22:	bf04      	itt	eq
 800ef24:	6819      	ldreq	r1, [r3, #0]
 800ef26:	685b      	ldreq	r3, [r3, #4]
 800ef28:	6063      	str	r3, [r4, #4]
 800ef2a:	bf04      	itt	eq
 800ef2c:	1809      	addeq	r1, r1, r0
 800ef2e:	6021      	streq	r1, [r4, #0]
 800ef30:	6054      	str	r4, [r2, #4]
 800ef32:	e7ca      	b.n	800eeca <_free_r+0x22>
 800ef34:	bd38      	pop	{r3, r4, r5, pc}
 800ef36:	bf00      	nop
 800ef38:	2004479c 	.word	0x2004479c

0800ef3c <_Balloc>:
 800ef3c:	b570      	push	{r4, r5, r6, lr}
 800ef3e:	69c6      	ldr	r6, [r0, #28]
 800ef40:	4604      	mov	r4, r0
 800ef42:	460d      	mov	r5, r1
 800ef44:	b976      	cbnz	r6, 800ef64 <_Balloc+0x28>
 800ef46:	2010      	movs	r0, #16
 800ef48:	f7fe fa04 	bl	800d354 <malloc>
 800ef4c:	4602      	mov	r2, r0
 800ef4e:	61e0      	str	r0, [r4, #28]
 800ef50:	b920      	cbnz	r0, 800ef5c <_Balloc+0x20>
 800ef52:	4b18      	ldr	r3, [pc, #96]	@ (800efb4 <_Balloc+0x78>)
 800ef54:	4818      	ldr	r0, [pc, #96]	@ (800efb8 <_Balloc+0x7c>)
 800ef56:	216b      	movs	r1, #107	@ 0x6b
 800ef58:	f000 fdfa 	bl	800fb50 <__assert_func>
 800ef5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef60:	6006      	str	r6, [r0, #0]
 800ef62:	60c6      	str	r6, [r0, #12]
 800ef64:	69e6      	ldr	r6, [r4, #28]
 800ef66:	68f3      	ldr	r3, [r6, #12]
 800ef68:	b183      	cbz	r3, 800ef8c <_Balloc+0x50>
 800ef6a:	69e3      	ldr	r3, [r4, #28]
 800ef6c:	68db      	ldr	r3, [r3, #12]
 800ef6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ef72:	b9b8      	cbnz	r0, 800efa4 <_Balloc+0x68>
 800ef74:	2101      	movs	r1, #1
 800ef76:	fa01 f605 	lsl.w	r6, r1, r5
 800ef7a:	1d72      	adds	r2, r6, #5
 800ef7c:	0092      	lsls	r2, r2, #2
 800ef7e:	4620      	mov	r0, r4
 800ef80:	f000 fe04 	bl	800fb8c <_calloc_r>
 800ef84:	b160      	cbz	r0, 800efa0 <_Balloc+0x64>
 800ef86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ef8a:	e00e      	b.n	800efaa <_Balloc+0x6e>
 800ef8c:	2221      	movs	r2, #33	@ 0x21
 800ef8e:	2104      	movs	r1, #4
 800ef90:	4620      	mov	r0, r4
 800ef92:	f000 fdfb 	bl	800fb8c <_calloc_r>
 800ef96:	69e3      	ldr	r3, [r4, #28]
 800ef98:	60f0      	str	r0, [r6, #12]
 800ef9a:	68db      	ldr	r3, [r3, #12]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d1e4      	bne.n	800ef6a <_Balloc+0x2e>
 800efa0:	2000      	movs	r0, #0
 800efa2:	bd70      	pop	{r4, r5, r6, pc}
 800efa4:	6802      	ldr	r2, [r0, #0]
 800efa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800efaa:	2300      	movs	r3, #0
 800efac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800efb0:	e7f7      	b.n	800efa2 <_Balloc+0x66>
 800efb2:	bf00      	nop
 800efb4:	080103f0 	.word	0x080103f0
 800efb8:	08010470 	.word	0x08010470

0800efbc <_Bfree>:
 800efbc:	b570      	push	{r4, r5, r6, lr}
 800efbe:	69c6      	ldr	r6, [r0, #28]
 800efc0:	4605      	mov	r5, r0
 800efc2:	460c      	mov	r4, r1
 800efc4:	b976      	cbnz	r6, 800efe4 <_Bfree+0x28>
 800efc6:	2010      	movs	r0, #16
 800efc8:	f7fe f9c4 	bl	800d354 <malloc>
 800efcc:	4602      	mov	r2, r0
 800efce:	61e8      	str	r0, [r5, #28]
 800efd0:	b920      	cbnz	r0, 800efdc <_Bfree+0x20>
 800efd2:	4b09      	ldr	r3, [pc, #36]	@ (800eff8 <_Bfree+0x3c>)
 800efd4:	4809      	ldr	r0, [pc, #36]	@ (800effc <_Bfree+0x40>)
 800efd6:	218f      	movs	r1, #143	@ 0x8f
 800efd8:	f000 fdba 	bl	800fb50 <__assert_func>
 800efdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800efe0:	6006      	str	r6, [r0, #0]
 800efe2:	60c6      	str	r6, [r0, #12]
 800efe4:	b13c      	cbz	r4, 800eff6 <_Bfree+0x3a>
 800efe6:	69eb      	ldr	r3, [r5, #28]
 800efe8:	6862      	ldr	r2, [r4, #4]
 800efea:	68db      	ldr	r3, [r3, #12]
 800efec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eff0:	6021      	str	r1, [r4, #0]
 800eff2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eff6:	bd70      	pop	{r4, r5, r6, pc}
 800eff8:	080103f0 	.word	0x080103f0
 800effc:	08010470 	.word	0x08010470

0800f000 <__multadd>:
 800f000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f004:	690d      	ldr	r5, [r1, #16]
 800f006:	4607      	mov	r7, r0
 800f008:	460c      	mov	r4, r1
 800f00a:	461e      	mov	r6, r3
 800f00c:	f101 0c14 	add.w	ip, r1, #20
 800f010:	2000      	movs	r0, #0
 800f012:	f8dc 3000 	ldr.w	r3, [ip]
 800f016:	b299      	uxth	r1, r3
 800f018:	fb02 6101 	mla	r1, r2, r1, r6
 800f01c:	0c1e      	lsrs	r6, r3, #16
 800f01e:	0c0b      	lsrs	r3, r1, #16
 800f020:	fb02 3306 	mla	r3, r2, r6, r3
 800f024:	b289      	uxth	r1, r1
 800f026:	3001      	adds	r0, #1
 800f028:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f02c:	4285      	cmp	r5, r0
 800f02e:	f84c 1b04 	str.w	r1, [ip], #4
 800f032:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f036:	dcec      	bgt.n	800f012 <__multadd+0x12>
 800f038:	b30e      	cbz	r6, 800f07e <__multadd+0x7e>
 800f03a:	68a3      	ldr	r3, [r4, #8]
 800f03c:	42ab      	cmp	r3, r5
 800f03e:	dc19      	bgt.n	800f074 <__multadd+0x74>
 800f040:	6861      	ldr	r1, [r4, #4]
 800f042:	4638      	mov	r0, r7
 800f044:	3101      	adds	r1, #1
 800f046:	f7ff ff79 	bl	800ef3c <_Balloc>
 800f04a:	4680      	mov	r8, r0
 800f04c:	b928      	cbnz	r0, 800f05a <__multadd+0x5a>
 800f04e:	4602      	mov	r2, r0
 800f050:	4b0c      	ldr	r3, [pc, #48]	@ (800f084 <__multadd+0x84>)
 800f052:	480d      	ldr	r0, [pc, #52]	@ (800f088 <__multadd+0x88>)
 800f054:	21ba      	movs	r1, #186	@ 0xba
 800f056:	f000 fd7b 	bl	800fb50 <__assert_func>
 800f05a:	6922      	ldr	r2, [r4, #16]
 800f05c:	3202      	adds	r2, #2
 800f05e:	f104 010c 	add.w	r1, r4, #12
 800f062:	0092      	lsls	r2, r2, #2
 800f064:	300c      	adds	r0, #12
 800f066:	f7ff f8b6 	bl	800e1d6 <memcpy>
 800f06a:	4621      	mov	r1, r4
 800f06c:	4638      	mov	r0, r7
 800f06e:	f7ff ffa5 	bl	800efbc <_Bfree>
 800f072:	4644      	mov	r4, r8
 800f074:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f078:	3501      	adds	r5, #1
 800f07a:	615e      	str	r6, [r3, #20]
 800f07c:	6125      	str	r5, [r4, #16]
 800f07e:	4620      	mov	r0, r4
 800f080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f084:	0801045f 	.word	0x0801045f
 800f088:	08010470 	.word	0x08010470

0800f08c <__hi0bits>:
 800f08c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f090:	4603      	mov	r3, r0
 800f092:	bf36      	itet	cc
 800f094:	0403      	lslcc	r3, r0, #16
 800f096:	2000      	movcs	r0, #0
 800f098:	2010      	movcc	r0, #16
 800f09a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f09e:	bf3c      	itt	cc
 800f0a0:	021b      	lslcc	r3, r3, #8
 800f0a2:	3008      	addcc	r0, #8
 800f0a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f0a8:	bf3c      	itt	cc
 800f0aa:	011b      	lslcc	r3, r3, #4
 800f0ac:	3004      	addcc	r0, #4
 800f0ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0b2:	bf3c      	itt	cc
 800f0b4:	009b      	lslcc	r3, r3, #2
 800f0b6:	3002      	addcc	r0, #2
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	db05      	blt.n	800f0c8 <__hi0bits+0x3c>
 800f0bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f0c0:	f100 0001 	add.w	r0, r0, #1
 800f0c4:	bf08      	it	eq
 800f0c6:	2020      	moveq	r0, #32
 800f0c8:	4770      	bx	lr

0800f0ca <__lo0bits>:
 800f0ca:	6803      	ldr	r3, [r0, #0]
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	f013 0007 	ands.w	r0, r3, #7
 800f0d2:	d00b      	beq.n	800f0ec <__lo0bits+0x22>
 800f0d4:	07d9      	lsls	r1, r3, #31
 800f0d6:	d421      	bmi.n	800f11c <__lo0bits+0x52>
 800f0d8:	0798      	lsls	r0, r3, #30
 800f0da:	bf49      	itett	mi
 800f0dc:	085b      	lsrmi	r3, r3, #1
 800f0de:	089b      	lsrpl	r3, r3, #2
 800f0e0:	2001      	movmi	r0, #1
 800f0e2:	6013      	strmi	r3, [r2, #0]
 800f0e4:	bf5c      	itt	pl
 800f0e6:	6013      	strpl	r3, [r2, #0]
 800f0e8:	2002      	movpl	r0, #2
 800f0ea:	4770      	bx	lr
 800f0ec:	b299      	uxth	r1, r3
 800f0ee:	b909      	cbnz	r1, 800f0f4 <__lo0bits+0x2a>
 800f0f0:	0c1b      	lsrs	r3, r3, #16
 800f0f2:	2010      	movs	r0, #16
 800f0f4:	b2d9      	uxtb	r1, r3
 800f0f6:	b909      	cbnz	r1, 800f0fc <__lo0bits+0x32>
 800f0f8:	3008      	adds	r0, #8
 800f0fa:	0a1b      	lsrs	r3, r3, #8
 800f0fc:	0719      	lsls	r1, r3, #28
 800f0fe:	bf04      	itt	eq
 800f100:	091b      	lsreq	r3, r3, #4
 800f102:	3004      	addeq	r0, #4
 800f104:	0799      	lsls	r1, r3, #30
 800f106:	bf04      	itt	eq
 800f108:	089b      	lsreq	r3, r3, #2
 800f10a:	3002      	addeq	r0, #2
 800f10c:	07d9      	lsls	r1, r3, #31
 800f10e:	d403      	bmi.n	800f118 <__lo0bits+0x4e>
 800f110:	085b      	lsrs	r3, r3, #1
 800f112:	f100 0001 	add.w	r0, r0, #1
 800f116:	d003      	beq.n	800f120 <__lo0bits+0x56>
 800f118:	6013      	str	r3, [r2, #0]
 800f11a:	4770      	bx	lr
 800f11c:	2000      	movs	r0, #0
 800f11e:	4770      	bx	lr
 800f120:	2020      	movs	r0, #32
 800f122:	4770      	bx	lr

0800f124 <__i2b>:
 800f124:	b510      	push	{r4, lr}
 800f126:	460c      	mov	r4, r1
 800f128:	2101      	movs	r1, #1
 800f12a:	f7ff ff07 	bl	800ef3c <_Balloc>
 800f12e:	4602      	mov	r2, r0
 800f130:	b928      	cbnz	r0, 800f13e <__i2b+0x1a>
 800f132:	4b05      	ldr	r3, [pc, #20]	@ (800f148 <__i2b+0x24>)
 800f134:	4805      	ldr	r0, [pc, #20]	@ (800f14c <__i2b+0x28>)
 800f136:	f240 1145 	movw	r1, #325	@ 0x145
 800f13a:	f000 fd09 	bl	800fb50 <__assert_func>
 800f13e:	2301      	movs	r3, #1
 800f140:	6144      	str	r4, [r0, #20]
 800f142:	6103      	str	r3, [r0, #16]
 800f144:	bd10      	pop	{r4, pc}
 800f146:	bf00      	nop
 800f148:	0801045f 	.word	0x0801045f
 800f14c:	08010470 	.word	0x08010470

0800f150 <__multiply>:
 800f150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f154:	4617      	mov	r7, r2
 800f156:	690a      	ldr	r2, [r1, #16]
 800f158:	693b      	ldr	r3, [r7, #16]
 800f15a:	429a      	cmp	r2, r3
 800f15c:	bfa8      	it	ge
 800f15e:	463b      	movge	r3, r7
 800f160:	4689      	mov	r9, r1
 800f162:	bfa4      	itt	ge
 800f164:	460f      	movge	r7, r1
 800f166:	4699      	movge	r9, r3
 800f168:	693d      	ldr	r5, [r7, #16]
 800f16a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	6879      	ldr	r1, [r7, #4]
 800f172:	eb05 060a 	add.w	r6, r5, sl
 800f176:	42b3      	cmp	r3, r6
 800f178:	b085      	sub	sp, #20
 800f17a:	bfb8      	it	lt
 800f17c:	3101      	addlt	r1, #1
 800f17e:	f7ff fedd 	bl	800ef3c <_Balloc>
 800f182:	b930      	cbnz	r0, 800f192 <__multiply+0x42>
 800f184:	4602      	mov	r2, r0
 800f186:	4b41      	ldr	r3, [pc, #260]	@ (800f28c <__multiply+0x13c>)
 800f188:	4841      	ldr	r0, [pc, #260]	@ (800f290 <__multiply+0x140>)
 800f18a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f18e:	f000 fcdf 	bl	800fb50 <__assert_func>
 800f192:	f100 0414 	add.w	r4, r0, #20
 800f196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f19a:	4623      	mov	r3, r4
 800f19c:	2200      	movs	r2, #0
 800f19e:	4573      	cmp	r3, lr
 800f1a0:	d320      	bcc.n	800f1e4 <__multiply+0x94>
 800f1a2:	f107 0814 	add.w	r8, r7, #20
 800f1a6:	f109 0114 	add.w	r1, r9, #20
 800f1aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f1ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f1b2:	9302      	str	r3, [sp, #8]
 800f1b4:	1beb      	subs	r3, r5, r7
 800f1b6:	3b15      	subs	r3, #21
 800f1b8:	f023 0303 	bic.w	r3, r3, #3
 800f1bc:	3304      	adds	r3, #4
 800f1be:	3715      	adds	r7, #21
 800f1c0:	42bd      	cmp	r5, r7
 800f1c2:	bf38      	it	cc
 800f1c4:	2304      	movcc	r3, #4
 800f1c6:	9301      	str	r3, [sp, #4]
 800f1c8:	9b02      	ldr	r3, [sp, #8]
 800f1ca:	9103      	str	r1, [sp, #12]
 800f1cc:	428b      	cmp	r3, r1
 800f1ce:	d80c      	bhi.n	800f1ea <__multiply+0x9a>
 800f1d0:	2e00      	cmp	r6, #0
 800f1d2:	dd03      	ble.n	800f1dc <__multiply+0x8c>
 800f1d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d055      	beq.n	800f288 <__multiply+0x138>
 800f1dc:	6106      	str	r6, [r0, #16]
 800f1de:	b005      	add	sp, #20
 800f1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e4:	f843 2b04 	str.w	r2, [r3], #4
 800f1e8:	e7d9      	b.n	800f19e <__multiply+0x4e>
 800f1ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1ee:	f1ba 0f00 	cmp.w	sl, #0
 800f1f2:	d01f      	beq.n	800f234 <__multiply+0xe4>
 800f1f4:	46c4      	mov	ip, r8
 800f1f6:	46a1      	mov	r9, r4
 800f1f8:	2700      	movs	r7, #0
 800f1fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1fe:	f8d9 3000 	ldr.w	r3, [r9]
 800f202:	fa1f fb82 	uxth.w	fp, r2
 800f206:	b29b      	uxth	r3, r3
 800f208:	fb0a 330b 	mla	r3, sl, fp, r3
 800f20c:	443b      	add	r3, r7
 800f20e:	f8d9 7000 	ldr.w	r7, [r9]
 800f212:	0c12      	lsrs	r2, r2, #16
 800f214:	0c3f      	lsrs	r7, r7, #16
 800f216:	fb0a 7202 	mla	r2, sl, r2, r7
 800f21a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f21e:	b29b      	uxth	r3, r3
 800f220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f224:	4565      	cmp	r5, ip
 800f226:	f849 3b04 	str.w	r3, [r9], #4
 800f22a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f22e:	d8e4      	bhi.n	800f1fa <__multiply+0xaa>
 800f230:	9b01      	ldr	r3, [sp, #4]
 800f232:	50e7      	str	r7, [r4, r3]
 800f234:	9b03      	ldr	r3, [sp, #12]
 800f236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f23a:	3104      	adds	r1, #4
 800f23c:	f1b9 0f00 	cmp.w	r9, #0
 800f240:	d020      	beq.n	800f284 <__multiply+0x134>
 800f242:	6823      	ldr	r3, [r4, #0]
 800f244:	4647      	mov	r7, r8
 800f246:	46a4      	mov	ip, r4
 800f248:	f04f 0a00 	mov.w	sl, #0
 800f24c:	f8b7 b000 	ldrh.w	fp, [r7]
 800f250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f254:	fb09 220b 	mla	r2, r9, fp, r2
 800f258:	4452      	add	r2, sl
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f260:	f84c 3b04 	str.w	r3, [ip], #4
 800f264:	f857 3b04 	ldr.w	r3, [r7], #4
 800f268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f26c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f270:	fb09 330a 	mla	r3, r9, sl, r3
 800f274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f278:	42bd      	cmp	r5, r7
 800f27a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f27e:	d8e5      	bhi.n	800f24c <__multiply+0xfc>
 800f280:	9a01      	ldr	r2, [sp, #4]
 800f282:	50a3      	str	r3, [r4, r2]
 800f284:	3404      	adds	r4, #4
 800f286:	e79f      	b.n	800f1c8 <__multiply+0x78>
 800f288:	3e01      	subs	r6, #1
 800f28a:	e7a1      	b.n	800f1d0 <__multiply+0x80>
 800f28c:	0801045f 	.word	0x0801045f
 800f290:	08010470 	.word	0x08010470

0800f294 <__pow5mult>:
 800f294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f298:	4615      	mov	r5, r2
 800f29a:	f012 0203 	ands.w	r2, r2, #3
 800f29e:	4607      	mov	r7, r0
 800f2a0:	460e      	mov	r6, r1
 800f2a2:	d007      	beq.n	800f2b4 <__pow5mult+0x20>
 800f2a4:	4c25      	ldr	r4, [pc, #148]	@ (800f33c <__pow5mult+0xa8>)
 800f2a6:	3a01      	subs	r2, #1
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f2ae:	f7ff fea7 	bl	800f000 <__multadd>
 800f2b2:	4606      	mov	r6, r0
 800f2b4:	10ad      	asrs	r5, r5, #2
 800f2b6:	d03d      	beq.n	800f334 <__pow5mult+0xa0>
 800f2b8:	69fc      	ldr	r4, [r7, #28]
 800f2ba:	b97c      	cbnz	r4, 800f2dc <__pow5mult+0x48>
 800f2bc:	2010      	movs	r0, #16
 800f2be:	f7fe f849 	bl	800d354 <malloc>
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	61f8      	str	r0, [r7, #28]
 800f2c6:	b928      	cbnz	r0, 800f2d4 <__pow5mult+0x40>
 800f2c8:	4b1d      	ldr	r3, [pc, #116]	@ (800f340 <__pow5mult+0xac>)
 800f2ca:	481e      	ldr	r0, [pc, #120]	@ (800f344 <__pow5mult+0xb0>)
 800f2cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2d0:	f000 fc3e 	bl	800fb50 <__assert_func>
 800f2d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2d8:	6004      	str	r4, [r0, #0]
 800f2da:	60c4      	str	r4, [r0, #12]
 800f2dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2e4:	b94c      	cbnz	r4, 800f2fa <__pow5mult+0x66>
 800f2e6:	f240 2171 	movw	r1, #625	@ 0x271
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	f7ff ff1a 	bl	800f124 <__i2b>
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2f6:	4604      	mov	r4, r0
 800f2f8:	6003      	str	r3, [r0, #0]
 800f2fa:	f04f 0900 	mov.w	r9, #0
 800f2fe:	07eb      	lsls	r3, r5, #31
 800f300:	d50a      	bpl.n	800f318 <__pow5mult+0x84>
 800f302:	4631      	mov	r1, r6
 800f304:	4622      	mov	r2, r4
 800f306:	4638      	mov	r0, r7
 800f308:	f7ff ff22 	bl	800f150 <__multiply>
 800f30c:	4631      	mov	r1, r6
 800f30e:	4680      	mov	r8, r0
 800f310:	4638      	mov	r0, r7
 800f312:	f7ff fe53 	bl	800efbc <_Bfree>
 800f316:	4646      	mov	r6, r8
 800f318:	106d      	asrs	r5, r5, #1
 800f31a:	d00b      	beq.n	800f334 <__pow5mult+0xa0>
 800f31c:	6820      	ldr	r0, [r4, #0]
 800f31e:	b938      	cbnz	r0, 800f330 <__pow5mult+0x9c>
 800f320:	4622      	mov	r2, r4
 800f322:	4621      	mov	r1, r4
 800f324:	4638      	mov	r0, r7
 800f326:	f7ff ff13 	bl	800f150 <__multiply>
 800f32a:	6020      	str	r0, [r4, #0]
 800f32c:	f8c0 9000 	str.w	r9, [r0]
 800f330:	4604      	mov	r4, r0
 800f332:	e7e4      	b.n	800f2fe <__pow5mult+0x6a>
 800f334:	4630      	mov	r0, r6
 800f336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f33a:	bf00      	nop
 800f33c:	08010520 	.word	0x08010520
 800f340:	080103f0 	.word	0x080103f0
 800f344:	08010470 	.word	0x08010470

0800f348 <__lshift>:
 800f348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f34c:	460c      	mov	r4, r1
 800f34e:	6849      	ldr	r1, [r1, #4]
 800f350:	6923      	ldr	r3, [r4, #16]
 800f352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f356:	68a3      	ldr	r3, [r4, #8]
 800f358:	4607      	mov	r7, r0
 800f35a:	4691      	mov	r9, r2
 800f35c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f360:	f108 0601 	add.w	r6, r8, #1
 800f364:	42b3      	cmp	r3, r6
 800f366:	db0b      	blt.n	800f380 <__lshift+0x38>
 800f368:	4638      	mov	r0, r7
 800f36a:	f7ff fde7 	bl	800ef3c <_Balloc>
 800f36e:	4605      	mov	r5, r0
 800f370:	b948      	cbnz	r0, 800f386 <__lshift+0x3e>
 800f372:	4602      	mov	r2, r0
 800f374:	4b28      	ldr	r3, [pc, #160]	@ (800f418 <__lshift+0xd0>)
 800f376:	4829      	ldr	r0, [pc, #164]	@ (800f41c <__lshift+0xd4>)
 800f378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f37c:	f000 fbe8 	bl	800fb50 <__assert_func>
 800f380:	3101      	adds	r1, #1
 800f382:	005b      	lsls	r3, r3, #1
 800f384:	e7ee      	b.n	800f364 <__lshift+0x1c>
 800f386:	2300      	movs	r3, #0
 800f388:	f100 0114 	add.w	r1, r0, #20
 800f38c:	f100 0210 	add.w	r2, r0, #16
 800f390:	4618      	mov	r0, r3
 800f392:	4553      	cmp	r3, sl
 800f394:	db33      	blt.n	800f3fe <__lshift+0xb6>
 800f396:	6920      	ldr	r0, [r4, #16]
 800f398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f39c:	f104 0314 	add.w	r3, r4, #20
 800f3a0:	f019 091f 	ands.w	r9, r9, #31
 800f3a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f3a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f3ac:	d02b      	beq.n	800f406 <__lshift+0xbe>
 800f3ae:	f1c9 0e20 	rsb	lr, r9, #32
 800f3b2:	468a      	mov	sl, r1
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	6818      	ldr	r0, [r3, #0]
 800f3b8:	fa00 f009 	lsl.w	r0, r0, r9
 800f3bc:	4310      	orrs	r0, r2
 800f3be:	f84a 0b04 	str.w	r0, [sl], #4
 800f3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3c6:	459c      	cmp	ip, r3
 800f3c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3cc:	d8f3      	bhi.n	800f3b6 <__lshift+0x6e>
 800f3ce:	ebac 0304 	sub.w	r3, ip, r4
 800f3d2:	3b15      	subs	r3, #21
 800f3d4:	f023 0303 	bic.w	r3, r3, #3
 800f3d8:	3304      	adds	r3, #4
 800f3da:	f104 0015 	add.w	r0, r4, #21
 800f3de:	4560      	cmp	r0, ip
 800f3e0:	bf88      	it	hi
 800f3e2:	2304      	movhi	r3, #4
 800f3e4:	50ca      	str	r2, [r1, r3]
 800f3e6:	b10a      	cbz	r2, 800f3ec <__lshift+0xa4>
 800f3e8:	f108 0602 	add.w	r6, r8, #2
 800f3ec:	3e01      	subs	r6, #1
 800f3ee:	4638      	mov	r0, r7
 800f3f0:	612e      	str	r6, [r5, #16]
 800f3f2:	4621      	mov	r1, r4
 800f3f4:	f7ff fde2 	bl	800efbc <_Bfree>
 800f3f8:	4628      	mov	r0, r5
 800f3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800f402:	3301      	adds	r3, #1
 800f404:	e7c5      	b.n	800f392 <__lshift+0x4a>
 800f406:	3904      	subs	r1, #4
 800f408:	f853 2b04 	ldr.w	r2, [r3], #4
 800f40c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f410:	459c      	cmp	ip, r3
 800f412:	d8f9      	bhi.n	800f408 <__lshift+0xc0>
 800f414:	e7ea      	b.n	800f3ec <__lshift+0xa4>
 800f416:	bf00      	nop
 800f418:	0801045f 	.word	0x0801045f
 800f41c:	08010470 	.word	0x08010470

0800f420 <__mcmp>:
 800f420:	690a      	ldr	r2, [r1, #16]
 800f422:	4603      	mov	r3, r0
 800f424:	6900      	ldr	r0, [r0, #16]
 800f426:	1a80      	subs	r0, r0, r2
 800f428:	b530      	push	{r4, r5, lr}
 800f42a:	d10e      	bne.n	800f44a <__mcmp+0x2a>
 800f42c:	3314      	adds	r3, #20
 800f42e:	3114      	adds	r1, #20
 800f430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f43c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f440:	4295      	cmp	r5, r2
 800f442:	d003      	beq.n	800f44c <__mcmp+0x2c>
 800f444:	d205      	bcs.n	800f452 <__mcmp+0x32>
 800f446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f44a:	bd30      	pop	{r4, r5, pc}
 800f44c:	42a3      	cmp	r3, r4
 800f44e:	d3f3      	bcc.n	800f438 <__mcmp+0x18>
 800f450:	e7fb      	b.n	800f44a <__mcmp+0x2a>
 800f452:	2001      	movs	r0, #1
 800f454:	e7f9      	b.n	800f44a <__mcmp+0x2a>
	...

0800f458 <__mdiff>:
 800f458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f45c:	4689      	mov	r9, r1
 800f45e:	4606      	mov	r6, r0
 800f460:	4611      	mov	r1, r2
 800f462:	4648      	mov	r0, r9
 800f464:	4614      	mov	r4, r2
 800f466:	f7ff ffdb 	bl	800f420 <__mcmp>
 800f46a:	1e05      	subs	r5, r0, #0
 800f46c:	d112      	bne.n	800f494 <__mdiff+0x3c>
 800f46e:	4629      	mov	r1, r5
 800f470:	4630      	mov	r0, r6
 800f472:	f7ff fd63 	bl	800ef3c <_Balloc>
 800f476:	4602      	mov	r2, r0
 800f478:	b928      	cbnz	r0, 800f486 <__mdiff+0x2e>
 800f47a:	4b3f      	ldr	r3, [pc, #252]	@ (800f578 <__mdiff+0x120>)
 800f47c:	f240 2137 	movw	r1, #567	@ 0x237
 800f480:	483e      	ldr	r0, [pc, #248]	@ (800f57c <__mdiff+0x124>)
 800f482:	f000 fb65 	bl	800fb50 <__assert_func>
 800f486:	2301      	movs	r3, #1
 800f488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f48c:	4610      	mov	r0, r2
 800f48e:	b003      	add	sp, #12
 800f490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f494:	bfbc      	itt	lt
 800f496:	464b      	movlt	r3, r9
 800f498:	46a1      	movlt	r9, r4
 800f49a:	4630      	mov	r0, r6
 800f49c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f4a0:	bfba      	itte	lt
 800f4a2:	461c      	movlt	r4, r3
 800f4a4:	2501      	movlt	r5, #1
 800f4a6:	2500      	movge	r5, #0
 800f4a8:	f7ff fd48 	bl	800ef3c <_Balloc>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	b918      	cbnz	r0, 800f4b8 <__mdiff+0x60>
 800f4b0:	4b31      	ldr	r3, [pc, #196]	@ (800f578 <__mdiff+0x120>)
 800f4b2:	f240 2145 	movw	r1, #581	@ 0x245
 800f4b6:	e7e3      	b.n	800f480 <__mdiff+0x28>
 800f4b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4bc:	6926      	ldr	r6, [r4, #16]
 800f4be:	60c5      	str	r5, [r0, #12]
 800f4c0:	f109 0310 	add.w	r3, r9, #16
 800f4c4:	f109 0514 	add.w	r5, r9, #20
 800f4c8:	f104 0e14 	add.w	lr, r4, #20
 800f4cc:	f100 0b14 	add.w	fp, r0, #20
 800f4d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4d8:	9301      	str	r3, [sp, #4]
 800f4da:	46d9      	mov	r9, fp
 800f4dc:	f04f 0c00 	mov.w	ip, #0
 800f4e0:	9b01      	ldr	r3, [sp, #4]
 800f4e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4ea:	9301      	str	r3, [sp, #4]
 800f4ec:	fa1f f38a 	uxth.w	r3, sl
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	b283      	uxth	r3, r0
 800f4f4:	1acb      	subs	r3, r1, r3
 800f4f6:	0c00      	lsrs	r0, r0, #16
 800f4f8:	4463      	add	r3, ip
 800f4fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f502:	b29b      	uxth	r3, r3
 800f504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f508:	4576      	cmp	r6, lr
 800f50a:	f849 3b04 	str.w	r3, [r9], #4
 800f50e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f512:	d8e5      	bhi.n	800f4e0 <__mdiff+0x88>
 800f514:	1b33      	subs	r3, r6, r4
 800f516:	3b15      	subs	r3, #21
 800f518:	f023 0303 	bic.w	r3, r3, #3
 800f51c:	3415      	adds	r4, #21
 800f51e:	3304      	adds	r3, #4
 800f520:	42a6      	cmp	r6, r4
 800f522:	bf38      	it	cc
 800f524:	2304      	movcc	r3, #4
 800f526:	441d      	add	r5, r3
 800f528:	445b      	add	r3, fp
 800f52a:	461e      	mov	r6, r3
 800f52c:	462c      	mov	r4, r5
 800f52e:	4544      	cmp	r4, r8
 800f530:	d30e      	bcc.n	800f550 <__mdiff+0xf8>
 800f532:	f108 0103 	add.w	r1, r8, #3
 800f536:	1b49      	subs	r1, r1, r5
 800f538:	f021 0103 	bic.w	r1, r1, #3
 800f53c:	3d03      	subs	r5, #3
 800f53e:	45a8      	cmp	r8, r5
 800f540:	bf38      	it	cc
 800f542:	2100      	movcc	r1, #0
 800f544:	440b      	add	r3, r1
 800f546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f54a:	b191      	cbz	r1, 800f572 <__mdiff+0x11a>
 800f54c:	6117      	str	r7, [r2, #16]
 800f54e:	e79d      	b.n	800f48c <__mdiff+0x34>
 800f550:	f854 1b04 	ldr.w	r1, [r4], #4
 800f554:	46e6      	mov	lr, ip
 800f556:	0c08      	lsrs	r0, r1, #16
 800f558:	fa1c fc81 	uxtah	ip, ip, r1
 800f55c:	4471      	add	r1, lr
 800f55e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f562:	b289      	uxth	r1, r1
 800f564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f568:	f846 1b04 	str.w	r1, [r6], #4
 800f56c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f570:	e7dd      	b.n	800f52e <__mdiff+0xd6>
 800f572:	3f01      	subs	r7, #1
 800f574:	e7e7      	b.n	800f546 <__mdiff+0xee>
 800f576:	bf00      	nop
 800f578:	0801045f 	.word	0x0801045f
 800f57c:	08010470 	.word	0x08010470

0800f580 <__d2b>:
 800f580:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f584:	460f      	mov	r7, r1
 800f586:	2101      	movs	r1, #1
 800f588:	ec59 8b10 	vmov	r8, r9, d0
 800f58c:	4616      	mov	r6, r2
 800f58e:	f7ff fcd5 	bl	800ef3c <_Balloc>
 800f592:	4604      	mov	r4, r0
 800f594:	b930      	cbnz	r0, 800f5a4 <__d2b+0x24>
 800f596:	4602      	mov	r2, r0
 800f598:	4b23      	ldr	r3, [pc, #140]	@ (800f628 <__d2b+0xa8>)
 800f59a:	4824      	ldr	r0, [pc, #144]	@ (800f62c <__d2b+0xac>)
 800f59c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f5a0:	f000 fad6 	bl	800fb50 <__assert_func>
 800f5a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f5a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f5ac:	b10d      	cbz	r5, 800f5b2 <__d2b+0x32>
 800f5ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f5b2:	9301      	str	r3, [sp, #4]
 800f5b4:	f1b8 0300 	subs.w	r3, r8, #0
 800f5b8:	d023      	beq.n	800f602 <__d2b+0x82>
 800f5ba:	4668      	mov	r0, sp
 800f5bc:	9300      	str	r3, [sp, #0]
 800f5be:	f7ff fd84 	bl	800f0ca <__lo0bits>
 800f5c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f5c6:	b1d0      	cbz	r0, 800f5fe <__d2b+0x7e>
 800f5c8:	f1c0 0320 	rsb	r3, r0, #32
 800f5cc:	fa02 f303 	lsl.w	r3, r2, r3
 800f5d0:	430b      	orrs	r3, r1
 800f5d2:	40c2      	lsrs	r2, r0
 800f5d4:	6163      	str	r3, [r4, #20]
 800f5d6:	9201      	str	r2, [sp, #4]
 800f5d8:	9b01      	ldr	r3, [sp, #4]
 800f5da:	61a3      	str	r3, [r4, #24]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	bf0c      	ite	eq
 800f5e0:	2201      	moveq	r2, #1
 800f5e2:	2202      	movne	r2, #2
 800f5e4:	6122      	str	r2, [r4, #16]
 800f5e6:	b1a5      	cbz	r5, 800f612 <__d2b+0x92>
 800f5e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f5ec:	4405      	add	r5, r0
 800f5ee:	603d      	str	r5, [r7, #0]
 800f5f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f5f4:	6030      	str	r0, [r6, #0]
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	b003      	add	sp, #12
 800f5fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5fe:	6161      	str	r1, [r4, #20]
 800f600:	e7ea      	b.n	800f5d8 <__d2b+0x58>
 800f602:	a801      	add	r0, sp, #4
 800f604:	f7ff fd61 	bl	800f0ca <__lo0bits>
 800f608:	9b01      	ldr	r3, [sp, #4]
 800f60a:	6163      	str	r3, [r4, #20]
 800f60c:	3020      	adds	r0, #32
 800f60e:	2201      	movs	r2, #1
 800f610:	e7e8      	b.n	800f5e4 <__d2b+0x64>
 800f612:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f616:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f61a:	6038      	str	r0, [r7, #0]
 800f61c:	6918      	ldr	r0, [r3, #16]
 800f61e:	f7ff fd35 	bl	800f08c <__hi0bits>
 800f622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f626:	e7e5      	b.n	800f5f4 <__d2b+0x74>
 800f628:	0801045f 	.word	0x0801045f
 800f62c:	08010470 	.word	0x08010470

0800f630 <__sfputc_r>:
 800f630:	6893      	ldr	r3, [r2, #8]
 800f632:	3b01      	subs	r3, #1
 800f634:	2b00      	cmp	r3, #0
 800f636:	b410      	push	{r4}
 800f638:	6093      	str	r3, [r2, #8]
 800f63a:	da08      	bge.n	800f64e <__sfputc_r+0x1e>
 800f63c:	6994      	ldr	r4, [r2, #24]
 800f63e:	42a3      	cmp	r3, r4
 800f640:	db01      	blt.n	800f646 <__sfputc_r+0x16>
 800f642:	290a      	cmp	r1, #10
 800f644:	d103      	bne.n	800f64e <__sfputc_r+0x1e>
 800f646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f64a:	f000 b9df 	b.w	800fa0c <__swbuf_r>
 800f64e:	6813      	ldr	r3, [r2, #0]
 800f650:	1c58      	adds	r0, r3, #1
 800f652:	6010      	str	r0, [r2, #0]
 800f654:	7019      	strb	r1, [r3, #0]
 800f656:	4608      	mov	r0, r1
 800f658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f65c:	4770      	bx	lr

0800f65e <__sfputs_r>:
 800f65e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f660:	4606      	mov	r6, r0
 800f662:	460f      	mov	r7, r1
 800f664:	4614      	mov	r4, r2
 800f666:	18d5      	adds	r5, r2, r3
 800f668:	42ac      	cmp	r4, r5
 800f66a:	d101      	bne.n	800f670 <__sfputs_r+0x12>
 800f66c:	2000      	movs	r0, #0
 800f66e:	e007      	b.n	800f680 <__sfputs_r+0x22>
 800f670:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f674:	463a      	mov	r2, r7
 800f676:	4630      	mov	r0, r6
 800f678:	f7ff ffda 	bl	800f630 <__sfputc_r>
 800f67c:	1c43      	adds	r3, r0, #1
 800f67e:	d1f3      	bne.n	800f668 <__sfputs_r+0xa>
 800f680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f684 <_vfiprintf_r>:
 800f684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f688:	460d      	mov	r5, r1
 800f68a:	b09d      	sub	sp, #116	@ 0x74
 800f68c:	4614      	mov	r4, r2
 800f68e:	4698      	mov	r8, r3
 800f690:	4606      	mov	r6, r0
 800f692:	b118      	cbz	r0, 800f69c <_vfiprintf_r+0x18>
 800f694:	6a03      	ldr	r3, [r0, #32]
 800f696:	b90b      	cbnz	r3, 800f69c <_vfiprintf_r+0x18>
 800f698:	f7fe fbfc 	bl	800de94 <__sinit>
 800f69c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f69e:	07d9      	lsls	r1, r3, #31
 800f6a0:	d405      	bmi.n	800f6ae <_vfiprintf_r+0x2a>
 800f6a2:	89ab      	ldrh	r3, [r5, #12]
 800f6a4:	059a      	lsls	r2, r3, #22
 800f6a6:	d402      	bmi.n	800f6ae <_vfiprintf_r+0x2a>
 800f6a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6aa:	f7fe fd92 	bl	800e1d2 <__retarget_lock_acquire_recursive>
 800f6ae:	89ab      	ldrh	r3, [r5, #12]
 800f6b0:	071b      	lsls	r3, r3, #28
 800f6b2:	d501      	bpl.n	800f6b8 <_vfiprintf_r+0x34>
 800f6b4:	692b      	ldr	r3, [r5, #16]
 800f6b6:	b99b      	cbnz	r3, 800f6e0 <_vfiprintf_r+0x5c>
 800f6b8:	4629      	mov	r1, r5
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f000 f9e4 	bl	800fa88 <__swsetup_r>
 800f6c0:	b170      	cbz	r0, 800f6e0 <_vfiprintf_r+0x5c>
 800f6c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f6c4:	07dc      	lsls	r4, r3, #31
 800f6c6:	d504      	bpl.n	800f6d2 <_vfiprintf_r+0x4e>
 800f6c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6cc:	b01d      	add	sp, #116	@ 0x74
 800f6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d2:	89ab      	ldrh	r3, [r5, #12]
 800f6d4:	0598      	lsls	r0, r3, #22
 800f6d6:	d4f7      	bmi.n	800f6c8 <_vfiprintf_r+0x44>
 800f6d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f6da:	f7fe fd7b 	bl	800e1d4 <__retarget_lock_release_recursive>
 800f6de:	e7f3      	b.n	800f6c8 <_vfiprintf_r+0x44>
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6e4:	2320      	movs	r3, #32
 800f6e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f6ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6ee:	2330      	movs	r3, #48	@ 0x30
 800f6f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f8a0 <_vfiprintf_r+0x21c>
 800f6f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f6f8:	f04f 0901 	mov.w	r9, #1
 800f6fc:	4623      	mov	r3, r4
 800f6fe:	469a      	mov	sl, r3
 800f700:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f704:	b10a      	cbz	r2, 800f70a <_vfiprintf_r+0x86>
 800f706:	2a25      	cmp	r2, #37	@ 0x25
 800f708:	d1f9      	bne.n	800f6fe <_vfiprintf_r+0x7a>
 800f70a:	ebba 0b04 	subs.w	fp, sl, r4
 800f70e:	d00b      	beq.n	800f728 <_vfiprintf_r+0xa4>
 800f710:	465b      	mov	r3, fp
 800f712:	4622      	mov	r2, r4
 800f714:	4629      	mov	r1, r5
 800f716:	4630      	mov	r0, r6
 800f718:	f7ff ffa1 	bl	800f65e <__sfputs_r>
 800f71c:	3001      	adds	r0, #1
 800f71e:	f000 80a7 	beq.w	800f870 <_vfiprintf_r+0x1ec>
 800f722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f724:	445a      	add	r2, fp
 800f726:	9209      	str	r2, [sp, #36]	@ 0x24
 800f728:	f89a 3000 	ldrb.w	r3, [sl]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	f000 809f 	beq.w	800f870 <_vfiprintf_r+0x1ec>
 800f732:	2300      	movs	r3, #0
 800f734:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f738:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f73c:	f10a 0a01 	add.w	sl, sl, #1
 800f740:	9304      	str	r3, [sp, #16]
 800f742:	9307      	str	r3, [sp, #28]
 800f744:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f748:	931a      	str	r3, [sp, #104]	@ 0x68
 800f74a:	4654      	mov	r4, sl
 800f74c:	2205      	movs	r2, #5
 800f74e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f752:	4853      	ldr	r0, [pc, #332]	@ (800f8a0 <_vfiprintf_r+0x21c>)
 800f754:	f7f0 fd64 	bl	8000220 <memchr>
 800f758:	9a04      	ldr	r2, [sp, #16]
 800f75a:	b9d8      	cbnz	r0, 800f794 <_vfiprintf_r+0x110>
 800f75c:	06d1      	lsls	r1, r2, #27
 800f75e:	bf44      	itt	mi
 800f760:	2320      	movmi	r3, #32
 800f762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f766:	0713      	lsls	r3, r2, #28
 800f768:	bf44      	itt	mi
 800f76a:	232b      	movmi	r3, #43	@ 0x2b
 800f76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f770:	f89a 3000 	ldrb.w	r3, [sl]
 800f774:	2b2a      	cmp	r3, #42	@ 0x2a
 800f776:	d015      	beq.n	800f7a4 <_vfiprintf_r+0x120>
 800f778:	9a07      	ldr	r2, [sp, #28]
 800f77a:	4654      	mov	r4, sl
 800f77c:	2000      	movs	r0, #0
 800f77e:	f04f 0c0a 	mov.w	ip, #10
 800f782:	4621      	mov	r1, r4
 800f784:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f788:	3b30      	subs	r3, #48	@ 0x30
 800f78a:	2b09      	cmp	r3, #9
 800f78c:	d94b      	bls.n	800f826 <_vfiprintf_r+0x1a2>
 800f78e:	b1b0      	cbz	r0, 800f7be <_vfiprintf_r+0x13a>
 800f790:	9207      	str	r2, [sp, #28]
 800f792:	e014      	b.n	800f7be <_vfiprintf_r+0x13a>
 800f794:	eba0 0308 	sub.w	r3, r0, r8
 800f798:	fa09 f303 	lsl.w	r3, r9, r3
 800f79c:	4313      	orrs	r3, r2
 800f79e:	9304      	str	r3, [sp, #16]
 800f7a0:	46a2      	mov	sl, r4
 800f7a2:	e7d2      	b.n	800f74a <_vfiprintf_r+0xc6>
 800f7a4:	9b03      	ldr	r3, [sp, #12]
 800f7a6:	1d19      	adds	r1, r3, #4
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	9103      	str	r1, [sp, #12]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	bfbb      	ittet	lt
 800f7b0:	425b      	neglt	r3, r3
 800f7b2:	f042 0202 	orrlt.w	r2, r2, #2
 800f7b6:	9307      	strge	r3, [sp, #28]
 800f7b8:	9307      	strlt	r3, [sp, #28]
 800f7ba:	bfb8      	it	lt
 800f7bc:	9204      	strlt	r2, [sp, #16]
 800f7be:	7823      	ldrb	r3, [r4, #0]
 800f7c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f7c2:	d10a      	bne.n	800f7da <_vfiprintf_r+0x156>
 800f7c4:	7863      	ldrb	r3, [r4, #1]
 800f7c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f7c8:	d132      	bne.n	800f830 <_vfiprintf_r+0x1ac>
 800f7ca:	9b03      	ldr	r3, [sp, #12]
 800f7cc:	1d1a      	adds	r2, r3, #4
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	9203      	str	r2, [sp, #12]
 800f7d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f7d6:	3402      	adds	r4, #2
 800f7d8:	9305      	str	r3, [sp, #20]
 800f7da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f8b0 <_vfiprintf_r+0x22c>
 800f7de:	7821      	ldrb	r1, [r4, #0]
 800f7e0:	2203      	movs	r2, #3
 800f7e2:	4650      	mov	r0, sl
 800f7e4:	f7f0 fd1c 	bl	8000220 <memchr>
 800f7e8:	b138      	cbz	r0, 800f7fa <_vfiprintf_r+0x176>
 800f7ea:	9b04      	ldr	r3, [sp, #16]
 800f7ec:	eba0 000a 	sub.w	r0, r0, sl
 800f7f0:	2240      	movs	r2, #64	@ 0x40
 800f7f2:	4082      	lsls	r2, r0
 800f7f4:	4313      	orrs	r3, r2
 800f7f6:	3401      	adds	r4, #1
 800f7f8:	9304      	str	r3, [sp, #16]
 800f7fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7fe:	4829      	ldr	r0, [pc, #164]	@ (800f8a4 <_vfiprintf_r+0x220>)
 800f800:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f804:	2206      	movs	r2, #6
 800f806:	f7f0 fd0b 	bl	8000220 <memchr>
 800f80a:	2800      	cmp	r0, #0
 800f80c:	d03f      	beq.n	800f88e <_vfiprintf_r+0x20a>
 800f80e:	4b26      	ldr	r3, [pc, #152]	@ (800f8a8 <_vfiprintf_r+0x224>)
 800f810:	bb1b      	cbnz	r3, 800f85a <_vfiprintf_r+0x1d6>
 800f812:	9b03      	ldr	r3, [sp, #12]
 800f814:	3307      	adds	r3, #7
 800f816:	f023 0307 	bic.w	r3, r3, #7
 800f81a:	3308      	adds	r3, #8
 800f81c:	9303      	str	r3, [sp, #12]
 800f81e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f820:	443b      	add	r3, r7
 800f822:	9309      	str	r3, [sp, #36]	@ 0x24
 800f824:	e76a      	b.n	800f6fc <_vfiprintf_r+0x78>
 800f826:	fb0c 3202 	mla	r2, ip, r2, r3
 800f82a:	460c      	mov	r4, r1
 800f82c:	2001      	movs	r0, #1
 800f82e:	e7a8      	b.n	800f782 <_vfiprintf_r+0xfe>
 800f830:	2300      	movs	r3, #0
 800f832:	3401      	adds	r4, #1
 800f834:	9305      	str	r3, [sp, #20]
 800f836:	4619      	mov	r1, r3
 800f838:	f04f 0c0a 	mov.w	ip, #10
 800f83c:	4620      	mov	r0, r4
 800f83e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f842:	3a30      	subs	r2, #48	@ 0x30
 800f844:	2a09      	cmp	r2, #9
 800f846:	d903      	bls.n	800f850 <_vfiprintf_r+0x1cc>
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d0c6      	beq.n	800f7da <_vfiprintf_r+0x156>
 800f84c:	9105      	str	r1, [sp, #20]
 800f84e:	e7c4      	b.n	800f7da <_vfiprintf_r+0x156>
 800f850:	fb0c 2101 	mla	r1, ip, r1, r2
 800f854:	4604      	mov	r4, r0
 800f856:	2301      	movs	r3, #1
 800f858:	e7f0      	b.n	800f83c <_vfiprintf_r+0x1b8>
 800f85a:	ab03      	add	r3, sp, #12
 800f85c:	9300      	str	r3, [sp, #0]
 800f85e:	462a      	mov	r2, r5
 800f860:	4b12      	ldr	r3, [pc, #72]	@ (800f8ac <_vfiprintf_r+0x228>)
 800f862:	a904      	add	r1, sp, #16
 800f864:	4630      	mov	r0, r6
 800f866:	f7fd fed3 	bl	800d610 <_printf_float>
 800f86a:	4607      	mov	r7, r0
 800f86c:	1c78      	adds	r0, r7, #1
 800f86e:	d1d6      	bne.n	800f81e <_vfiprintf_r+0x19a>
 800f870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f872:	07d9      	lsls	r1, r3, #31
 800f874:	d405      	bmi.n	800f882 <_vfiprintf_r+0x1fe>
 800f876:	89ab      	ldrh	r3, [r5, #12]
 800f878:	059a      	lsls	r2, r3, #22
 800f87a:	d402      	bmi.n	800f882 <_vfiprintf_r+0x1fe>
 800f87c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f87e:	f7fe fca9 	bl	800e1d4 <__retarget_lock_release_recursive>
 800f882:	89ab      	ldrh	r3, [r5, #12]
 800f884:	065b      	lsls	r3, r3, #25
 800f886:	f53f af1f 	bmi.w	800f6c8 <_vfiprintf_r+0x44>
 800f88a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f88c:	e71e      	b.n	800f6cc <_vfiprintf_r+0x48>
 800f88e:	ab03      	add	r3, sp, #12
 800f890:	9300      	str	r3, [sp, #0]
 800f892:	462a      	mov	r2, r5
 800f894:	4b05      	ldr	r3, [pc, #20]	@ (800f8ac <_vfiprintf_r+0x228>)
 800f896:	a904      	add	r1, sp, #16
 800f898:	4630      	mov	r0, r6
 800f89a:	f7fe f951 	bl	800db40 <_printf_i>
 800f89e:	e7e4      	b.n	800f86a <_vfiprintf_r+0x1e6>
 800f8a0:	080104c9 	.word	0x080104c9
 800f8a4:	080104d3 	.word	0x080104d3
 800f8a8:	0800d611 	.word	0x0800d611
 800f8ac:	0800f65f 	.word	0x0800f65f
 800f8b0:	080104cf 	.word	0x080104cf

0800f8b4 <__sflush_r>:
 800f8b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f8b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8bc:	0716      	lsls	r6, r2, #28
 800f8be:	4605      	mov	r5, r0
 800f8c0:	460c      	mov	r4, r1
 800f8c2:	d454      	bmi.n	800f96e <__sflush_r+0xba>
 800f8c4:	684b      	ldr	r3, [r1, #4]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	dc02      	bgt.n	800f8d0 <__sflush_r+0x1c>
 800f8ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	dd48      	ble.n	800f962 <__sflush_r+0xae>
 800f8d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f8d2:	2e00      	cmp	r6, #0
 800f8d4:	d045      	beq.n	800f962 <__sflush_r+0xae>
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f8dc:	682f      	ldr	r7, [r5, #0]
 800f8de:	6a21      	ldr	r1, [r4, #32]
 800f8e0:	602b      	str	r3, [r5, #0]
 800f8e2:	d030      	beq.n	800f946 <__sflush_r+0x92>
 800f8e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f8e6:	89a3      	ldrh	r3, [r4, #12]
 800f8e8:	0759      	lsls	r1, r3, #29
 800f8ea:	d505      	bpl.n	800f8f8 <__sflush_r+0x44>
 800f8ec:	6863      	ldr	r3, [r4, #4]
 800f8ee:	1ad2      	subs	r2, r2, r3
 800f8f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f8f2:	b10b      	cbz	r3, 800f8f8 <__sflush_r+0x44>
 800f8f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f8f6:	1ad2      	subs	r2, r2, r3
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f8fc:	6a21      	ldr	r1, [r4, #32]
 800f8fe:	4628      	mov	r0, r5
 800f900:	47b0      	blx	r6
 800f902:	1c43      	adds	r3, r0, #1
 800f904:	89a3      	ldrh	r3, [r4, #12]
 800f906:	d106      	bne.n	800f916 <__sflush_r+0x62>
 800f908:	6829      	ldr	r1, [r5, #0]
 800f90a:	291d      	cmp	r1, #29
 800f90c:	d82b      	bhi.n	800f966 <__sflush_r+0xb2>
 800f90e:	4a2a      	ldr	r2, [pc, #168]	@ (800f9b8 <__sflush_r+0x104>)
 800f910:	40ca      	lsrs	r2, r1
 800f912:	07d6      	lsls	r6, r2, #31
 800f914:	d527      	bpl.n	800f966 <__sflush_r+0xb2>
 800f916:	2200      	movs	r2, #0
 800f918:	6062      	str	r2, [r4, #4]
 800f91a:	04d9      	lsls	r1, r3, #19
 800f91c:	6922      	ldr	r2, [r4, #16]
 800f91e:	6022      	str	r2, [r4, #0]
 800f920:	d504      	bpl.n	800f92c <__sflush_r+0x78>
 800f922:	1c42      	adds	r2, r0, #1
 800f924:	d101      	bne.n	800f92a <__sflush_r+0x76>
 800f926:	682b      	ldr	r3, [r5, #0]
 800f928:	b903      	cbnz	r3, 800f92c <__sflush_r+0x78>
 800f92a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f92c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f92e:	602f      	str	r7, [r5, #0]
 800f930:	b1b9      	cbz	r1, 800f962 <__sflush_r+0xae>
 800f932:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f936:	4299      	cmp	r1, r3
 800f938:	d002      	beq.n	800f940 <__sflush_r+0x8c>
 800f93a:	4628      	mov	r0, r5
 800f93c:	f7ff fab4 	bl	800eea8 <_free_r>
 800f940:	2300      	movs	r3, #0
 800f942:	6363      	str	r3, [r4, #52]	@ 0x34
 800f944:	e00d      	b.n	800f962 <__sflush_r+0xae>
 800f946:	2301      	movs	r3, #1
 800f948:	4628      	mov	r0, r5
 800f94a:	47b0      	blx	r6
 800f94c:	4602      	mov	r2, r0
 800f94e:	1c50      	adds	r0, r2, #1
 800f950:	d1c9      	bne.n	800f8e6 <__sflush_r+0x32>
 800f952:	682b      	ldr	r3, [r5, #0]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d0c6      	beq.n	800f8e6 <__sflush_r+0x32>
 800f958:	2b1d      	cmp	r3, #29
 800f95a:	d001      	beq.n	800f960 <__sflush_r+0xac>
 800f95c:	2b16      	cmp	r3, #22
 800f95e:	d11e      	bne.n	800f99e <__sflush_r+0xea>
 800f960:	602f      	str	r7, [r5, #0]
 800f962:	2000      	movs	r0, #0
 800f964:	e022      	b.n	800f9ac <__sflush_r+0xf8>
 800f966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f96a:	b21b      	sxth	r3, r3
 800f96c:	e01b      	b.n	800f9a6 <__sflush_r+0xf2>
 800f96e:	690f      	ldr	r7, [r1, #16]
 800f970:	2f00      	cmp	r7, #0
 800f972:	d0f6      	beq.n	800f962 <__sflush_r+0xae>
 800f974:	0793      	lsls	r3, r2, #30
 800f976:	680e      	ldr	r6, [r1, #0]
 800f978:	bf08      	it	eq
 800f97a:	694b      	ldreq	r3, [r1, #20]
 800f97c:	600f      	str	r7, [r1, #0]
 800f97e:	bf18      	it	ne
 800f980:	2300      	movne	r3, #0
 800f982:	eba6 0807 	sub.w	r8, r6, r7
 800f986:	608b      	str	r3, [r1, #8]
 800f988:	f1b8 0f00 	cmp.w	r8, #0
 800f98c:	dde9      	ble.n	800f962 <__sflush_r+0xae>
 800f98e:	6a21      	ldr	r1, [r4, #32]
 800f990:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f992:	4643      	mov	r3, r8
 800f994:	463a      	mov	r2, r7
 800f996:	4628      	mov	r0, r5
 800f998:	47b0      	blx	r6
 800f99a:	2800      	cmp	r0, #0
 800f99c:	dc08      	bgt.n	800f9b0 <__sflush_r+0xfc>
 800f99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9a6:	81a3      	strh	r3, [r4, #12]
 800f9a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b0:	4407      	add	r7, r0
 800f9b2:	eba8 0800 	sub.w	r8, r8, r0
 800f9b6:	e7e7      	b.n	800f988 <__sflush_r+0xd4>
 800f9b8:	20400001 	.word	0x20400001

0800f9bc <_fflush_r>:
 800f9bc:	b538      	push	{r3, r4, r5, lr}
 800f9be:	690b      	ldr	r3, [r1, #16]
 800f9c0:	4605      	mov	r5, r0
 800f9c2:	460c      	mov	r4, r1
 800f9c4:	b913      	cbnz	r3, 800f9cc <_fflush_r+0x10>
 800f9c6:	2500      	movs	r5, #0
 800f9c8:	4628      	mov	r0, r5
 800f9ca:	bd38      	pop	{r3, r4, r5, pc}
 800f9cc:	b118      	cbz	r0, 800f9d6 <_fflush_r+0x1a>
 800f9ce:	6a03      	ldr	r3, [r0, #32]
 800f9d0:	b90b      	cbnz	r3, 800f9d6 <_fflush_r+0x1a>
 800f9d2:	f7fe fa5f 	bl	800de94 <__sinit>
 800f9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d0f3      	beq.n	800f9c6 <_fflush_r+0xa>
 800f9de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f9e0:	07d0      	lsls	r0, r2, #31
 800f9e2:	d404      	bmi.n	800f9ee <_fflush_r+0x32>
 800f9e4:	0599      	lsls	r1, r3, #22
 800f9e6:	d402      	bmi.n	800f9ee <_fflush_r+0x32>
 800f9e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9ea:	f7fe fbf2 	bl	800e1d2 <__retarget_lock_acquire_recursive>
 800f9ee:	4628      	mov	r0, r5
 800f9f0:	4621      	mov	r1, r4
 800f9f2:	f7ff ff5f 	bl	800f8b4 <__sflush_r>
 800f9f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f9f8:	07da      	lsls	r2, r3, #31
 800f9fa:	4605      	mov	r5, r0
 800f9fc:	d4e4      	bmi.n	800f9c8 <_fflush_r+0xc>
 800f9fe:	89a3      	ldrh	r3, [r4, #12]
 800fa00:	059b      	lsls	r3, r3, #22
 800fa02:	d4e1      	bmi.n	800f9c8 <_fflush_r+0xc>
 800fa04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa06:	f7fe fbe5 	bl	800e1d4 <__retarget_lock_release_recursive>
 800fa0a:	e7dd      	b.n	800f9c8 <_fflush_r+0xc>

0800fa0c <__swbuf_r>:
 800fa0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0e:	460e      	mov	r6, r1
 800fa10:	4614      	mov	r4, r2
 800fa12:	4605      	mov	r5, r0
 800fa14:	b118      	cbz	r0, 800fa1e <__swbuf_r+0x12>
 800fa16:	6a03      	ldr	r3, [r0, #32]
 800fa18:	b90b      	cbnz	r3, 800fa1e <__swbuf_r+0x12>
 800fa1a:	f7fe fa3b 	bl	800de94 <__sinit>
 800fa1e:	69a3      	ldr	r3, [r4, #24]
 800fa20:	60a3      	str	r3, [r4, #8]
 800fa22:	89a3      	ldrh	r3, [r4, #12]
 800fa24:	071a      	lsls	r2, r3, #28
 800fa26:	d501      	bpl.n	800fa2c <__swbuf_r+0x20>
 800fa28:	6923      	ldr	r3, [r4, #16]
 800fa2a:	b943      	cbnz	r3, 800fa3e <__swbuf_r+0x32>
 800fa2c:	4621      	mov	r1, r4
 800fa2e:	4628      	mov	r0, r5
 800fa30:	f000 f82a 	bl	800fa88 <__swsetup_r>
 800fa34:	b118      	cbz	r0, 800fa3e <__swbuf_r+0x32>
 800fa36:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800fa3a:	4638      	mov	r0, r7
 800fa3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa3e:	6823      	ldr	r3, [r4, #0]
 800fa40:	6922      	ldr	r2, [r4, #16]
 800fa42:	1a98      	subs	r0, r3, r2
 800fa44:	6963      	ldr	r3, [r4, #20]
 800fa46:	b2f6      	uxtb	r6, r6
 800fa48:	4283      	cmp	r3, r0
 800fa4a:	4637      	mov	r7, r6
 800fa4c:	dc05      	bgt.n	800fa5a <__swbuf_r+0x4e>
 800fa4e:	4621      	mov	r1, r4
 800fa50:	4628      	mov	r0, r5
 800fa52:	f7ff ffb3 	bl	800f9bc <_fflush_r>
 800fa56:	2800      	cmp	r0, #0
 800fa58:	d1ed      	bne.n	800fa36 <__swbuf_r+0x2a>
 800fa5a:	68a3      	ldr	r3, [r4, #8]
 800fa5c:	3b01      	subs	r3, #1
 800fa5e:	60a3      	str	r3, [r4, #8]
 800fa60:	6823      	ldr	r3, [r4, #0]
 800fa62:	1c5a      	adds	r2, r3, #1
 800fa64:	6022      	str	r2, [r4, #0]
 800fa66:	701e      	strb	r6, [r3, #0]
 800fa68:	6962      	ldr	r2, [r4, #20]
 800fa6a:	1c43      	adds	r3, r0, #1
 800fa6c:	429a      	cmp	r2, r3
 800fa6e:	d004      	beq.n	800fa7a <__swbuf_r+0x6e>
 800fa70:	89a3      	ldrh	r3, [r4, #12]
 800fa72:	07db      	lsls	r3, r3, #31
 800fa74:	d5e1      	bpl.n	800fa3a <__swbuf_r+0x2e>
 800fa76:	2e0a      	cmp	r6, #10
 800fa78:	d1df      	bne.n	800fa3a <__swbuf_r+0x2e>
 800fa7a:	4621      	mov	r1, r4
 800fa7c:	4628      	mov	r0, r5
 800fa7e:	f7ff ff9d 	bl	800f9bc <_fflush_r>
 800fa82:	2800      	cmp	r0, #0
 800fa84:	d0d9      	beq.n	800fa3a <__swbuf_r+0x2e>
 800fa86:	e7d6      	b.n	800fa36 <__swbuf_r+0x2a>

0800fa88 <__swsetup_r>:
 800fa88:	b538      	push	{r3, r4, r5, lr}
 800fa8a:	4b29      	ldr	r3, [pc, #164]	@ (800fb30 <__swsetup_r+0xa8>)
 800fa8c:	4605      	mov	r5, r0
 800fa8e:	6818      	ldr	r0, [r3, #0]
 800fa90:	460c      	mov	r4, r1
 800fa92:	b118      	cbz	r0, 800fa9c <__swsetup_r+0x14>
 800fa94:	6a03      	ldr	r3, [r0, #32]
 800fa96:	b90b      	cbnz	r3, 800fa9c <__swsetup_r+0x14>
 800fa98:	f7fe f9fc 	bl	800de94 <__sinit>
 800fa9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800faa0:	0719      	lsls	r1, r3, #28
 800faa2:	d422      	bmi.n	800faea <__swsetup_r+0x62>
 800faa4:	06da      	lsls	r2, r3, #27
 800faa6:	d407      	bmi.n	800fab8 <__swsetup_r+0x30>
 800faa8:	2209      	movs	r2, #9
 800faaa:	602a      	str	r2, [r5, #0]
 800faac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fab0:	81a3      	strh	r3, [r4, #12]
 800fab2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fab6:	e033      	b.n	800fb20 <__swsetup_r+0x98>
 800fab8:	0758      	lsls	r0, r3, #29
 800faba:	d512      	bpl.n	800fae2 <__swsetup_r+0x5a>
 800fabc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fabe:	b141      	cbz	r1, 800fad2 <__swsetup_r+0x4a>
 800fac0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fac4:	4299      	cmp	r1, r3
 800fac6:	d002      	beq.n	800face <__swsetup_r+0x46>
 800fac8:	4628      	mov	r0, r5
 800faca:	f7ff f9ed 	bl	800eea8 <_free_r>
 800face:	2300      	movs	r3, #0
 800fad0:	6363      	str	r3, [r4, #52]	@ 0x34
 800fad2:	89a3      	ldrh	r3, [r4, #12]
 800fad4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fad8:	81a3      	strh	r3, [r4, #12]
 800fada:	2300      	movs	r3, #0
 800fadc:	6063      	str	r3, [r4, #4]
 800fade:	6923      	ldr	r3, [r4, #16]
 800fae0:	6023      	str	r3, [r4, #0]
 800fae2:	89a3      	ldrh	r3, [r4, #12]
 800fae4:	f043 0308 	orr.w	r3, r3, #8
 800fae8:	81a3      	strh	r3, [r4, #12]
 800faea:	6923      	ldr	r3, [r4, #16]
 800faec:	b94b      	cbnz	r3, 800fb02 <__swsetup_r+0x7a>
 800faee:	89a3      	ldrh	r3, [r4, #12]
 800faf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800faf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800faf8:	d003      	beq.n	800fb02 <__swsetup_r+0x7a>
 800fafa:	4621      	mov	r1, r4
 800fafc:	4628      	mov	r0, r5
 800fafe:	f000 f8b1 	bl	800fc64 <__smakebuf_r>
 800fb02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb06:	f013 0201 	ands.w	r2, r3, #1
 800fb0a:	d00a      	beq.n	800fb22 <__swsetup_r+0x9a>
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	60a2      	str	r2, [r4, #8]
 800fb10:	6962      	ldr	r2, [r4, #20]
 800fb12:	4252      	negs	r2, r2
 800fb14:	61a2      	str	r2, [r4, #24]
 800fb16:	6922      	ldr	r2, [r4, #16]
 800fb18:	b942      	cbnz	r2, 800fb2c <__swsetup_r+0xa4>
 800fb1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb1e:	d1c5      	bne.n	800faac <__swsetup_r+0x24>
 800fb20:	bd38      	pop	{r3, r4, r5, pc}
 800fb22:	0799      	lsls	r1, r3, #30
 800fb24:	bf58      	it	pl
 800fb26:	6962      	ldrpl	r2, [r4, #20]
 800fb28:	60a2      	str	r2, [r4, #8]
 800fb2a:	e7f4      	b.n	800fb16 <__swsetup_r+0x8e>
 800fb2c:	2000      	movs	r0, #0
 800fb2e:	e7f7      	b.n	800fb20 <__swsetup_r+0x98>
 800fb30:	20040018 	.word	0x20040018

0800fb34 <strchr>:
 800fb34:	b2c9      	uxtb	r1, r1
 800fb36:	4603      	mov	r3, r0
 800fb38:	4618      	mov	r0, r3
 800fb3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb3e:	b112      	cbz	r2, 800fb46 <strchr+0x12>
 800fb40:	428a      	cmp	r2, r1
 800fb42:	d1f9      	bne.n	800fb38 <strchr+0x4>
 800fb44:	4770      	bx	lr
 800fb46:	2900      	cmp	r1, #0
 800fb48:	bf18      	it	ne
 800fb4a:	2000      	movne	r0, #0
 800fb4c:	4770      	bx	lr
	...

0800fb50 <__assert_func>:
 800fb50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb52:	4614      	mov	r4, r2
 800fb54:	461a      	mov	r2, r3
 800fb56:	4b09      	ldr	r3, [pc, #36]	@ (800fb7c <__assert_func+0x2c>)
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	4605      	mov	r5, r0
 800fb5c:	68d8      	ldr	r0, [r3, #12]
 800fb5e:	b14c      	cbz	r4, 800fb74 <__assert_func+0x24>
 800fb60:	4b07      	ldr	r3, [pc, #28]	@ (800fb80 <__assert_func+0x30>)
 800fb62:	9100      	str	r1, [sp, #0]
 800fb64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb68:	4906      	ldr	r1, [pc, #24]	@ (800fb84 <__assert_func+0x34>)
 800fb6a:	462b      	mov	r3, r5
 800fb6c:	f000 f842 	bl	800fbf4 <fiprintf>
 800fb70:	f7fd fbe8 	bl	800d344 <abort>
 800fb74:	4b04      	ldr	r3, [pc, #16]	@ (800fb88 <__assert_func+0x38>)
 800fb76:	461c      	mov	r4, r3
 800fb78:	e7f3      	b.n	800fb62 <__assert_func+0x12>
 800fb7a:	bf00      	nop
 800fb7c:	20040018 	.word	0x20040018
 800fb80:	080104e4 	.word	0x080104e4
 800fb84:	080104f1 	.word	0x080104f1
 800fb88:	0801051f 	.word	0x0801051f

0800fb8c <_calloc_r>:
 800fb8c:	b570      	push	{r4, r5, r6, lr}
 800fb8e:	fba1 5402 	umull	r5, r4, r1, r2
 800fb92:	b934      	cbnz	r4, 800fba2 <_calloc_r+0x16>
 800fb94:	4629      	mov	r1, r5
 800fb96:	f7fd fc0f 	bl	800d3b8 <_malloc_r>
 800fb9a:	4606      	mov	r6, r0
 800fb9c:	b928      	cbnz	r0, 800fbaa <_calloc_r+0x1e>
 800fb9e:	4630      	mov	r0, r6
 800fba0:	bd70      	pop	{r4, r5, r6, pc}
 800fba2:	220c      	movs	r2, #12
 800fba4:	6002      	str	r2, [r0, #0]
 800fba6:	2600      	movs	r6, #0
 800fba8:	e7f9      	b.n	800fb9e <_calloc_r+0x12>
 800fbaa:	462a      	mov	r2, r5
 800fbac:	4621      	mov	r1, r4
 800fbae:	f7fe fa0c 	bl	800dfca <memset>
 800fbb2:	e7f4      	b.n	800fb9e <_calloc_r+0x12>

0800fbb4 <__ascii_mbtowc>:
 800fbb4:	b082      	sub	sp, #8
 800fbb6:	b901      	cbnz	r1, 800fbba <__ascii_mbtowc+0x6>
 800fbb8:	a901      	add	r1, sp, #4
 800fbba:	b142      	cbz	r2, 800fbce <__ascii_mbtowc+0x1a>
 800fbbc:	b14b      	cbz	r3, 800fbd2 <__ascii_mbtowc+0x1e>
 800fbbe:	7813      	ldrb	r3, [r2, #0]
 800fbc0:	600b      	str	r3, [r1, #0]
 800fbc2:	7812      	ldrb	r2, [r2, #0]
 800fbc4:	1e10      	subs	r0, r2, #0
 800fbc6:	bf18      	it	ne
 800fbc8:	2001      	movne	r0, #1
 800fbca:	b002      	add	sp, #8
 800fbcc:	4770      	bx	lr
 800fbce:	4610      	mov	r0, r2
 800fbd0:	e7fb      	b.n	800fbca <__ascii_mbtowc+0x16>
 800fbd2:	f06f 0001 	mvn.w	r0, #1
 800fbd6:	e7f8      	b.n	800fbca <__ascii_mbtowc+0x16>

0800fbd8 <__ascii_wctomb>:
 800fbd8:	4603      	mov	r3, r0
 800fbda:	4608      	mov	r0, r1
 800fbdc:	b141      	cbz	r1, 800fbf0 <__ascii_wctomb+0x18>
 800fbde:	2aff      	cmp	r2, #255	@ 0xff
 800fbe0:	d904      	bls.n	800fbec <__ascii_wctomb+0x14>
 800fbe2:	228a      	movs	r2, #138	@ 0x8a
 800fbe4:	601a      	str	r2, [r3, #0]
 800fbe6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fbea:	4770      	bx	lr
 800fbec:	700a      	strb	r2, [r1, #0]
 800fbee:	2001      	movs	r0, #1
 800fbf0:	4770      	bx	lr
	...

0800fbf4 <fiprintf>:
 800fbf4:	b40e      	push	{r1, r2, r3}
 800fbf6:	b503      	push	{r0, r1, lr}
 800fbf8:	4601      	mov	r1, r0
 800fbfa:	ab03      	add	r3, sp, #12
 800fbfc:	4805      	ldr	r0, [pc, #20]	@ (800fc14 <fiprintf+0x20>)
 800fbfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc02:	6800      	ldr	r0, [r0, #0]
 800fc04:	9301      	str	r3, [sp, #4]
 800fc06:	f7ff fd3d 	bl	800f684 <_vfiprintf_r>
 800fc0a:	b002      	add	sp, #8
 800fc0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc10:	b003      	add	sp, #12
 800fc12:	4770      	bx	lr
 800fc14:	20040018 	.word	0x20040018

0800fc18 <__swhatbuf_r>:
 800fc18:	b570      	push	{r4, r5, r6, lr}
 800fc1a:	460c      	mov	r4, r1
 800fc1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc20:	2900      	cmp	r1, #0
 800fc22:	b096      	sub	sp, #88	@ 0x58
 800fc24:	4615      	mov	r5, r2
 800fc26:	461e      	mov	r6, r3
 800fc28:	da0d      	bge.n	800fc46 <__swhatbuf_r+0x2e>
 800fc2a:	89a3      	ldrh	r3, [r4, #12]
 800fc2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc30:	f04f 0100 	mov.w	r1, #0
 800fc34:	bf14      	ite	ne
 800fc36:	2340      	movne	r3, #64	@ 0x40
 800fc38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc3c:	2000      	movs	r0, #0
 800fc3e:	6031      	str	r1, [r6, #0]
 800fc40:	602b      	str	r3, [r5, #0]
 800fc42:	b016      	add	sp, #88	@ 0x58
 800fc44:	bd70      	pop	{r4, r5, r6, pc}
 800fc46:	466a      	mov	r2, sp
 800fc48:	f000 f848 	bl	800fcdc <_fstat_r>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	dbec      	blt.n	800fc2a <__swhatbuf_r+0x12>
 800fc50:	9901      	ldr	r1, [sp, #4]
 800fc52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc5a:	4259      	negs	r1, r3
 800fc5c:	4159      	adcs	r1, r3
 800fc5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc62:	e7eb      	b.n	800fc3c <__swhatbuf_r+0x24>

0800fc64 <__smakebuf_r>:
 800fc64:	898b      	ldrh	r3, [r1, #12]
 800fc66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc68:	079d      	lsls	r5, r3, #30
 800fc6a:	4606      	mov	r6, r0
 800fc6c:	460c      	mov	r4, r1
 800fc6e:	d507      	bpl.n	800fc80 <__smakebuf_r+0x1c>
 800fc70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc74:	6023      	str	r3, [r4, #0]
 800fc76:	6123      	str	r3, [r4, #16]
 800fc78:	2301      	movs	r3, #1
 800fc7a:	6163      	str	r3, [r4, #20]
 800fc7c:	b003      	add	sp, #12
 800fc7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc80:	ab01      	add	r3, sp, #4
 800fc82:	466a      	mov	r2, sp
 800fc84:	f7ff ffc8 	bl	800fc18 <__swhatbuf_r>
 800fc88:	9f00      	ldr	r7, [sp, #0]
 800fc8a:	4605      	mov	r5, r0
 800fc8c:	4639      	mov	r1, r7
 800fc8e:	4630      	mov	r0, r6
 800fc90:	f7fd fb92 	bl	800d3b8 <_malloc_r>
 800fc94:	b948      	cbnz	r0, 800fcaa <__smakebuf_r+0x46>
 800fc96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc9a:	059a      	lsls	r2, r3, #22
 800fc9c:	d4ee      	bmi.n	800fc7c <__smakebuf_r+0x18>
 800fc9e:	f023 0303 	bic.w	r3, r3, #3
 800fca2:	f043 0302 	orr.w	r3, r3, #2
 800fca6:	81a3      	strh	r3, [r4, #12]
 800fca8:	e7e2      	b.n	800fc70 <__smakebuf_r+0xc>
 800fcaa:	89a3      	ldrh	r3, [r4, #12]
 800fcac:	6020      	str	r0, [r4, #0]
 800fcae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcb2:	81a3      	strh	r3, [r4, #12]
 800fcb4:	9b01      	ldr	r3, [sp, #4]
 800fcb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fcba:	b15b      	cbz	r3, 800fcd4 <__smakebuf_r+0x70>
 800fcbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcc0:	4630      	mov	r0, r6
 800fcc2:	f000 f81d 	bl	800fd00 <_isatty_r>
 800fcc6:	b128      	cbz	r0, 800fcd4 <__smakebuf_r+0x70>
 800fcc8:	89a3      	ldrh	r3, [r4, #12]
 800fcca:	f023 0303 	bic.w	r3, r3, #3
 800fcce:	f043 0301 	orr.w	r3, r3, #1
 800fcd2:	81a3      	strh	r3, [r4, #12]
 800fcd4:	89a3      	ldrh	r3, [r4, #12]
 800fcd6:	431d      	orrs	r5, r3
 800fcd8:	81a5      	strh	r5, [r4, #12]
 800fcda:	e7cf      	b.n	800fc7c <__smakebuf_r+0x18>

0800fcdc <_fstat_r>:
 800fcdc:	b538      	push	{r3, r4, r5, lr}
 800fcde:	4d07      	ldr	r5, [pc, #28]	@ (800fcfc <_fstat_r+0x20>)
 800fce0:	2300      	movs	r3, #0
 800fce2:	4604      	mov	r4, r0
 800fce4:	4608      	mov	r0, r1
 800fce6:	4611      	mov	r1, r2
 800fce8:	602b      	str	r3, [r5, #0]
 800fcea:	f7f3 fe81 	bl	80039f0 <_fstat>
 800fcee:	1c43      	adds	r3, r0, #1
 800fcf0:	d102      	bne.n	800fcf8 <_fstat_r+0x1c>
 800fcf2:	682b      	ldr	r3, [r5, #0]
 800fcf4:	b103      	cbz	r3, 800fcf8 <_fstat_r+0x1c>
 800fcf6:	6023      	str	r3, [r4, #0]
 800fcf8:	bd38      	pop	{r3, r4, r5, pc}
 800fcfa:	bf00      	nop
 800fcfc:	200448dc 	.word	0x200448dc

0800fd00 <_isatty_r>:
 800fd00:	b538      	push	{r3, r4, r5, lr}
 800fd02:	4d06      	ldr	r5, [pc, #24]	@ (800fd1c <_isatty_r+0x1c>)
 800fd04:	2300      	movs	r3, #0
 800fd06:	4604      	mov	r4, r0
 800fd08:	4608      	mov	r0, r1
 800fd0a:	602b      	str	r3, [r5, #0]
 800fd0c:	f7f3 fe80 	bl	8003a10 <_isatty>
 800fd10:	1c43      	adds	r3, r0, #1
 800fd12:	d102      	bne.n	800fd1a <_isatty_r+0x1a>
 800fd14:	682b      	ldr	r3, [r5, #0]
 800fd16:	b103      	cbz	r3, 800fd1a <_isatty_r+0x1a>
 800fd18:	6023      	str	r3, [r4, #0]
 800fd1a:	bd38      	pop	{r3, r4, r5, pc}
 800fd1c:	200448dc 	.word	0x200448dc

0800fd20 <_init>:
 800fd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd22:	bf00      	nop
 800fd24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd26:	bc08      	pop	{r3}
 800fd28:	469e      	mov	lr, r3
 800fd2a:	4770      	bx	lr

0800fd2c <_fini>:
 800fd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd2e:	bf00      	nop
 800fd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd32:	bc08      	pop	{r3}
 800fd34:	469e      	mov	lr, r3
 800fd36:	4770      	bx	lr
