
//base address of AXI-DMA Core for ADC Data
#define AXIDMA_ADCBASEADDR  0xA0010000
//base address of AXI-DMA Core for ADC Data
#define AXIDMA_TBTBASEADDR  0xA0020000
//base address of AXI-DMA Core for ADC Data
#define AXIDMA_FABASEADDR  0xA0030000


//base addresses of DMA destination
#define ADC_DMA_DATA 0x10000000
#define TBT_DMA_DATA 0x20000000
#define FA_DMA_DATA  0x30000000


//AXI DMA CORE REGISTERS
#define S2MM_DMACR 0x30 //12
#define S2MM_DMASR 0x34 //13
#define S2MM_DA 0x48 //18
#define S2MM_LEN 0x58 //22


//PL AXI4 Bus Registers

#define MOD_ID_NUM 0x0
#define MOD_ID_VER 0x4
#define PROJ_ID_NUM 0x10
#define PROJ_ID_VER 0x14
#define GIT_SHASUM 0x18
#define COMPILE_TIMESTAMP 0x1C

#define CLK0_FREQ_REG 0x20
#define CLK1_FREQ_REG 0x24
#define CLK2_FREQ_REG 0x28
#define CLK3_FREQ_REG 0x2C
#define CLK4_FREQ_REG 0x30


#define CLK_TRIG_SRC 0xB8
#define EVR_RST_REG 0xBC

#define DMA_SOFTTRIG_REG 0x100
#define DMA_FIFORST_REG 0x104
#define DMA_ADCENABLE_REG 0x108
#define DMA_ADCBURSTLEN_REG 0x10C

#define DMA_TESTDATENEN_REG 0x120
#define DMA_TRIGSRC_REG 0x124
#define DMA_TRIGCNT_REG 0x128

#define FP_LEDS_REG 0x140

#define EVR_TS_NS_REG 0x150
#define EVR_TS_S_REG 0x154
#define EVR_TS_NS_LAT_REG 0x158
#define EVR_TS_S_LAT_REG 0x15C
#define EVR_DMA_TRIGNUM_REG 0x160
#define COARSE_TRIG_DLY_REG 0x164


#define RFDAC_DPRAM_SEL_REG 0x200
#define RFDAC_DPRAM_NUMSAMP_REG 0x204
#define RFDAC_DPRAM_SYNC2TBT_REG 0x208
#define RFDAC_DPRAM_LOOPENB_REG 0x20C
#define RFDAC_DPRAM_TRIG_REG 0x210
#define RFDAC_DPRAM_ADDR_REG 0x220
#define RFDAC_DPRAM_DATA_REG 0x224
#define RFDAC_DPRAM_WE_REG 0x228

#define RFADC_FIFO_RST_REG 0x400
#define RFADC_FIFO_TRIG_REG 0x404
#define RFADC0_FIFO_DOUT_REG 0x450
#define RFADC0_FIFO_WDCNT_REG 0x454
#define RFADC1_FIFO_DOUT_REG 0x460
#define RFADC1_FIFO_WDCNT_REG 0x464
#define RFADC2_FIFO_DOUT_REG 0x470
#define RFADC2_FIFO_WDCNT_REG 0x474
#define RFADC3_FIFO_DOUT_REG 0x480
#define RFADC3_FIFO_WDCNT_REG 0x484
#define RFADC4_FIFO_DOUT_REG 0x490
#define RFADC4_FIFO_WDCNT_REG 0x494
#define RFADC5_FIFO_DOUT_REG 0x4A0
#define RFADC5_FIFO_WDCNT_REG 0x4A4
#define RFADC6_FIFO_DOUT_REG 0x4B0
#define RFADC6_FIFO_WDCNT_REG 0x4B4
#define RFADC7_FIFO_DOUT_REG 0x4C0
#define RFADC7_FIFO_WDCNT_REG 0x4C4













