\doxysection{Referencia de la estructura LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}
\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


UTILS PLL structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
UTILS PLL structure definition. 

\label{doc-variable-members}
\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_doc-variable-members}
\doxysubsection{Documentaci칩n de campos}
\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily \label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4} 
uint32\+\_\+t PLLM}

Division factor for PLL VCO input clock. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLM\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). \Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily \label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6} 
uint32\+\_\+t PLLN}

Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = RCC\+\_\+\+PLLN\+\_\+\+MIN\+\_\+\+VALUE and Max\+\_\+\+Data = RCC\+\_\+\+PLLN\+\_\+\+MIN\+\_\+\+VALUE

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). \Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily \label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226} 
uint32\+\_\+t PLLP}

Division for the main system clock. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLP\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Matias D/\+Documents/\+Proyecto\+\_\+\+Final/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__utils_8h}{stm32f4xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
