#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 23 16:37:57 2023
# Process ID: 39540
# Current directory: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1
# Command line: vivado.exe -log bd_0837_hsc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0837_hsc_0.tcl
# Log file: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0.vds
# Journal file: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0837_hsc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '18195' on host 'desktop-stnsrib' (Windows NT_amd64 version 6.2) on Mon Jan 23 16:38:05 -0500 2023
INFO: [HLS 200-10] In directory 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1'
Sourcing Tcl script 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project bd_0837_hsc_0 
INFO: [HLS 200-10] Creating and opening project 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0'.
INFO: [HLS 200-1510] Running: set_top v_hscaler 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 13.468 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 13.468ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -prefix bd_0837_hsc_0_ 
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 190.615 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:156:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:157:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:158:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:127:2
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_hscaler.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:131:33
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:132:33
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:135:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:136:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:137:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:138:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:139:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:140:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:142:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:144:38
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:146:9
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:146:31
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:148:9
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:148:31
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:182:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:183:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:184:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:185:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:186:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:596:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:597:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:598:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:599:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:600:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:601:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:602:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:603:38
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:604:9
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:604:31
WARNING: [HLS 207-5301] unused parameter 'Rate': C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:559:33
WARNING: [HLS 207-5301] unused parameter 'RegColorMode': C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:560:32
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:836:28
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:842:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1243:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1341:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1485:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1498:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1499:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1696:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1739:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 40.355 seconds; current allocated memory: 197.424 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)' into 'ap_int_base<24, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::range(int, int)' into 'ap_int_base<24, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:936:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' into 'ap_uint<8>::ap_uint<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h:49:14)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:481)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>& ap_int_base<5, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::write(hls::Scalar<3, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1190:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1270:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1269:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1261:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator++(int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1239:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1256:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1256:35)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1255:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1210:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1255:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1255:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1255:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1252:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1252:35)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1251:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1211:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1251:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1251:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1251:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1248:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1248:35)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1247:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1229:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1247:35)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1239:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1231:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::read(hls::Scalar<3, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<32, true>::div operator/<43, true, 32, true>(ap_int_base<43, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2050)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1416:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1601:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1599:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1584:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1584:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1584:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1583:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1583:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1583:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::operator long long() const' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:139)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:134)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1570:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<44, true>::operator long long() const' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:139)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:134)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1569:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1460:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425:40)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1424:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419:19)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1418:19)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1417:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::ap_range_ref(ap_int_base<9, false>*, int, int)' into 'ap_int_base<9, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::range(int, int)' into 'ap_int_base<9, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:936:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::to_uint64() const' into 'ap_range_ref<9, false>::operator unsigned long long() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<9, false>::ap_bit_ref(ap_int_base<9, false>*, int)' into 'ap_int_base<9, false>::operator[](int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:980:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:980:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<9, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<9, false>(ap_bit_ref<9, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:885:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<9, false>(ap_bit_ref<9, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:885:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(short)' into 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:493)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:491)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' into 'hscale_polyphase(short (*) [6][1], hls::Scalar<3, ap_uint<8> >*, unsigned short*, unsigned char*, hls::Scalar<3, ap_uint<8> >*)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::operator long long() const' into 'hscale_polyphase(short (*) [6][1], hls::Scalar<3, ap_uint<8> >*, unsigned short*, unsigned char*, hls::Scalar<3, ap_uint<8> >*)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:576:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:738:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:736:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:576:29)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<9, false>(ap_bit_ref<9, false> const&)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:714:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:714:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator[](int)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:714:40)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::operator unsigned long long() const' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:713:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:713:35)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::operator unsigned long long() const' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:712:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:712:33)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:576:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:665:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:577:15)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:578:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:936:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1639:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1880:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1878:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1858:96)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1858:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1858:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1847:119)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1847:114)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1847:93)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1847:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1847:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1801:42)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1797:58)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1790:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1790:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1782:27)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1772:32)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1642:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1770:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1770:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1749:38)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1745:57)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1643:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1744:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1733:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1733:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1725:31)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1718:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1644:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1707:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1707:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1705:47)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1701:57)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1645:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1686:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1648:19)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1647:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1293:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1388:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1383:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1383:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1383:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1373:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:175:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:176:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:178:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:179:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:180:24)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:146:9)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:129:1)
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y'
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr'
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb'
INFO: [HLS 214-210] Disaggregating variable 'mpix_y'
INFO: [HLS 214-210] Disaggregating variable 'outpix'
INFO: [HLS 214-210] Disaggregating variable 'inpix'
INFO: [HLS 214-210] Disaggregating variable 'PixArray'
INFO: [HLS 214-210] Disaggregating variable 'OutPix'
INFO: [HLS 214-210] Disaggregating variable 'SrcPix'
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal157'
INFO: [HLS 214-210] Disaggregating variable 'CBufVal'
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_c'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y'
INFO: [HLS 214-210] Disaggregating variable 'mpix_c'
INFO: [HLS 214-210] Disaggregating variable 'mpix_y'
INFO: [HLS 214-210] Disaggregating variable 'outpix'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-210] Disaggregating variable 'linebuf_c'
INFO: [HLS 214-210] Disaggregating variable 'linebuf_y'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-178] Inlining function 'unsigned short const& std::max<unsigned short>(unsigned short const&, unsigned short const&)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:565:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 23.981 seconds; current allocated memory: 200.659 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 200.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 213.404 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 231.040 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ColorMode' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:120) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1342_1' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1342) in function 'MultiPixStream2AXIvideo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_init_coeff_tap' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:611) in function 'hscale_core_polyphase' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1674_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1698) in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1448_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1406) in function 'v_hcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:567) in function 'hscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1351_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1347) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1189) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hscale_polyphase' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:832:52).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1688_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1688) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1699_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1698) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1721_6' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1724) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1742_8' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1742) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1778_11' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1781) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1831_14' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1631) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1487_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1487) in function 'v_hcresampler_core' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1522_7' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1522) in function 'v_hcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1541_8' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1541) in function 'v_hcresampler_core' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_650_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:650) in function 'hscale_core_polyphase' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_668_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:668) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1379_5' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1295) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1239_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1239) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_843_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:843) in function 'hscale_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_846_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:846) in function 'hscale_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_853_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:849) in function 'hscale_polyphase' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:622) automatically.
INFO: [XFORM 203-101] Partitioning array 'linebuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1639) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1642) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1643) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1644) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1645) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1647) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inpix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SrcPix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:576) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:576) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:577) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ArrayLoc' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:569) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:579) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1293) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1340) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeffRead' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:841) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inpix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1647) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1648) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1424) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:577) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:579) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1424) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cb.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_cr.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1425) in dimension 2 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_hscaler' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:117)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:117), detected/extracted 9 process function(s): 
	 'v_hscaler.entry32'
	 'Block_.split1_proc'
	 'Block_.split12_proc'
	 'AXIvideo2MultiPixStream'
	 'v_hcresampler_core26'
	 'hscale_core_polyphase'
	 'v_hcresampler_core'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1783:16) to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1875:27) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1596:23) in function 'v_hcresampler_core26'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1596:23) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:866:1) in function 'hscale_polyphase'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1244:2) in function 'AXIvideo2MultiPixStream'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'v_hcresampler_core' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1399)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.176 seconds; current allocated memory: 272.336 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_init_coeff_phase' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:608:11) in function 'hscale_core_polyphase'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1639).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1639).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640).
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_y.val.V[0]' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_c.val.V[0]' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1792:34)
INFO: [HLS 200-472] Inferring partial write operation for 'FiltCoeff[0][0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:614:36)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process hscale_core_polyphase has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 392.661 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry4' to 'v_hscaler_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry32' to 'v_hscaler_entry32'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split12_proc' to 'Block_split12_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<9> >' to 'reg_ap_uint_9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.6 seconds; current allocated memory: 392.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 393.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	4	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 393.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 393.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 393.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 393.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	9	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 393.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 393.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 393.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 393.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('rhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)
   b  'select' operation ('lhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('rhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)
   b  'select' operation ('lhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	6	86	12	2	2	2	2	12	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1448_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1448_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 394.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 394.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<9> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<9> >'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 394.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 394.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_17) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff5'
   b  'select' operation ('select_ln215_41')
   c  'add' operation ('add_ln858_16', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_17 = zext_ln215_20 * sext_ln215_5 + add_ln858_16
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_16) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff4'
   b  'select' operation ('select_ln215_40')
   c  'add' operation ('add_ln858_15', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_16 = zext_ln215_19 * sext_ln215_4 + add_ln858_15_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_15) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff3'
   b  'select' operation ('select_ln215_38')
   c  'add' operation ('add_ln858_14', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_15 = zext_ln215_18 * sext_ln215_3 + add_ln858_14
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_14) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff2'
   b  'select' operation ('select_ln215_35')
   c  'add' operation ('add_ln858_13', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_14 = zext_ln215_17 * sext_ln215_2 + add_ln858_13_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_13) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff1'
   b  'select' operation ('select_ln215_31')
   c  'add' operation ('add_ln858_12', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_13 = zext_ln215_16 * sext_ln215_1 + add_ln858_12_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_12) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff'
   b  'mux' operation ('tmp_2')
   c  constant 2048
  DSP Expression: add_ln858_12 = zext_ln215_15 * sext_ln215 + 2048
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_11) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff5'
   b  'select' operation ('select_ln215_27')
   c  'add' operation ('add_ln858_10', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_11 = zext_ln215_14 * sext_ln215_5 + add_ln858_10
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_10) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff4'
   b  'select' operation ('select_ln215_26')
   c  'add' operation ('add_ln858_9', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_10 = zext_ln215_13 * sext_ln215_4 + add_ln858_9_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_9) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff3'
   b  'select' operation ('select_ln215_24')
   c  'add' operation ('add_ln858_8', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_9 = zext_ln215_12 * sext_ln215_3 + add_ln858_8
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_8) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff2'
   b  'select' operation ('select_ln215_21')
   c  'add' operation ('add_ln858_7', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_8 = zext_ln215_11 * sext_ln215_2 + add_ln858_7_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_7) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff1'
   b  'select' operation ('select_ln215_17')
   c  'add' operation ('add_ln858_6', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_7 = zext_ln215_10 * sext_ln215_1 + add_ln858_6_cast
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_6) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff'
   b  'mux' operation ('tmp_1')
   c  constant 2048
  DSP Expression: add_ln858_6 = zext_ln215_9 * sext_ln215 + 2048
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_5) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff5'
   b  'select' operation ('select_ln215_13')
   c  'add' operation ('add_ln858_4', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_5 = zext_ln215_8 * sext_ln215_5 + add_ln858_4
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_4) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff4'
   b  'select' operation ('select_ln215_12')
   c  'add' operation ('add_ln858_3', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_4 = zext_ln215_7 * sext_ln215_4 + sext_ln857_2
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_3) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff3'
   b  'select' operation ('select_ln215_10')
   c  'add' operation ('add_ln858_2', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_3 = zext_ln215_6 * sext_ln215_3 + add_ln858_2
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff2'
   b  'select' operation ('select_ln215_7')
   c  'add' operation ('add_ln858_1', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_2 = zext_ln215_5 * sext_ln215_2 + sext_ln857_1
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff1'
   b  'select' operation ('select_ln215_3')
   c  'add' operation ('add_ln858', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:858)
  DSP Expression: add_ln858_1 = zext_ln215_4 * sext_ln215_1 + sext_ln857
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:844) on array 'FiltCoeff'
   b  'mux' operation ('tmp')
   c  constant 2048
  DSP Expression: add_ln858 = zext_ln215 * sext_ln215 + 2048
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 20	0	31	147	53	1.7	4	1.6	3	45	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 5 with current asap = 0, alap = 5
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 4 with current asap = 0, alap = 4
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 3 with current asap = 0, alap = 3
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, function 'hscale_polyphase'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 395.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 396.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('select_ln608', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:608)
   b  'bitconcatenate' operation ('tmp_cast', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:608)
   c  'bitconcatenate' operation ('tmp_1', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:608)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	1	175	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_init_coeff_phase_loop_init_coeff_tap'
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'loop_width'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 397.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 397.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('add_ln1346_9')
   b  'bitconcatenate' operation ('ret')
   c  'select' operation ('lhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('add_ln1346_7')
   b  'bitconcatenate' operation ('ret')
   c  'select' operation ('lhs', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1539)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	0	81	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1448_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1448_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 398.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 398.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('add_ln1346_1')
   b  'bitconcatenate' operation ('shl_ln')
   c  'load' operation ('linebuf_c_val_V_1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1745) on array 'linebuf_c.val.V[1]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0/prj/.autopilot/db/v_hscaler.cpp:1640

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	57	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1674_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1674_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 398.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 399.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	45	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1342_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1342_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1351_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1351_3'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 399.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 399.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	11	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThruHcr2_c (from Block_split12_proc_U0 to v_hcresampler_core_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThruVcr_c (from Block_split12_proc_U0 to v_vcresampler_core_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 400.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 400.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 400.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 400.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 401.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split12_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 401.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 401.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 403.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.631 seconds; current allocated memory: 405.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_13ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_27s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 406.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 411.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 414.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 416.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 418.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/Height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/WidthIn' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/WidthOut' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/PixelRate' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/ColorModeOut' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/phasesH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Height', 'WidthIn', 'WidthOut', 'ColorMode', 'PixelRate', 'ColorModeOut', 'hfltCoeff', 'phasesH' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 420.852 MB.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_c1_U(bd_0837_hsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_c_U(bd_0837_hsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_c17_U(bd_0837_hsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr1_channel_U(bd_0837_hsc_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr2_c_U(bd_0837_hsc_0_fifo_w1_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruVcr_c_U(bd_0837_hsc_0_fifo_w1_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_0837_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_U(bd_0837_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_U(bd_0837_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_U(bd_0837_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_U(bd_0837_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_hscaler_entry32_U0_U(bd_0837_hsc_0_start_for_v_hscaler_entry32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1_proc_U0_U(bd_0837_hsc_0_start_for_Block_split1_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXIvideo2MultiPixStream_U0_U(bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_hcresampler_core_U0_U(bd_0837_hsc_0_start_for_v_hcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_0837_hsc_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 6.441 seconds; current allocated memory: 427.330 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_0837_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_0837_hsc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33 seconds. CPU system time: 4 seconds. Elapsed time: 103.474 seconds; current allocated memory: 428.501 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 1.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 16:40:06 2023...
INFO: [HLS 200-802] Generated output file bd_0837_hsc_0/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.639 seconds; current allocated memory: 433.445 MB.
INFO: [HLS 200-112] Total CPU user time: 39 seconds. Total CPU system time: 6 seconds. Total elapsed time: 121.079 seconds; peak allocated memory: 427.330 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 23 16:40:06 2023...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1126.410 ; gain = 0.000
Command: synth_design -top bd_0837_hsc_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.543 ; gain = 29.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_0837_hsc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_hscaler' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_CTRL_s_axi' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 15'b000000000000000 
	Parameter ADDR_GIE bound to: 15'b000000000000100 
	Parameter ADDR_IER bound to: 15'b000000000001000 
	Parameter ADDR_ISR bound to: 15'b000000000001100 
	Parameter ADDR_HEIGHT_DATA_0 bound to: 15'b000000000010000 
	Parameter ADDR_HEIGHT_CTRL bound to: 15'b000000000010100 
	Parameter ADDR_WIDTHIN_DATA_0 bound to: 15'b000000000011000 
	Parameter ADDR_WIDTHIN_CTRL bound to: 15'b000000000011100 
	Parameter ADDR_WIDTHOUT_DATA_0 bound to: 15'b000000000100000 
	Parameter ADDR_WIDTHOUT_CTRL bound to: 15'b000000000100100 
	Parameter ADDR_COLORMODE_DATA_0 bound to: 15'b000000000101000 
	Parameter ADDR_COLORMODE_CTRL bound to: 15'b000000000101100 
	Parameter ADDR_PIXELRATE_DATA_0 bound to: 15'b000000000110000 
	Parameter ADDR_PIXELRATE_CTRL bound to: 15'b000000000110100 
	Parameter ADDR_COLORMODEOUT_DATA_0 bound to: 15'b000000000111000 
	Parameter ADDR_COLORMODEOUT_CTRL bound to: 15'b000000000111100 
	Parameter ADDR_HFLTCOEFF_BASE bound to: 15'b000100000000000 
	Parameter ADDR_HFLTCOEFF_HIGH bound to: 15'b000101111111111 
	Parameter ADDR_PHASESH_BASE bound to: 15'b100000000000000 
	Parameter ADDR_PHASESH_HIGH bound to: 15'b100111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_CTRL_s_axi_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:629]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_CTRL_s_axi_ram' (1#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:629]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_CTRL_s_axi_ram__parameterized0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:629]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 640 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_CTRL_s_axi_ram__parameterized0' (1#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:629]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:321]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_CTRL_s_axi' (2#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_hscaler_entry4' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_hscaler_entry4' (3#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry4.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_hscaler_entry32' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry32.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_hscaler_entry32' (4#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler_entry32.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_Block_split1_proc' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split1_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_Block_split1_proc' (5#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_Block_split12_proc' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split12_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_Block_split12_proc' (6#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_Block_split12_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_AXIvideo2MultiPixStream' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_AXIvideo2MultiPixStream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_regslice_both' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_regslice_both' (7#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_regslice_both__parameterized0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_regslice_both__parameterized0' (7#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_regslice_both__parameterized1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_regslice_both__parameterized1' (7#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_AXIvideo2MultiPixStream' (8#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_hcresampler_core26' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core26.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_hcresampler_core26' (9#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core26.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state20 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram' (10#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0' (11#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_hscale_polyphase' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_polyphase.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mux_83_8_1_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_83_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mux_83_8_1_1' (12#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_83_8_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0' (13#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1' (14#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' (15#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1' (16#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' (17#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1' (18#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' (19#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1' (20#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' (21#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1' (22#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' (23#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1' (24#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_hscale_polyphase' (25#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_reg_ap_uint_9_s' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_reg_ap_uint_9_s' (26#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_hscale_core_polyphase' (27#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_hscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_hcresampler_core' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_hcresampler_core' (28#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_vcresampler_core' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram' (29#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0' (30#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram' (31#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0' (32#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0.v:46]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_vcresampler_core' (33#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_vcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state9 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom' (34#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp' (35#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp.v:39]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_mux_32_8_1_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_mux_32_8_1_1' (36#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_mux_32_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_MultiPixStream2AXIvideo' (37#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w8_d2_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w8_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w8_d2_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w8_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w8_d2_S_shiftReg' (38#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w8_d2_S' (39#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d2_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d2_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d2_S_shiftReg' (40#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d2_S' (41#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d6_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d6_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d6_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d6_S.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d6_S_shiftReg' (42#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d6_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d6_S' (43#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d6_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d7_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d7_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w1_d7_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d7_S.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d7_S_shiftReg' (44#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d7_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w1_d7_S' (45#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w1_d7_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w24_d16_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w24_d16_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_fifo_w24_d16_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w24_d16_S.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w24_d16_S_shiftReg' (46#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w24_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_fifo_w24_d16_S' (47#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_fifo_w24_d16_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_hscaler_entry32_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hscaler_entry32_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_hscaler_entry32_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hscaler_entry32_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_hscaler_entry32_U0_shiftReg' (48#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hscaler_entry32_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_hscaler_entry32_U0' (49#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hscaler_entry32_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_Block_split1_proc_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_Block_split1_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_Block_split1_proc_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_Block_split1_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_Block_split1_proc_U0_shiftReg' (50#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_Block_split1_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_Block_split1_proc_U0' (51#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_Block_split1_proc_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' (52#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0' (53#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_AXIvideo2MultiPixStream_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_hcresampler_core_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hcresampler_core_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_hcresampler_core_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hcresampler_core_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_hcresampler_core_U0_shiftReg' (54#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hcresampler_core_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_hcresampler_core_U0' (55#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_hcresampler_core_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_vcresampler_core_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_vcresampler_core_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_v_vcresampler_core_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_vcresampler_core_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_vcresampler_core_U0_shiftReg' (56#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_vcresampler_core_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_v_vcresampler_core_U0' (57#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_v_vcresampler_core_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (58#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0' (59#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0_v_hscaler' (60#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0837_hsc_0_v_hscaler.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_hsc_0' (61#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_0837_hsc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.512 ; gain = 137.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.512 ; gain = 137.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.512 ; gain = 137.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1263.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1382.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1397.836 ; gain = 14.844
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "bd_0837_hsc_0_CTRL_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bd_0837_hsc_0_CTRL_s_axi_ram__parameterized0:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (bd_0837_hsc_0_regslice_both__parameterized1) to 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 3     
	   4 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 5     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 9     
	               18 Bit    Registers := 18    
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 9     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 143   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 254   
+---RAMs : 
	              20K Bit	(640 X 32 bit)          RAMs := 1     
	              10K Bit	(1280 X 8 bit)          RAMs := 3     
	               6K Bit	(192 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 30    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 128   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 13    
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 224   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_0837_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_0837_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_0837_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_0837_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_0837_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U          | int_hfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U          | int_phasesH/gen_write[1].mem_reg                                                     | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/v_vcresampler_core_U0 | linebuf_y_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/v_vcresampler_core_U0 | linebuf_c_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0 | linebuf_c_val_V_1_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/hscale_core_polyphase_U0 | FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_0837_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1397.836 ; gain = 271.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1429.668 ; gain = 303.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U          | int_hfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U          | int_phasesH/gen_write[1].mem_reg                                                     | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/v_vcresampler_core_U0 | linebuf_y_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/v_vcresampler_core_U0 | linebuf_c_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0 | linebuf_c_val_V_1_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/hscale_core_polyphase_U0 | FiltCoeff_0_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_1_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_2_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_3_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_4_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_5_0_U/bd_0837_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1447.250 ; gain = 320.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_0837_hsc_0_v_hscaler | v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[7]                                         | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/icmp_ln636_reg_1568_pp1_iter12_reg_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/icmp_ln696_reg_1572_pp1_iter12_reg_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_0837_hsc_0_v_hscaler | hscale_core_polyphase_U0/and_ln736_reg_1621_pp1_iter12_reg_reg[0]                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_0837_hsc_0_v_hscaler | v_hcresampler_core_U0/pixbuf_y_val_V_1_0_05_i_fu_116_reg[7]                                        | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   106|
|2     |DSP48E1  |    18|
|4     |LUT1     |    70|
|5     |LUT2     |    94|
|6     |LUT3     |   602|
|7     |LUT4     |   427|
|8     |LUT5     |   532|
|9     |LUT6     |   496|
|10    |MUXF7    |    31|
|11    |RAM64X1S |    96|
|12    |RAMB18E1 |     3|
|15    |RAMB36E1 |     2|
|16    |SRL16E   |   213|
|17    |FDRE     |  1849|
|18    |FDSE     |    68|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.652 ; gain = 330.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1456.652 ; gain = 195.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.652 ; gain = 330.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1468.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1468.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1468.695 ; gain = 342.285
INFO: [Common 17-1381] The checkpoint 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0837_hsc_0, cache-ID = 48a2b63dd26a8c25
INFO: [Coretcl 2-1174] Renamed 106 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/bd_0837_hsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0837_hsc_0_utilization_synth.rpt -pb bd_0837_hsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 16:41:04 2023...
