

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:40:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     20|        -|        -|    -|
|Expression           |        -|     25|        0|     1711|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       38|     19|    13376|    25981|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2089|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|     64|    15465|    27952|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      2|        1|        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       38|     19|13376| 25981|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |                      Instance                     |                     Module                    |      Expression     |
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36  |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28        |myproject_mac_mul_sub_8s_13s_14s_20_1_1        |     i0 * i1 - i2    |
    |myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20      |myproject_mac_muladd_12s_10ns_18ns_18_1_1      |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_20s_24ns_24_1_1_U23       |myproject_mac_muladd_12s_20s_24ns_24_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_7s_18s_18_1_1_U22         |myproject_mac_muladd_12s_7s_18s_18_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_12s_8s_18s_20_1_1_U31         |myproject_mac_muladd_12s_8s_18s_20_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21       |myproject_mac_muladd_12s_9ns_11ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18       |myproject_mac_muladd_12s_9ns_13ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19       |myproject_mac_muladd_12s_9ns_16ns_20_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_18s_7s_24s_25_1_1_U32         |myproject_mac_muladd_18s_7s_24s_25_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24       |myproject_mac_mulsub_14s_14s_18ns_18_1_1       |     i0 - i1 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U25               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U29               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U30               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_7ns_18_1_1_U17               |myproject_mul_mul_12s_7ns_18_1_1               |       i0 * i1       |
    |myproject_mul_mul_12s_7s_18_1_1_U27                |myproject_mul_mul_12s_7s_18_1_1                |       i0 * i1       |
    |myproject_mul_mul_14s_14s_28_1_1_U26               |myproject_mul_mul_14s_14s_28_1_1               |       i0 * i0       |
    |myproject_mul_mul_16s_18s_34_1_1_U35               |myproject_mul_mul_16s_18s_34_1_1               |       i0 * i1       |
    |myproject_mul_mul_16s_25s_43_1_1_U34               |myproject_mul_mul_16s_25s_43_1_1               |       i0 * i1       |
    |myproject_mul_mul_17s_20s_40_1_1_U33               |myproject_mul_mul_17s_20s_40_1_1               |       i0 * i1       |
    +---------------------------------------------------+-----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1350_p2                          |     *    |      3|  0|  21|          16|          50|
    |mul_ln1192_2_fu_1236_p2                           |     *    |      2|  0|  25|           8|          37|
    |mul_ln1192_3_fu_1327_p2                           |     *    |      3|  0|  17|           8|          45|
    |mul_ln1192_4_fu_1359_p2                           |     *    |      3|  0|  21|           8|          48|
    |mul_ln1192_6_fu_1288_p2                           |     *    |      2|  0|  29|          16|          41|
    |mul_ln1192_7_fu_1338_p2                           |     *    |      3|  0|  30|          16|          53|
    |mul_ln1192_9_fu_1309_p2                           |     *    |      2|  0|  22|          16|          34|
    |mul_ln700_1_fu_1094_p2                            |     *    |      2|  0|  50|          20|          26|
    |mul_ln700_2_fu_997_p2                             |     *    |      2|  0|  40|          28|          26|
    |mul_ln700_3_fu_1116_p2                            |     *    |      3|  0|  21|          16|          48|
    |r_V_18_fu_1003_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_19_fu_1012_p2                                 |     *    |      0|  0|  49|           9|           9|
    |r_V_21_fu_1136_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_22_fu_1297_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_23_fu_1145_p2                                 |     *    |      0|  0|  49|           9|           9|
    |r_V_24_fu_1154_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_26_fu_1171_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_29_fu_1318_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_31_fu_1197_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_35_fu_904_p2                                  |     *    |      0|  0|  40|           8|           8|
    |ret_V_28_fu_1045_p2                               |     *    |      0|  0|   8|          13|           4|
    |add_ln1192_23_fu_709_p2                           |     +    |      0|  0|  18|          18|          18|
    |add_ln1192_2_fu_805_p2                            |     +    |      0|  0|  22|          15|          15|
    |add_ln1192_3_fu_811_p2                            |     +    |      0|  0|  20|          13|          13|
    |add_ln1192_fu_821_p2                              |     +    |      0|  0|  18|          15|          15|
    |add_ln700_1_fu_968_p2                             |     +    |      0|  0|  18|          24|          24|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V  |     +    |      0|  0|  19|          12|          12|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V  |     +    |      0|  0|  19|          12|           6|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V  |     +    |      0|  0|  18|          12|           5|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V  |     +    |      0|  0|  19|          12|           4|
    |r_V_30_fu_843_p2                                  |     +    |      0|  0|  18|          11|          11|
    |ret_V_11_fu_753_p2                                |     +    |      0|  0|  21|          14|           6|
    |ret_V_13_fu_650_p2                                |     +    |      0|  0|  21|          14|           6|
    |ret_V_16_fu_767_p2                                |     +    |      0|  0|  16|           9|           5|
    |ret_V_18_fu_1121_p2                               |     +    |      0|  0|  32|          25|          19|
    |ret_V_23_fu_1036_p2                               |     +    |      0|  0|  16|           9|           5|
    |ret_V_30_fu_536_p2                                |     +    |      0|  0|  25|          18|          12|
    |ret_V_31_fu_1215_p2                               |     +    |      0|  0|  31|          24|          24|
    |ret_V_33_fu_1394_p2                               |     +    |      0|  0|  55|          48|          43|
    |ret_V_37_fu_1266_p2                               |     +    |      0|  0|  18|          48|          48|
    |ret_V_41_fu_1364_p2                               |     +    |      0|  0|  67|          60|          55|
    |ret_V_44_fu_715_p2                                |     +    |      0|  0|  18|          18|          11|
    |ret_V_45_fu_1379_p2                               |     +    |      0|  0|  61|          54|          49|
    |ret_V_7_fu_1075_p2                                |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_877_p2                                   |     +    |      0|  0|  18|          13|           8|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V  |     -    |      0|  0|  19|          12|          12|
    |r_V_11_fu_948_p2                                  |     -    |      0|  0|  33|          26|          26|
    |r_V_15_fu_984_p2                                  |     -    |      0|  0|  33|          26|          26|
    |r_V_32_fu_862_p2                                  |     -    |      0|  0|  20|           1|          13|
    |r_V_33_fu_573_p2                                  |     -    |      0|  0|  25|          18|          18|
    |r_V_34_fu_1054_p2                                 |     -    |      0|  0|  16|           1|           9|
    |r_V_36_fu_915_p2                                  |     -    |      0|  0|  22|          15|          15|
    |r_V_38_fu_676_p2                                  |     -    |      0|  0|  25|          18|          18|
    |r_V_39_fu_703_p2                                  |     -    |      0|  0|  25|          18|          18|
    |ret_V_29_fu_853_p2                                |     -    |      0|  0|  18|          15|          15|
    |ret_V_32_fu_871_p2                                |     -    |      0|  0|  18|          13|          13|
    |ret_V_34_fu_735_p2                                |     -    |      0|  0|  20|          13|          13|
    |ret_V_35_fu_640_p2                                |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_fu_929_p2                              |     -    |      0|  0|  18|          24|          24|
    |sub_ln700_1_fu_1249_p2                            |     -    |      0|  0|  18|          48|          48|
    |sub_ln700_fu_1107_p2                              |     -    |      0|  0|  43|          36|          36|
    |sub_ln703_fu_626_p2                               |     -    |      0|  0|  18|          12|          12|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |     25|  0|1711|        1074|        1258|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1763                                   |   24|   0|   24|          0|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1657                                       |   13|   0|   13|          0|
    |mul_ln1192_10_reg_1918                                 |   54|   0|   54|          0|
    |mul_ln1192_2_reg_1873                                  |   48|   0|   48|          0|
    |mul_ln1192_3_reg_1908                                  |   48|   0|   48|          0|
    |mul_ln1192_4_reg_1923                                  |   48|   0|   48|          0|
    |mul_ln1192_6_reg_1888                                  |   53|   0|   53|          0|
    |mul_ln1192_7_reg_1913                                  |   60|   0|   60|          0|
    |mul_ln1192_9_reg_1898                                  |   50|   0|   50|          0|
    |mul_ln1192_reg_1600                                    |   18|   0|   18|          0|
    |mul_ln700_2_reg_1768                                   |   48|   0|   48|          0|
    |mul_ln700_3_reg_1833                                   |   48|   0|   48|          0|
    |mul_ln728_reg_1722                                     |   18|   0|   18|          0|
    |p_0_reg_1677                                           |    8|   0|    8|          0|
    |p_10_reg_1798                                          |    8|   0|    8|          0|
    |p_11_reg_1863                                          |    8|   0|    8|          0|
    |p_1_reg_1808                                           |    8|   0|    8|          0|
    |p_2_reg_1813                                           |    8|   0|    8|          0|
    |p_3_reg_1705                                           |    8|   0|    8|          0|
    |p_4_reg_1689                                           |    8|   0|    8|          0|
    |p_5_reg_1783                                           |    8|   0|    8|          0|
    |p_6_reg_1848                                           |    8|   0|    8|          0|
    |p_7_reg_1793                                           |    8|   0|    8|          0|
    |p_8_reg_1823                                           |    8|   0|    8|          0|
    |p_9_reg_1878                                           |    8|   0|    8|          0|
    |p_Val2_10_reg_1563                                     |   12|   0|   12|          0|
    |p_Val2_10_reg_1563_pp0_iter1_reg                       |   12|   0|   12|          0|
    |p_Val2_1_reg_1571                                      |   12|   0|   12|          0|
    |p_Val2_2_reg_1578                                      |   12|   0|   12|          0|
    |p_Val2_3_reg_1591                                      |   12|   0|   12|          0|
    |p_Val2_4_reg_1699                                      |    8|   0|    8|          0|
    |p_Val2_5_reg_1694                                      |    8|   0|    8|          0|
    |p_Val2_6_reg_1742                                      |    8|   0|    8|          0|
    |p_Val2_7_reg_1605                                      |   12|   0|   12|          0|
    |p_Val2_s_reg_1684                                      |    8|   0|    8|          0|
    |r_V_11_reg_1753                                        |   26|   0|   26|          0|
    |r_V_14_reg_1711                                        |   24|   0|   24|          0|
    |r_V_17_reg_1717                                        |   28|   0|   28|          0|
    |r_V_18_reg_1773                                        |   16|   0|   16|          0|
    |r_V_20_reg_1838                                        |   43|   0|   43|          0|
    |r_V_21_reg_1843                                        |   16|   0|   16|          0|
    |r_V_22_reg_1893                                        |   16|   0|   16|          0|
    |r_V_25_reg_1853                                        |   34|   0|   34|          0|
    |r_V_26_reg_1858                                        |   16|   0|   16|          0|
    |r_V_29_reg_1903                                        |   16|   0|   16|          0|
    |r_V_35_reg_1747                                        |   16|   0|   16|          0|
    |r_V_5_reg_1818                                         |   40|   0|   40|          0|
    |ret_V_16_reg_1727                                      |    9|   0|    9|          0|
    |ret_V_20_reg_1622                                      |   20|   0|   20|          0|
    |ret_V_23_reg_1788                                      |    9|   0|    9|          0|
    |ret_V_28_reg_1803                                      |   17|   0|   17|          0|
    |ret_V_29_reg_1732                                      |   15|   0|   15|          0|
    |ret_V_29_reg_1732_pp0_iter5_reg                        |   15|   0|   15|          0|
    |ret_V_34_reg_1672                                      |   13|   0|   13|          0|
    |ret_V_34_reg_1672_pp0_iter4_reg                        |   13|   0|   13|          0|
    |ret_V_38_reg_1778                                      |   25|   0|   25|          0|
    |ret_V_6_reg_1737                                       |   20|   0|   20|          0|
    |ret_V_9_reg_1758                                       |   20|   0|   20|          0|
    |sext_ln1118_13_reg_1647                                |   13|   0|   18|          5|
    |sext_ln728_reg_1637                                    |   18|   0|   18|          0|
    |sext_ln728_reg_1637_pp0_iter2_reg                      |   18|   0|   18|          0|
    |shl_ln_reg_1662                                        |   12|   0|   14|          2|
    |shl_ln_reg_1662_pp0_iter3_reg                          |   12|   0|   14|          2|
    |sub_ln700_reg_1828                                     |   36|   0|   36|          0|
    |trunc_ln708_11_reg_1933                                |   12|   0|   12|          0|
    |trunc_ln708_1_reg_1868                                 |   12|   0|   12|          0|
    |trunc_ln708_4_reg_1667                                 |   12|   0|   12|          0|
    |trunc_ln708_5_reg_1883                                 |   12|   0|   12|          0|
    |trunc_ln708_6_reg_1617                                 |   12|   0|   12|          0|
    |trunc_ln708_7_reg_1652                                 |   12|   0|   12|          0|
    |trunc_ln708_8_reg_1928                                 |   12|   0|   12|          0|
    |trunc_ln708_9_reg_1627                                 |   12|   0|   12|          0|
    |trunc_ln708_s_reg_1632                                 |   12|   0|   12|          0|
    |trunc_ln_reg_1642                                      |   12|   0|   12|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  192|   0|  192|          0|
    |p_3_reg_1705                                           |   64|  32|    8|          0|
    |p_Val2_1_reg_1571                                      |   64|  32|   12|          0|
    |p_Val2_2_reg_1578                                      |   64|  32|   12|          0|
    |p_Val2_3_reg_1591                                      |   64|  32|   12|          0|
    |p_Val2_7_reg_1605                                      |   64|  32|   12|          0|
    |trunc_ln708_1_reg_1868                                 |   64|  32|   12|          0|
    |trunc_ln708_5_reg_1883                                 |   64|  32|   12|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2089| 224| 1730|          9|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

