<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-3</Part>
        <TopModelName>cnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.983</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>46403</Best-caseLatency>
            <Average-caseLatency>46403</Average-caseLatency>
            <Worst-caseLatency>46403</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.464 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.464 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.464 ms</Worst-caseRealTimeLatency>
            <Interval-min>46404</Interval-min>
            <Interval-max>46404</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>CNN/src/cnn.cpp:64</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>116</BRAM_18K>
            <DSP>300</DSP>
            <FF>53635</FF>
            <LUT>79001</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_we0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_d0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_q1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_Pipeline_1_fu_260</InstName>
                    <ModuleName>cnn_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>260</ID>
                    <BindInstances>empty_52_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_266</InstName>
                    <ModuleName>cnn_Pipeline_pad_for_rows_pad_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                    <BindInstances>add_ln11_1_fu_121_p2 add_ln11_fu_133_p2 empty_fu_224_p2 add_ln17_fu_259_p2 add_ln13_fu_161_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_273</InstName>
                    <ModuleName>cnn_Pipeline_clone_for_rows_clone_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>273</ID>
                    <BindInstances>add_ln86_1_fu_888_p2 add_ln86_fu_900_p2 mul_6ns_8ns_13_1_1_U7 mul_6ns_8ns_13_1_1_U8 add_ln88_fu_940_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_section_fu_329</InstName>
                    <ModuleName>dataflow_section</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>329</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_convolution_fu_284</InstName>
                            <ModuleName>convolution</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>284</ID>
                            <BindInstances>add_ln19_2_fu_1686_p2 add_ln19_fu_1710_p2 add_ln22_fu_1762_p2 add_ln27_fu_1814_p2 empty_fu_1866_p2 add_ln43_56_fu_1895_p2 empty_45_fu_1904_p2 add_ln43_57_fu_1913_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_fu_1924_p2 add_ln43_58_fu_1934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_1_fu_1949_p2 add_ln43_59_fu_1958_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_2_fu_1968_p2 add_ln43_60_fu_1977_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_3_fu_1990_p2 add_ln43_61_fu_2000_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_4_fu_2010_p2 add_ln43_62_fu_2020_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_5_fu_2030_p2 add_ln43_63_fu_2049_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_46_fu_2059_p2 add_ln43_64_fu_2088_p2 add_ln43_65_fu_2094_p2 add_ln43_66_fu_2104_p2 add_ln43_67_fu_2113_p2 add_ln43_68_fu_2122_p2 add_ln43_69_fu_2131_p2 add_ln43_70_fu_2140_p2 add_ln43_71_fu_2149_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_47_fu_2158_p2 add_ln43_72_fu_2187_p2 add_ln43_73_fu_2193_p2 add_ln43_74_fu_2203_p2 add_ln43_75_fu_2213_p2 add_ln43_76_fu_2222_p2 add_ln43_77_fu_2231_p2 add_ln43_78_fu_2240_p2 add_ln43_79_fu_2249_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_48_fu_2258_p2 add_ln43_80_fu_2287_p2 add_ln43_81_fu_2293_p2 add_ln43_82_fu_2303_p2 add_ln43_83_fu_2312_p2 add_ln43_84_fu_2321_p2 add_ln43_85_fu_2330_p2 add_ln43_86_fu_2339_p2 add_ln43_87_fu_2348_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_49_fu_2357_p2 add_ln43_88_fu_2386_p2 add_ln43_89_fu_2392_p2 add_ln43_90_fu_2402_p2 add_ln43_91_fu_2412_p2 add_ln43_92_fu_2421_p2 add_ln43_93_fu_2430_p2 add_ln43_94_fu_2439_p2 add_ln43_95_fu_2451_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_50_fu_2460_p2 add_ln43_96_fu_2486_p2 add_ln43_97_fu_2492_p2 add_ln43_98_fu_2502_p2 add_ln43_99_fu_2511_p2 add_ln43_100_fu_2520_p2 add_ln43_101_fu_2529_p2 add_ln43_102_fu_2538_p2 add_ln43_103_fu_2542_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_51_fu_2546_p2 add_ln43_104_fu_2571_p2 add_ln43_105_fu_2577_p2 add_ln43_106_fu_2582_p2 add_ln43_107_fu_2587_p2 add_ln43_108_fu_2592_p2 add_ln43_109_fu_2597_p2 add_ln43_110_fu_2602_p2 add_ln43_111_fu_2607_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U64 add_ln30_fu_2036_p2 add_ln27_2_fu_2644_p2 add_ln22_2_fu_2656_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution_1_fu_304</InstName>
                            <ModuleName>convolution_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>304</ID>
                            <BindInstances>add_ln19_1_fu_22015_p2 add_ln19_fu_22112_p2 add_ln22_fu_22138_p2 add_ln27_fu_22179_p2 grp_fu_22221_p0 am_addmul_5ns_3ns_7ns_13_4_1_U333 am_addmul_5ns_3ns_7ns_13_4_1_U334 am_addmul_5ns_3ns_7ns_13_4_1_U335 add_ln42_3_fu_22272_p2 add_ln42_4_fu_22277_p2 add_ln42_5_fu_22282_p2 mul_5ns_7ns_11_1_1_U276 add_ln43_fu_22318_p2 grp_fu_22237_p0 am_addmul_5ns_3ns_7ns_13_4_1_U336 am_addmul_5ns_3ns_7ns_13_4_1_U337 am_addmul_5ns_3ns_7ns_13_4_1_U338 add_ln42_9_fu_22391_p2 add_ln42_10_fu_22396_p2 add_ln42_11_fu_22401_p2 mul_5ns_7ns_11_1_1_U280 add_ln43_1_fu_22492_p2 fmul_32ns_32ns_32_4_max_dsp_1_U175 mul_5ns_7ns_11_1_1_U281 add_ln43_2_fu_22553_p2 fmul_32ns_32ns_32_4_max_dsp_1_U176 mul_5ns_7ns_11_1_1_U282 add_ln43_3_fu_22614_p2 fmul_32ns_32ns_32_4_max_dsp_1_U177 fadd_32ns_32ns_32_4_full_dsp_1_U127 mul_5ns_7ns_11_1_1_U283 add_ln43_4_fu_22675_p2 fmul_32ns_32ns_32_4_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U128 am_addmul_5ns_3ns_7ns_13_4_1_U338 add_ln43_5_fu_22746_p2 fmul_32ns_32ns_32_4_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U129 am_addmul_5ns_3ns_7ns_13_4_1_U337 add_ln43_6_fu_22817_p2 fmul_32ns_32ns_32_4_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U130 am_addmul_5ns_3ns_7ns_13_4_1_U336 add_ln43_7_fu_22888_p2 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_4_full_dsp_1_U131 mul_5ns_7ns_11_1_1_U277 add_ln43_8_fu_22956_p2 add_ln43_9_fu_22962_p2 add_ln43_10_fu_23021_p2 add_ln43_11_fu_23080_p2 add_ln43_12_fu_23139_p2 add_ln43_13_fu_23198_p2 add_ln43_14_fu_23257_p2 add_ln43_15_fu_23316_p2 fmul_32ns_32ns_32_4_max_dsp_1_U182 fadd_32ns_32ns_32_4_full_dsp_1_U132 fmul_32ns_32ns_32_4_max_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U133 fmul_32ns_32ns_32_4_max_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U134 fmul_32ns_32ns_32_4_max_dsp_1_U185 fadd_32ns_32ns_32_4_full_dsp_1_U135 fmul_32ns_32ns_32_4_max_dsp_1_U186 fadd_32ns_32ns_32_4_full_dsp_1_U136 fmul_32ns_32ns_32_4_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U138 mul_5ns_7ns_11_1_1_U278 add_ln43_16_fu_23385_p2 add_ln43_17_fu_23391_p2 add_ln43_18_fu_23450_p2 add_ln43_19_fu_23509_p2 add_ln43_20_fu_23568_p2 add_ln43_21_fu_23627_p2 add_ln43_22_fu_23686_p2 add_ln43_23_fu_23745_p2 fmul_32ns_32ns_32_4_max_dsp_1_U189 fadd_32ns_32ns_32_4_full_dsp_1_U139 fmul_32ns_32ns_32_4_max_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U140 fmul_32ns_32ns_32_4_max_dsp_1_U191 fadd_32ns_32ns_32_4_full_dsp_1_U141 fmul_32ns_32ns_32_4_max_dsp_1_U192 fadd_32ns_32ns_32_4_full_dsp_1_U142 fmul_32ns_32ns_32_4_max_dsp_1_U193 fadd_32ns_32ns_32_4_full_dsp_1_U143 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_4_full_dsp_1_U144 fmul_32ns_32ns_32_4_max_dsp_1_U195 fadd_32ns_32ns_32_4_full_dsp_1_U145 mul_5ns_7ns_11_1_1_U279 add_ln43_24_fu_23814_p2 add_ln43_25_fu_23820_p2 add_ln43_26_fu_23879_p2 add_ln43_27_fu_23938_p2 add_ln43_28_fu_23997_p2 add_ln43_29_fu_24056_p2 add_ln43_30_fu_24115_p2 add_ln43_31_fu_24174_p2 fmul_32ns_32ns_32_4_max_dsp_1_U196 fadd_32ns_32ns_32_4_full_dsp_1_U146 fmul_32ns_32ns_32_4_max_dsp_1_U197 fadd_32ns_32ns_32_4_full_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U198 fadd_32ns_32ns_32_4_full_dsp_1_U148 fmul_32ns_32ns_32_4_max_dsp_1_U199 fadd_32ns_32ns_32_4_full_dsp_1_U149 fmul_32ns_32ns_32_4_max_dsp_1_U200 fadd_32ns_32ns_32_4_full_dsp_1_U150 fmul_32ns_32ns_32_4_max_dsp_1_U201 fadd_32ns_32ns_32_4_full_dsp_1_U151 fmul_32ns_32ns_32_4_max_dsp_1_U202 fadd_32ns_32ns_32_4_full_dsp_1_U152 am_addmul_5ns_3ns_7ns_13_4_1_U335 add_ln43_32_fu_24254_p2 add_ln43_33_fu_24260_p2 add_ln43_34_fu_24319_p2 add_ln43_35_fu_24378_p2 add_ln43_36_fu_24437_p2 add_ln43_37_fu_24496_p2 add_ln43_38_fu_24555_p2 add_ln43_39_fu_24614_p2 fmul_32ns_32ns_32_4_max_dsp_1_U203 fadd_32ns_32ns_32_4_full_dsp_1_U153 fmul_32ns_32ns_32_4_max_dsp_1_U204 fadd_32ns_32ns_32_4_full_dsp_1_U154 fmul_32ns_32ns_32_4_max_dsp_1_U205 fadd_32ns_32ns_32_4_full_dsp_1_U155 fmul_32ns_32ns_32_4_max_dsp_1_U206 fadd_32ns_32ns_32_4_full_dsp_1_U156 fmul_32ns_32ns_32_4_max_dsp_1_U207 fadd_32ns_32ns_32_4_full_dsp_1_U157 fmul_32ns_32ns_32_4_max_dsp_1_U208 fadd_32ns_32ns_32_4_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U209 fadd_32ns_32ns_32_4_full_dsp_1_U159 am_addmul_5ns_3ns_7ns_13_4_1_U334 add_ln43_40_fu_24694_p2 add_ln43_41_fu_24700_p2 add_ln43_42_fu_24759_p2 add_ln43_43_fu_24818_p2 add_ln43_44_fu_24877_p2 add_ln43_45_fu_24936_p2 add_ln43_46_fu_24995_p2 add_ln43_47_fu_25054_p2 fmul_32ns_32ns_32_4_max_dsp_1_U210 fadd_32ns_32ns_32_4_full_dsp_1_U160 fmul_32ns_32ns_32_4_max_dsp_1_U211 fadd_32ns_32ns_32_4_full_dsp_1_U161 fmul_32ns_32ns_32_4_max_dsp_1_U212 fadd_32ns_32ns_32_4_full_dsp_1_U162 fmul_32ns_32ns_32_4_max_dsp_1_U213 fadd_32ns_32ns_32_4_full_dsp_1_U163 fmul_32ns_32ns_32_4_max_dsp_1_U214 fadd_32ns_32ns_32_4_full_dsp_1_U164 fmul_32ns_32ns_32_4_max_dsp_1_U215 fadd_32ns_32ns_32_4_full_dsp_1_U165 fmul_32ns_32ns_32_4_max_dsp_1_U216 fadd_32ns_32ns_32_4_full_dsp_1_U166 am_addmul_5ns_3ns_7ns_13_4_1_U333 add_ln43_48_fu_25134_p2 add_ln43_49_fu_25140_p2 add_ln43_50_fu_25199_p2 add_ln43_51_fu_25258_p2 add_ln43_52_fu_25317_p2 add_ln43_53_fu_25376_p2 add_ln43_54_fu_25435_p2 add_ln43_55_fu_25494_p2 fmul_32ns_32ns_32_4_max_dsp_1_U217 fadd_32ns_32ns_32_4_full_dsp_1_U167 fmul_32ns_32ns_32_4_max_dsp_1_U218 fadd_32ns_32ns_32_4_full_dsp_1_U168 fmul_32ns_32ns_32_4_max_dsp_1_U219 fadd_32ns_32ns_32_4_full_dsp_1_U169 fmul_32ns_32ns_32_4_max_dsp_1_U220 fadd_32ns_32ns_32_4_full_dsp_1_U170 fmul_32ns_32ns_32_4_max_dsp_1_U221 fadd_32ns_32ns_32_4_full_dsp_1_U171 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_4_full_dsp_1_U172 fmul_32ns_32ns_32_4_max_dsp_1_U223 fadd_32ns_32ns_32_4_full_dsp_1_U173 fadd_32ns_32ns_32_4_full_dsp_1_U174 add_ln30_fu_22243_p2 add_ln27_1_fu_22057_p2 add_ln22_1_fu_22071_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution_fu_295</InstName>
                            <ModuleName>convolution</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>295</ID>
                            <BindInstances>add_ln19_2_fu_1686_p2 add_ln19_fu_1710_p2 add_ln22_fu_1762_p2 add_ln27_fu_1814_p2 empty_fu_1866_p2 add_ln43_56_fu_1895_p2 empty_45_fu_1904_p2 add_ln43_57_fu_1913_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_fu_1924_p2 add_ln43_58_fu_1934_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_1_fu_1949_p2 add_ln43_59_fu_1958_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_2_fu_1968_p2 add_ln43_60_fu_1977_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_3_fu_1990_p2 add_ln43_61_fu_2000_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_4_fu_2010_p2 add_ln43_62_fu_2020_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 add_ln43_5_fu_2030_p2 add_ln43_63_fu_2049_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_46_fu_2059_p2 add_ln43_64_fu_2088_p2 add_ln43_65_fu_2094_p2 add_ln43_66_fu_2104_p2 add_ln43_67_fu_2113_p2 add_ln43_68_fu_2122_p2 add_ln43_69_fu_2131_p2 add_ln43_70_fu_2140_p2 add_ln43_71_fu_2149_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_47_fu_2158_p2 add_ln43_72_fu_2187_p2 add_ln43_73_fu_2193_p2 add_ln43_74_fu_2203_p2 add_ln43_75_fu_2213_p2 add_ln43_76_fu_2222_p2 add_ln43_77_fu_2231_p2 add_ln43_78_fu_2240_p2 add_ln43_79_fu_2249_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 empty_48_fu_2258_p2 add_ln43_80_fu_2287_p2 add_ln43_81_fu_2293_p2 add_ln43_82_fu_2303_p2 add_ln43_83_fu_2312_p2 add_ln43_84_fu_2321_p2 add_ln43_85_fu_2330_p2 add_ln43_86_fu_2339_p2 add_ln43_87_fu_2348_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U63 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_49_fu_2357_p2 add_ln43_88_fu_2386_p2 add_ln43_89_fu_2392_p2 add_ln43_90_fu_2402_p2 add_ln43_91_fu_2412_p2 add_ln43_92_fu_2421_p2 add_ln43_93_fu_2430_p2 add_ln43_94_fu_2439_p2 add_ln43_95_fu_2451_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_50_fu_2460_p2 add_ln43_96_fu_2486_p2 add_ln43_97_fu_2492_p2 add_ln43_98_fu_2502_p2 add_ln43_99_fu_2511_p2 add_ln43_100_fu_2520_p2 add_ln43_101_fu_2529_p2 add_ln43_102_fu_2538_p2 add_ln43_103_fu_2542_p2 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 empty_51_fu_2546_p2 add_ln43_104_fu_2571_p2 add_ln43_105_fu_2577_p2 add_ln43_106_fu_2582_p2 add_ln43_107_fu_2587_p2 add_ln43_108_fu_2592_p2 add_ln43_109_fu_2597_p2 add_ln43_110_fu_2602_p2 add_ln43_111_fu_2607_p2 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U64 add_ln30_fu_2036_p2 add_ln27_2_fu_2644_p2 add_ln22_2_fu_2656_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_max_pooling_fu_407</InstName>
                            <ModuleName>max_pooling</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>407</ID>
                            <BindInstances>add_ln9_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_max_pooling_fu_413</InstName>
                            <ModuleName>max_pooling</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>413</ID>
                            <BindInstances>add_ln9_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_flat_for_rows_flat_for_cols_fu_419</InstName>
                            <ModuleName>dataflow_section_Pipeline_flat_for_rows_flat_for_cols</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>419</ID>
                            <BindInstances>add_ln6_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_flat_for_rows_flat_for_cols4_fu_425</InstName>
                            <ModuleName>dataflow_section_Pipeline_flat_for_rows_flat_for_cols4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>425</ID>
                            <BindInstances>add_ln6_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_flat_for_rows_flat_for_cols5_fu_431</InstName>
                            <ModuleName>dataflow_section_Pipeline_flat_for_rows_flat_for_cols5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>431</ID>
                            <BindInstances>add_ln6_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_flat_for_rows_flat_for_cols6_fu_437</InstName>
                            <ModuleName>dataflow_section_Pipeline_flat_for_rows_flat_for_cols6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>437</ID>
                            <BindInstances>add_ln6_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dense_fu_443</InstName>
                            <ModuleName>dense</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>443</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_1_fu_60</InstName>
                                    <ModuleName>dense_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>empty_17_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_dense_for_flat_fu_66</InstName>
                                    <ModuleName>dense_Pipeline_dense_for_flat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln39_fu_371_p2 empty_fu_381_p2 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 dense_weights_0_U dense_weights_1_U dense_weights_2_U dense_weights_3_U dense_weights_4_U dense_weights_5_U dense_weights_6_U dense_weights_7_U dense_weights_8_U dense_weights_9_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94</InstName>
                                    <ModuleName>dense_Pipeline_VITIS_LOOP_50_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln50_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U429</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dense_fu_471</InstName>
                            <ModuleName>dense</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>471</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_1_fu_60</InstName>
                                    <ModuleName>dense_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>empty_17_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_dense_for_flat_fu_66</InstName>
                                    <ModuleName>dense_Pipeline_dense_for_flat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln39_fu_371_p2 empty_fu_381_p2 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 dense_weights_0_U dense_weights_1_U dense_weights_2_U dense_weights_3_U dense_weights_4_U dense_weights_5_U dense_weights_6_U dense_weights_7_U dense_weights_8_U dense_weights_9_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94</InstName>
                                    <ModuleName>dense_Pipeline_VITIS_LOOP_50_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln50_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U429</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dense_fu_499</InstName>
                            <ModuleName>dense</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>499</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_1_fu_60</InstName>
                                    <ModuleName>dense_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>empty_17_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_dense_for_flat_fu_66</InstName>
                                    <ModuleName>dense_Pipeline_dense_for_flat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln39_fu_371_p2 empty_fu_381_p2 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 dense_weights_0_U dense_weights_1_U dense_weights_2_U dense_weights_3_U dense_weights_4_U dense_weights_5_U dense_weights_6_U dense_weights_7_U dense_weights_8_U dense_weights_9_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94</InstName>
                                    <ModuleName>dense_Pipeline_VITIS_LOOP_50_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln50_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U429</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dense_fu_527</InstName>
                            <ModuleName>dense</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>527</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_1_fu_60</InstName>
                                    <ModuleName>dense_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>empty_17_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_dense_for_flat_fu_66</InstName>
                                    <ModuleName>dense_Pipeline_dense_for_flat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>66</ID>
                                    <BindInstances>add_ln39_fu_371_p2 empty_fu_381_p2 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 fmul_32ns_32ns_32_4_max_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U412 dense_weights_0_U dense_weights_1_U dense_weights_2_U dense_weights_3_U dense_weights_4_U dense_weights_5_U dense_weights_6_U dense_weights_7_U dense_weights_8_U dense_weights_9_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_Pipeline_VITIS_LOOP_50_2_fu_94</InstName>
                                    <ModuleName>dense_Pipeline_VITIS_LOOP_50_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln50_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>dense_array_U mul_2ns_9ns_10_1_1_U429</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_dense_soft_max_for_dense_size_fu_555</InstName>
                            <ModuleName>dataflow_section_Pipeline_dense_soft_max_for_dense_size</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>555</ID>
                            <BindInstances>add_ln13_fu_151_p2 fexp_32ns_32ns_32_8_full_dsp_1_U437 dense_biases_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dataflow_section_Pipeline_dense_soft_max_for_digits_fu_568</InstName>
                            <ModuleName>dataflow_section_Pipeline_dense_soft_max_for_digits</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>568</ID>
                            <BindInstances>add_ln27_fu_81_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_to_pool_streams_fifo_U conv_to_pool_streams_1_fifo_U conv_to_pool_streams_2_fifo_U conv_to_pool_streams_3_fifo_U pool_to_flat_streams_fifo_U pool_to_flat_streams_1_fifo_U pool_to_flat_streams_2_fifo_U pool_to_flat_streams_3_fifo_U flat_to_dense_streams_fifo_U flat_to_dense_streams_1_fifo_U flat_to_dense_streams_2_fifo_U flat_to_dense_streams_3_fifo_U dense_to_softmax_streams_fifo_U dense_to_softmax_streams_1_fifo_U dense_to_softmax_streams_2_fifo_U dense_to_softmax_streams_3_fifo_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>pad_img0_U pad_img1_U fdiv_32ns_32ns_32_12_no_dsp_1_U521 pad_img3_U pad_img3_1_U pad_img3_2_U pad_img3_3_U pad_img3_4_U pad_img3_5_U pad_img3_6_U pad_img3_7_U pad_img3_8_U pad_img3_9_U pad_img3_10_U pad_img3_11_U pad_img3_12_U pad_img3_13_U pad_img3_14_U pad_img3_15_U pad_img3_16_U pad_img3_17_U pad_img3_18_U pad_img3_19_U fdiv_32ns_32ns_32_12_no_dsp_1_U521 pad_img3_21_U pad_img3_22_U pad_img3_23_U pad_img3_24_U pad_img3_25_U pad_img3_26_U pad_img3_27_U pad_img3_28_U pad_img3_29_U pad_img3_30_U pad_img3_31_U pad_img3_32_U pad_img3_33_U pad_img3_34_U pad_img3_35_U pad_img3_36_U pad_img3_37_U pad_img3_38_U pad_img3_39_U pad_img3_40_U pad_img3_41_U pad_img3_42_U pad_img3_43_U pad_img3_44_U pad_img3_45_U pad_img3_46_U pad_img3_47_U pad_img3_48_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.193</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1158</Best-caseLatency>
                    <Average-caseLatency>1158</Average-caseLatency>
                    <Worst-caseLatency>1158</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1158</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1156</TripCount>
                        <Latency>1156</Latency>
                        <AbsoluteTimeLatency>11.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_pad_for_rows_pad_for_cols</Name>
            <Loops>
                <pad_for_rows_pad_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>800</Best-caseLatency>
                    <Average-caseLatency>800</Average-caseLatency>
                    <Worst-caseLatency>800</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>800</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pad_for_rows_pad_for_cols>
                        <Name>pad_for_rows_pad_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>798</Latency>
                        <AbsoluteTimeLatency>7.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pad_for_rows_pad_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/utils.cpp:13~CNN/src/cnn.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pad_for_rows_pad_for_cols>
                            <Name>pad_for_rows_pad_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/utils.cpp:11~CNN/src/cnn.cpp:69</SourceLocation>
                        </pad_for_rows_pad_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>253</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_121_p2" SOURCE="CNN/src/utils.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_133_p2" SOURCE="CNN/src/utils.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_224_p2" SOURCE="CNN/src/utils.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_259_p2" SOURCE="CNN/src/utils.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_161_p2" SOURCE="CNN/src/utils.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_clone_for_rows_clone_for_cols</Name>
            <Loops>
                <clone_for_rows_clone_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1166</Best-caseLatency>
                    <Average-caseLatency>1166</Average-caseLatency>
                    <Worst-caseLatency>1166</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <clone_for_rows_clone_for_cols>
                        <Name>clone_for_rows_clone_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1156</TripCount>
                        <Latency>1164</Latency>
                        <AbsoluteTimeLatency>11.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </clone_for_rows_clone_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/cnn.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <clone_for_rows_clone_for_cols>
                            <Name>clone_for_rows_clone_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/cnn.cpp:86</SourceLocation>
                        </clone_for_rows_clone_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>490</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>502</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_888_p2" SOURCE="CNN/src/cnn.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_900_p2" SOURCE="CNN/src/cnn.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U7" SOURCE="CNN/src/cnn.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U8" SOURCE="CNN/src/cnn.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_940_p2" SOURCE="CNN/src/cnn.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution</Name>
            <Loops>
                <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19785</Best-caseLatency>
                    <Average-caseLatency>19785</Average-caseLatency>
                    <Worst-caseLatency>19785</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19785</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                        <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>19783</Latency>
                        <AbsoluteTimeLatency>0.198 ms</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>209</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/conv.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                            <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>CNN/src/conv.cpp:19</SourceLocation>
                        </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>7111</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>6059</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_1686_p2" SOURCE="CNN/src/conv.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_1710_p2" SOURCE="CNN/src/conv.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_1762_p2" SOURCE="CNN/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1814_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1866_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_56_fu_1895_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1904_p2" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_57_fu_1913_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1924_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_58_fu_1934_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_1949_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_59_fu_1958_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_1968_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_60_fu_1977_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_1990_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_61_fu_2000_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_2010_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_62_fu_2020_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_2030_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_63_fu_2049_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_2059_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_64_fu_2088_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_65_fu_2094_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_66_fu_2104_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_67_fu_2113_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_68_fu_2122_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_69_fu_2131_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_70_fu_2140_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_71_fu_2149_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_2158_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_72_fu_2187_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_73_fu_2193_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_74_fu_2203_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_75_fu_2213_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_76_fu_2222_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_77_fu_2231_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_78_fu_2240_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_79_fu_2249_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_2258_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_80_fu_2287_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_81_fu_2293_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_82_fu_2303_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_83_fu_2312_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_84_fu_2321_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_85_fu_2330_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_86_fu_2339_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_87_fu_2348_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U63" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_2357_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_88_fu_2386_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_89_fu_2392_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_90_fu_2402_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_91_fu_2412_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_92_fu_2421_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_93_fu_2430_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_94_fu_2439_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_95_fu_2451_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_2460_p2" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_96_fu_2486_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_97_fu_2492_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_98_fu_2502_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_99_fu_2511_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_100_fu_2520_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_101_fu_2529_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_102_fu_2538_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_103_fu_2542_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_2546_p2" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_104_fu_2571_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_105_fu_2577_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_106_fu_2582_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_107_fu_2587_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_108_fu_2592_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_109_fu_2597_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_110_fu_2602_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_111_fu_2607_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="CNN/src/conv.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_2036_p2" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_2644_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_2656_p2" SOURCE="CNN/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_1</Name>
            <Loops>
                <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1003</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                        <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>1001</Latency>
                        <AbsoluteTimeLatency>10.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>219</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/conv.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                            <Name>conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/conv.cpp:19</SourceLocation>
                        </conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>249</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>311</UTIL_DSP>
                    <FF>26664</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>75</UTIL_FF>
                    <LUT>51977</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>295</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_22015_p2" SOURCE="CNN/src/conv.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_22112_p2" SOURCE="CNN/src/conv.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_22138_p2" SOURCE="CNN/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_22179_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_22221_p0" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U333" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U334" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U335" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_22272_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_22277_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_5_fu_22282_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U276" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_22318_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_22237_p0" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U336" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U337" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U338" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_9_fu_22391_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_10_fu_22396_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_11_fu_22401_p2" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U280" SOURCE="CNN/src/conv.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_22492_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U175" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U281" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_22553_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U176" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U282" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_22614_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U177" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U127" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U283" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_22675_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U178" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U128" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U338" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_22746_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U179" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U129" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U337" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_22817_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U180" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U130" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U336" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_7_fu_22888_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U131" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U277" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_8_fu_22956_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_9_fu_22962_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_10_fu_23021_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_11_fu_23080_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_12_fu_23139_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_13_fu_23198_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_14_fu_23257_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_15_fu_23316_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U132" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U183" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U133" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U184" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U134" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U185" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U135" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U186" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U136" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U137" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U188" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U138" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U278" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_16_fu_23385_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_17_fu_23391_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_18_fu_23450_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_19_fu_23509_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_20_fu_23568_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_21_fu_23627_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_22_fu_23686_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_23_fu_23745_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U139" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U140" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U141" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U142" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U143" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U144" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U195" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U145" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U279" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_24_fu_23814_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_25_fu_23820_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_26_fu_23879_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_27_fu_23938_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_28_fu_23997_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_29_fu_24056_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_30_fu_24115_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_31_fu_24174_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U196" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U146" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U197" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U147" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U198" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U148" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U199" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U149" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U200" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U150" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U201" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U151" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U202" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U152" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U335" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_32_fu_24254_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_33_fu_24260_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_34_fu_24319_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_35_fu_24378_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_36_fu_24437_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_37_fu_24496_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_38_fu_24555_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_39_fu_24614_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U203" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U153" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U204" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U154" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U205" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U155" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U206" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U156" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U207" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U157" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U208" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U158" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U209" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U159" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U334" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_40_fu_24694_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_41_fu_24700_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_42_fu_24759_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_43_fu_24818_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_44_fu_24877_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_45_fu_24936_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_46_fu_24995_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_47_fu_25054_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U210" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U160" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U211" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U161" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U212" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U162" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U213" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U163" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U214" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U164" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U215" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U165" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U216" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U166" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_5ns_3ns_7ns_13_4_1_U333" SOURCE="CNN/src/conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_48_fu_25134_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_49_fu_25140_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_50_fu_25199_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_51_fu_25258_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_52_fu_25317_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_53_fu_25376_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_54_fu_25435_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_55_fu_25494_p2" SOURCE="CNN/src/conv.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U217" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U167" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U218" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U168" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U219" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U169" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U220" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U170" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U221" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U171" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U172" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U223" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U173" SOURCE="CNN/src/conv.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="w_sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U174" SOURCE="CNN/src/conv.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_22243_p2" SOURCE="CNN/src/conv.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_22057_p2" SOURCE="CNN/src/conv.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_22071_p2" SOURCE="CNN/src/conv.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/pool.cpp:9</SourceLocation>
                    <SummaryOfLoopViolations>
                        <pool_for_rows_pool_for_cols>
                            <Name>pool_for_rows_pool_for_cols</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN/src/pool.cpp:9</SourceLocation>
                        </pool_for_rows_pool_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>357</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>612</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_104_p2" SOURCE="CNN/src/pool.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_flat_for_rows_flat_for_cols</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:18~CNN/src/cnn.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <flat_for_rows_flat_for_cols>
                            <Name>flat_for_rows_flat_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:18~CNN/src/cnn.cpp:54</SourceLocation>
                        </flat_for_rows_flat_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_68_p2" SOURCE="CNN/src/flat.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_flat_for_rows_flat_for_cols4</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:19~CNN/src/cnn.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <flat_for_rows_flat_for_cols>
                            <Name>flat_for_rows_flat_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:19~CNN/src/cnn.cpp:54</SourceLocation>
                        </flat_for_rows_flat_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_68_p2" SOURCE="CNN/src/flat.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_flat_for_rows_flat_for_cols5</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:20~CNN/src/cnn.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <flat_for_rows_flat_for_cols>
                            <Name>flat_for_rows_flat_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:20~CNN/src/cnn.cpp:54</SourceLocation>
                        </flat_for_rows_flat_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_68_p2" SOURCE="CNN/src/flat.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_flat_for_rows_flat_for_cols6</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:21~CNN/src/cnn.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <flat_for_rows_flat_for_cols>
                            <Name>flat_for_rows_flat_for_cols</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/flat.cpp:6~CNN/src/flat.cpp:21~CNN/src/cnn.cpp:54</SourceLocation>
                        </flat_for_rows_flat_for_cols>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_68_p2" SOURCE="CNN/src/flat.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.968</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1971</Best-caseLatency>
                    <Average-caseLatency>1971</Average-caseLatency>
                    <Worst-caseLatency>1971</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1969</Latency>
                        <AbsoluteTimeLatency>19.690 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/dense.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_for_flat>
                            <Name>dense_for_flat</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>CNN/src/dense.cpp:39</SourceLocation>
                        </dense_for_flat>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1298</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1101</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_371_p2" SOURCE="CNN/src/dense.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_381_p2" SOURCE="CNN/src/dense.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U413" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="CNN/src/dense.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_0_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_1_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_2_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_3_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_4_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_5_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_6_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_7_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_8_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_9_U" SOURCE="" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_weights_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_VITIS_LOOP_50_2</Name>
            <Loops>
                <VITIS_LOOP_50_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_2>
                        <Name>VITIS_LOOP_50_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/dense.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_50_2>
                            <Name>VITIS_LOOP_50_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/dense.cpp:50</SourceLocation>
                        </VITIS_LOOP_50_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_74_p2" SOURCE="CNN/src/dense.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.968</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2001</Best-caseLatency>
                    <Average-caseLatency>2001</Average-caseLatency>
                    <Worst-caseLatency>2001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2001</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/dense.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1395</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1404</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="CNN/src/dense.cpp:36" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="dense_array"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_9ns_10_1_1_U429" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_dense_soft_max_for_dense_size</Name>
            <Loops>
                <dense_soft_max_for_dense_size/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_dense_size>
                        <Name>dense_soft_max_for_dense_size</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>68</Latency>
                        <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_dense_size>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/dense.cpp:10~CNN/src/cnn.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_soft_max_for_dense_size>
                            <Name>dense_soft_max_for_dense_size</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>CNN/src/dense.cpp:13~CNN/src/cnn.cpp:61</SourceLocation>
                        </dense_soft_max_for_dense_size>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>1058</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1323</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_dense_size" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_151_p2" SOURCE="CNN/src/dense.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="dense_soft_max_for_dense_size" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U437" SOURCE="CNN/src/dense.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_biases_U" SOURCE="" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dense_biases"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section_Pipeline_dense_soft_max_for_digits</Name>
            <Loops>
                <dense_soft_max_for_digits/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_digits>
                        <Name>dense_soft_max_for_digits</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>23</Latency>
                        <AbsoluteTimeLatency>0.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_digits>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/dense.cpp:27~CNN/src/cnn.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dense_soft_max_for_digits>
                            <Name>dense_soft_max_for_digits</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>CNN/src/dense.cpp:27~CNN/src/cnn.cpp:61</SourceLocation>
                        </dense_soft_max_for_digits>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_digits" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_81_p2" SOURCE="CNN/src/dense.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_section</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43272</Best-caseLatency>
                    <Average-caseLatency>43272</Average-caseLatency>
                    <Worst-caseLatency>43272</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.433 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.433 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43272</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/cnn.cpp:27</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>104</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>86</UTIL_BRAM>
                    <DSP>300</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>375</UTIL_DSP>
                    <FF>51299</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>145</UTIL_FF>
                    <LUT>75554</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>429</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_fifo_U" SOURCE="CNN/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv_to_pool_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_1_fifo_U" SOURCE="CNN/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv_to_pool_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_2_fifo_U" SOURCE="CNN/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv_to_pool_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_3_fifo_U" SOURCE="CNN/src/cnn.cpp:27" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="conv_to_pool_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_fifo_U" SOURCE="CNN/src/cnn.cpp:42" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="pool_to_flat_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_1_fifo_U" SOURCE="CNN/src/cnn.cpp:42" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="pool_to_flat_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_2_fifo_U" SOURCE="CNN/src/cnn.cpp:42" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="pool_to_flat_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_3_fifo_U" SOURCE="CNN/src/cnn.cpp:42" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="pool_to_flat_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_fifo_U" SOURCE="CNN/src/cnn.cpp:53" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="flat_to_dense_streams"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_1_fifo_U" SOURCE="CNN/src/cnn.cpp:53" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="flat_to_dense_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_2_fifo_U" SOURCE="CNN/src/cnn.cpp:53" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="flat_to_dense_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_3_fifo_U" SOURCE="CNN/src/cnn.cpp:53" STORAGESIZE="32 196 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="flat_to_dense_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_fifo_U" SOURCE="CNN/src/cnn.cpp:57" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="dense_to_softmax_streams"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_1_fifo_U" SOURCE="CNN/src/cnn.cpp:57" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="dense_to_softmax_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_2_fifo_U" SOURCE="CNN/src/cnn.cpp:57" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="dense_to_softmax_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_3_fifo_U" SOURCE="CNN/src/cnn.cpp:57" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="dense_to_softmax_streams_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46403</Best-caseLatency>
                    <Average-caseLatency>46403</Average-caseLatency>
                    <Worst-caseLatency>46403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.464 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.464 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.464 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN/src/cnn.cpp:64</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>116</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>96</UTIL_BRAM>
                    <DSP>300</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>375</UTIL_DSP>
                    <FF>53635</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>152</UTIL_FF>
                    <LUT>79001</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>448</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pad_img0_U" SOURCE="CNN/src/cnn.cpp:68" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pad_img1_U" SOURCE="CNN/src/cnn.cpp:79" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U521" SOURCE="CNN/src/cnn.cpp:80" STORAGESIZE="32 1156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="pad_img2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_1_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_2_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_3_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_4_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_5_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_6_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_7_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_8_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_9_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_10_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_11_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_12_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_13_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_14_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_15_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_16_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_17_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_18_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_19_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U521" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_21_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_22_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_23_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_24_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_25_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_26_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_27_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_28_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_29_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_30_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_31_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_32_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_33_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_34_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_35_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_36_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_37_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_38_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_39_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_40_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_41_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_42_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_43_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_44_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_45_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_46_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_47_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pad_img3_48_U" SOURCE="CNN/src/cnn.cpp:81" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pad_img3_48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim rtl="vhdl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="prediction_address0" name="prediction_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce0" name="prediction_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_we0" name="prediction_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_d0" name="prediction_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="prediction_address1" name="prediction_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce1" name="prediction_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_q1" name="prediction_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_in_address0">out, 10</column>
                    <column name="img_in_q0">in, 32</column>
                    <column name="prediction_address0">out, 4</column>
                    <column name="prediction_address1">out, 4</column>
                    <column name="prediction_d0">out, 32</column>
                    <column name="prediction_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, float*</column>
                    <column name="prediction">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset</column>
                    <column name="img_in">img_in_ce0, port, </column>
                    <column name="img_in">img_in_q0, port, </column>
                    <column name="prediction">prediction_address0, port, offset</column>
                    <column name="prediction">prediction_ce0, port, </column>
                    <column name="prediction">prediction_we0, port, </column>
                    <column name="prediction">prediction_d0, port, </column>
                    <column name="prediction">prediction_address1, port, offset</column>
                    <column name="prediction">prediction_ce1, port, </column>
                    <column name="prediction">prediction_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
    <AutoPragmaReport/>
</profile>

