-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    10.4/828904 Production Release
--  HLS Date:       Thu Jul 25 13:12:11 PDT 2019
-- 
--  Generated by:   mdk@mdk-FX504
--  Generated date: Sun Oct 13 12:33:19 2019
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen IS
  PORT(
    we : OUT STD_LOGIC;
    d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    re : OUT STD_LOGIC;
    q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    we_d : IN STD_LOGIC;
    re_d : IN STD_LOGIC;
    q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen;

ARCHITECTURE v1 OF histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen
    IS
  -- Default Constants

BEGIN
  we <= (we_d);
  d <= (d_d);
  wadr <= (wadr_d);
  re <= (re_d);
  q_d <= q;
  radr <= (radr_d);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_core_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_core_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
    hist8_vinit_C_1_tr0 : IN STD_LOGIC;
    hist_loop_C_10_tr0 : IN STD_LOGIC;
    accum_loop_C_2_tr0 : IN STD_LOGIC
  );
END histogram_hls_core_core_fsm;

ARCHITECTURE v1 OF histogram_hls_core_core_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for histogram_hls_core_core_fsm_1
  TYPE histogram_hls_core_core_fsm_1_ST IS (core_rlp_C_0, main_C_0, hist8_vinit_C_0,
      hist8_vinit_C_1, hist_loop_C_0, hist_loop_C_1, hist_loop_C_2, hist_loop_C_3,
      hist_loop_C_4, hist_loop_C_5, hist_loop_C_6, hist_loop_C_7, hist_loop_C_8,
      hist_loop_C_9, hist_loop_C_10, main_C_1, accum_loop_C_0, accum_loop_C_1, accum_loop_C_2,
      main_C_2);

  SIGNAL state_var : histogram_hls_core_core_fsm_1_ST;
  SIGNAL state_var_NS : histogram_hls_core_core_fsm_1_ST;

BEGIN
  histogram_hls_core_core_fsm_1 : PROCESS (hist8_vinit_C_1_tr0, hist_loop_C_10_tr0,
      accum_loop_C_2_tr0, state_var)
  BEGIN
    CASE state_var IS
      WHEN main_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000000010");
        state_var_NS <= hist8_vinit_C_0;
      WHEN hist8_vinit_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000000100");
        state_var_NS <= hist8_vinit_C_1;
      WHEN hist8_vinit_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000001000");
        IF ( hist8_vinit_C_1_tr0 = '1' ) THEN
          state_var_NS <= hist_loop_C_0;
        ELSE
          state_var_NS <= hist8_vinit_C_0;
        END IF;
      WHEN hist_loop_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000010000");
        state_var_NS <= hist_loop_C_1;
      WHEN hist_loop_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000100000");
        state_var_NS <= hist_loop_C_2;
      WHEN hist_loop_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000001000000");
        state_var_NS <= hist_loop_C_3;
      WHEN hist_loop_C_3 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000010000000");
        state_var_NS <= hist_loop_C_4;
      WHEN hist_loop_C_4 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000100000000");
        state_var_NS <= hist_loop_C_5;
      WHEN hist_loop_C_5 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000001000000000");
        state_var_NS <= hist_loop_C_6;
      WHEN hist_loop_C_6 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000010000000000");
        state_var_NS <= hist_loop_C_7;
      WHEN hist_loop_C_7 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000100000000000");
        state_var_NS <= hist_loop_C_8;
      WHEN hist_loop_C_8 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000001000000000000");
        state_var_NS <= hist_loop_C_9;
      WHEN hist_loop_C_9 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000010000000000000");
        state_var_NS <= hist_loop_C_10;
      WHEN hist_loop_C_10 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000100000000000000");
        IF ( hist_loop_C_10_tr0 = '1' ) THEN
          state_var_NS <= main_C_1;
        ELSE
          state_var_NS <= hist_loop_C_0;
        END IF;
      WHEN main_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00001000000000000000");
        state_var_NS <= accum_loop_C_0;
      WHEN accum_loop_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00010000000000000000");
        state_var_NS <= accum_loop_C_1;
      WHEN accum_loop_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00100000000000000000");
        state_var_NS <= accum_loop_C_2;
      WHEN accum_loop_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "01000000000000000000");
        IF ( accum_loop_C_2_tr0 = '1' ) THEN
          state_var_NS <= main_C_2;
        ELSE
          state_var_NS <= accum_loop_C_0;
        END IF;
      WHEN main_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "10000000000000000000");
        state_var_NS <= main_C_0;
      -- core_rlp_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000000000000000001");
        state_var_NS <= main_C_0;
    END CASE;
  END PROCESS histogram_hls_core_core_fsm_1;

  histogram_hls_core_core_fsm_1_REG : PROCESS (clk)
  BEGIN
    IF clk'event AND ( clk = '1' ) THEN
      IF ( rst = '1' ) THEN
        state_var <= core_rlp_C_0;
      ELSE
        IF ( core_wen = '1' ) THEN
          state_var <= state_var_NS;
        END IF;
      END IF;
    END IF;
  END PROCESS histogram_hls_core_core_fsm_1_REG;

END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_staller
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_staller IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wen : OUT STD_LOGIC;
    core_wten : OUT STD_LOGIC;
    data_in_rsci_wen_comp : IN STD_LOGIC;
    hist_out_rsci_wen_comp : IN STD_LOGIC;
    hist_out_rsci_wen_comp_1 : IN STD_LOGIC;
    data_in_rsc_req_obj_wen_comp : IN STD_LOGIC;
    hist_out_rsc_req_obj_wen_comp : IN STD_LOGIC
  );
END histogram_hls_core_staller;

ARCHITECTURE v1 OF histogram_hls_core_staller IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL core_wten_reg : STD_LOGIC;

BEGIN
  -- Output Reader Assignments
  core_wen <= core_wen_drv;

  core_wen_drv <= data_in_rsci_wen_comp AND hist_out_rsci_wen_comp AND hist_out_rsci_wen_comp_1
      AND data_in_rsc_req_obj_wen_comp AND hist_out_rsc_req_obj_wen_comp;
  core_wten <= core_wten_reg;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        core_wten_reg <= '0';
      ELSE
        core_wten_reg <= NOT core_wen_drv;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
    hist_out_rsc_req_obj_wen_comp : OUT STD_LOGIC;
    hist_out_rsc_req_obj_biwt : IN STD_LOGIC;
    hist_out_rsc_req_obj_bdwt : IN STD_LOGIC;
    hist_out_rsc_req_obj_bcwt : OUT STD_LOGIC
  );
END histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp
    IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist_out_rsc_req_obj_bcwt_drv : STD_LOGIC;

BEGIN
  -- Output Reader Assignments
  hist_out_rsc_req_obj_bcwt <= hist_out_rsc_req_obj_bcwt_drv;

  hist_out_rsc_req_obj_wen_comp <= (NOT hist_out_rsc_req_obj_oswt) OR hist_out_rsc_req_obj_biwt
      OR hist_out_rsc_req_obj_bcwt_drv;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist_out_rsc_req_obj_bcwt_drv <= '0';
      ELSE
        hist_out_rsc_req_obj_bcwt_drv <= NOT((NOT(hist_out_rsc_req_obj_bcwt_drv OR
            hist_out_rsc_req_obj_biwt)) OR hist_out_rsc_req_obj_bdwt);
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
    hist_out_rsc_req_obj_vd : IN STD_LOGIC;
    hist_out_rsc_req_obj_biwt : OUT STD_LOGIC;
    hist_out_rsc_req_obj_bdwt : OUT STD_LOGIC;
    hist_out_rsc_req_obj_bcwt : IN STD_LOGIC
  );
END histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl
    IS
  -- Default Constants

BEGIN
  hist_out_rsc_req_obj_bdwt <= hist_out_rsc_req_obj_oswt AND core_wen;
  hist_out_rsc_req_obj_biwt <= hist_out_rsc_req_obj_oswt AND (NOT hist_out_rsc_req_obj_bcwt)
      AND hist_out_rsc_req_obj_vd;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_req_obj_oswt : IN STD_LOGIC;
    data_in_rsc_req_obj_wen_comp : OUT STD_LOGIC;
    data_in_rsc_req_obj_biwt : IN STD_LOGIC;
    data_in_rsc_req_obj_bdwt : IN STD_LOGIC;
    data_in_rsc_req_obj_bcwt : OUT STD_LOGIC
  );
END histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp
    IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL data_in_rsc_req_obj_bcwt_drv : STD_LOGIC;

BEGIN
  -- Output Reader Assignments
  data_in_rsc_req_obj_bcwt <= data_in_rsc_req_obj_bcwt_drv;

  data_in_rsc_req_obj_wen_comp <= (NOT data_in_rsc_req_obj_oswt) OR data_in_rsc_req_obj_biwt
      OR data_in_rsc_req_obj_bcwt_drv;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_in_rsc_req_obj_bcwt_drv <= '0';
      ELSE
        data_in_rsc_req_obj_bcwt_drv <= NOT((NOT(data_in_rsc_req_obj_bcwt_drv OR
            data_in_rsc_req_obj_biwt)) OR data_in_rsc_req_obj_bdwt);
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    data_in_rsc_req_obj_oswt : IN STD_LOGIC;
    data_in_rsc_req_obj_vd : IN STD_LOGIC;
    data_in_rsc_req_obj_biwt : OUT STD_LOGIC;
    data_in_rsc_req_obj_bdwt : OUT STD_LOGIC;
    data_in_rsc_req_obj_bcwt : IN STD_LOGIC
  );
END histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl
    IS
  -- Default Constants

BEGIN
  data_in_rsc_req_obj_bdwt <= data_in_rsc_req_obj_oswt AND core_wen;
  data_in_rsc_req_obj_biwt <= data_in_rsc_req_obj_oswt AND (NOT data_in_rsc_req_obj_bcwt)
      AND data_in_rsc_req_obj_vd;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl IS
  PORT(
    core_wten : IN STD_LOGIC;
    data_in_rsc_rls_obj_iswt0 : IN STD_LOGIC;
    data_in_rsc_rls_obj_ld_core_sct : OUT STD_LOGIC
  );
END histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl
    IS
  -- Default Constants

BEGIN
  data_in_rsc_rls_obj_ld_core_sct <= data_in_rsc_rls_obj_iswt0 AND (NOT core_wten);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl IS
  PORT(
    core_wten : IN STD_LOGIC;
    hist_out_rsc_rls_obj_iswt0 : IN STD_LOGIC;
    hist_out_rsc_rls_obj_ld_core_sct : OUT STD_LOGIC
  );
END histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl
    IS
  -- Default Constants

BEGIN
  hist_out_rsc_rls_obj_ld_core_sct <= hist_out_rsc_rls_obj_iswt0 AND (NOT core_wten);
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_biwt : IN STD_LOGIC;
    hist8_rsci_bdwt : IN STD_LOGIC;
    hist8_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist8_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist8_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist8_rsci_bcwt : STD_LOGIC;
  SIGNAL hist8_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist8_rsci_q_d_mxwt <= hist8_rsci_q_d_mxwt_drv;

  hist8_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist8_rsci_q_d, hist8_rsci_q_d_bfwt, hist8_rsci_bcwt);
  hist8_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist8_rsci_radr_d_core,
      hist8_rsci_radr_d_core_sct);
  hist8_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist8_rsci_wadr_d_core,
      hist8_rsci_wadr_d_core_sct_pff);
  hist8_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist8_rsci_d_d_core, hist8_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist8_rsci_bcwt <= '0';
      ELSE
        hist8_rsci_bcwt <= NOT((NOT(hist8_rsci_bcwt OR hist8_rsci_biwt)) OR hist8_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist8_rsci_q_d_bfwt <= hist8_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist8_rsci_oswt : IN STD_LOGIC;
    hist8_rsci_biwt : OUT STD_LOGIC;
    hist8_rsci_bdwt : OUT STD_LOGIC;
    hist8_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist8_rsci_oswt_pff : IN STD_LOGIC;
    hist8_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist8_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist8_rsci_bdwt <= hist8_rsci_oswt AND core_wen;
  hist8_rsci_biwt <= (NOT core_wten) AND hist8_rsci_oswt;
  hist8_rsci_radr_d_core_sct_pff <= hist8_rsci_oswt_pff AND core_wen;
  hist8_rsci_wadr_d_core_sct_pff <= hist8_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_biwt : IN STD_LOGIC;
    hist7_rsci_bdwt : IN STD_LOGIC;
    hist7_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist7_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist7_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist7_rsci_bcwt : STD_LOGIC;
  SIGNAL hist7_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist7_rsci_q_d_mxwt <= hist7_rsci_q_d_mxwt_drv;

  hist7_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist7_rsci_q_d, hist7_rsci_q_d_bfwt, hist7_rsci_bcwt);
  hist7_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist7_rsci_radr_d_core,
      hist7_rsci_radr_d_core_sct);
  hist7_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist7_rsci_wadr_d_core,
      hist7_rsci_wadr_d_core_sct_pff);
  hist7_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist7_rsci_d_d_core, hist7_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist7_rsci_bcwt <= '0';
      ELSE
        hist7_rsci_bcwt <= NOT((NOT(hist7_rsci_bcwt OR hist7_rsci_biwt)) OR hist7_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist7_rsci_q_d_bfwt <= hist7_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist7_rsci_oswt : IN STD_LOGIC;
    hist7_rsci_biwt : OUT STD_LOGIC;
    hist7_rsci_bdwt : OUT STD_LOGIC;
    hist7_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist7_rsci_oswt_pff : IN STD_LOGIC;
    hist7_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist7_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist7_rsci_bdwt <= hist7_rsci_oswt AND core_wen;
  hist7_rsci_biwt <= (NOT core_wten) AND hist7_rsci_oswt;
  hist7_rsci_radr_d_core_sct_pff <= hist7_rsci_oswt_pff AND core_wen;
  hist7_rsci_wadr_d_core_sct_pff <= hist7_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_biwt : IN STD_LOGIC;
    hist6_rsci_bdwt : IN STD_LOGIC;
    hist6_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist6_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist6_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist6_rsci_bcwt : STD_LOGIC;
  SIGNAL hist6_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist6_rsci_q_d_mxwt <= hist6_rsci_q_d_mxwt_drv;

  hist6_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist6_rsci_q_d, hist6_rsci_q_d_bfwt, hist6_rsci_bcwt);
  hist6_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist6_rsci_radr_d_core,
      hist6_rsci_radr_d_core_sct);
  hist6_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist6_rsci_wadr_d_core,
      hist6_rsci_wadr_d_core_sct_pff);
  hist6_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist6_rsci_d_d_core, hist6_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist6_rsci_bcwt <= '0';
      ELSE
        hist6_rsci_bcwt <= NOT((NOT(hist6_rsci_bcwt OR hist6_rsci_biwt)) OR hist6_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist6_rsci_q_d_bfwt <= hist6_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist6_rsci_oswt : IN STD_LOGIC;
    hist6_rsci_biwt : OUT STD_LOGIC;
    hist6_rsci_bdwt : OUT STD_LOGIC;
    hist6_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist6_rsci_oswt_pff : IN STD_LOGIC;
    hist6_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist6_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist6_rsci_bdwt <= hist6_rsci_oswt AND core_wen;
  hist6_rsci_biwt <= (NOT core_wten) AND hist6_rsci_oswt;
  hist6_rsci_radr_d_core_sct_pff <= hist6_rsci_oswt_pff AND core_wen;
  hist6_rsci_wadr_d_core_sct_pff <= hist6_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_biwt : IN STD_LOGIC;
    hist5_rsci_bdwt : IN STD_LOGIC;
    hist5_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist5_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist5_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist5_rsci_bcwt : STD_LOGIC;
  SIGNAL hist5_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist5_rsci_q_d_mxwt <= hist5_rsci_q_d_mxwt_drv;

  hist5_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist5_rsci_q_d, hist5_rsci_q_d_bfwt, hist5_rsci_bcwt);
  hist5_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist5_rsci_radr_d_core,
      hist5_rsci_radr_d_core_sct);
  hist5_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist5_rsci_wadr_d_core,
      hist5_rsci_wadr_d_core_sct_pff);
  hist5_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist5_rsci_d_d_core, hist5_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist5_rsci_bcwt <= '0';
      ELSE
        hist5_rsci_bcwt <= NOT((NOT(hist5_rsci_bcwt OR hist5_rsci_biwt)) OR hist5_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist5_rsci_q_d_bfwt <= hist5_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist5_rsci_oswt : IN STD_LOGIC;
    hist5_rsci_biwt : OUT STD_LOGIC;
    hist5_rsci_bdwt : OUT STD_LOGIC;
    hist5_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist5_rsci_oswt_pff : IN STD_LOGIC;
    hist5_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist5_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist5_rsci_bdwt <= hist5_rsci_oswt AND core_wen;
  hist5_rsci_biwt <= (NOT core_wten) AND hist5_rsci_oswt;
  hist5_rsci_radr_d_core_sct_pff <= hist5_rsci_oswt_pff AND core_wen;
  hist5_rsci_wadr_d_core_sct_pff <= hist5_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_biwt : IN STD_LOGIC;
    hist4_rsci_bdwt : IN STD_LOGIC;
    hist4_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist4_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist4_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist4_rsci_bcwt : STD_LOGIC;
  SIGNAL hist4_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist4_rsci_q_d_mxwt <= hist4_rsci_q_d_mxwt_drv;

  hist4_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist4_rsci_q_d, hist4_rsci_q_d_bfwt, hist4_rsci_bcwt);
  hist4_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist4_rsci_radr_d_core,
      hist4_rsci_radr_d_core_sct);
  hist4_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist4_rsci_wadr_d_core,
      hist4_rsci_wadr_d_core_sct_pff);
  hist4_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist4_rsci_d_d_core, hist4_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist4_rsci_bcwt <= '0';
      ELSE
        hist4_rsci_bcwt <= NOT((NOT(hist4_rsci_bcwt OR hist4_rsci_biwt)) OR hist4_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist4_rsci_q_d_bfwt <= hist4_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist4_rsci_oswt : IN STD_LOGIC;
    hist4_rsci_biwt : OUT STD_LOGIC;
    hist4_rsci_bdwt : OUT STD_LOGIC;
    hist4_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist4_rsci_oswt_pff : IN STD_LOGIC;
    hist4_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist4_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist4_rsci_bdwt <= hist4_rsci_oswt AND core_wen;
  hist4_rsci_biwt <= (NOT core_wten) AND hist4_rsci_oswt;
  hist4_rsci_radr_d_core_sct_pff <= hist4_rsci_oswt_pff AND core_wen;
  hist4_rsci_wadr_d_core_sct_pff <= hist4_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_biwt : IN STD_LOGIC;
    hist3_rsci_bdwt : IN STD_LOGIC;
    hist3_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist3_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist3_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist3_rsci_bcwt : STD_LOGIC;
  SIGNAL hist3_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist3_rsci_q_d_mxwt <= hist3_rsci_q_d_mxwt_drv;

  hist3_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist3_rsci_q_d, hist3_rsci_q_d_bfwt, hist3_rsci_bcwt);
  hist3_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist3_rsci_radr_d_core,
      hist3_rsci_radr_d_core_sct);
  hist3_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist3_rsci_wadr_d_core,
      hist3_rsci_wadr_d_core_sct_pff);
  hist3_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist3_rsci_d_d_core, hist3_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist3_rsci_bcwt <= '0';
      ELSE
        hist3_rsci_bcwt <= NOT((NOT(hist3_rsci_bcwt OR hist3_rsci_biwt)) OR hist3_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist3_rsci_q_d_bfwt <= hist3_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist3_rsci_oswt : IN STD_LOGIC;
    hist3_rsci_biwt : OUT STD_LOGIC;
    hist3_rsci_bdwt : OUT STD_LOGIC;
    hist3_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist3_rsci_oswt_pff : IN STD_LOGIC;
    hist3_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist3_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist3_rsci_bdwt <= hist3_rsci_oswt AND core_wen;
  hist3_rsci_biwt <= (NOT core_wten) AND hist3_rsci_oswt;
  hist3_rsci_radr_d_core_sct_pff <= hist3_rsci_oswt_pff AND core_wen;
  hist3_rsci_wadr_d_core_sct_pff <= hist3_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_biwt : IN STD_LOGIC;
    hist2_rsci_bdwt : IN STD_LOGIC;
    hist2_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist2_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist2_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist2_rsci_bcwt : STD_LOGIC;
  SIGNAL hist2_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist2_rsci_q_d_mxwt <= hist2_rsci_q_d_mxwt_drv;

  hist2_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist2_rsci_q_d, hist2_rsci_q_d_bfwt, hist2_rsci_bcwt);
  hist2_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist2_rsci_radr_d_core,
      hist2_rsci_radr_d_core_sct);
  hist2_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist2_rsci_wadr_d_core,
      hist2_rsci_wadr_d_core_sct_pff);
  hist2_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist2_rsci_d_d_core, hist2_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist2_rsci_bcwt <= '0';
      ELSE
        hist2_rsci_bcwt <= NOT((NOT(hist2_rsci_bcwt OR hist2_rsci_biwt)) OR hist2_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist2_rsci_q_d_bfwt <= hist2_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist2_rsci_oswt : IN STD_LOGIC;
    hist2_rsci_biwt : OUT STD_LOGIC;
    hist2_rsci_bdwt : OUT STD_LOGIC;
    hist2_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist2_rsci_oswt_pff : IN STD_LOGIC;
    hist2_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist2_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist2_rsci_bdwt <= hist2_rsci_oswt AND core_wen;
  hist2_rsci_biwt <= (NOT core_wten) AND hist2_rsci_oswt;
  hist2_rsci_radr_d_core_sct_pff <= hist2_rsci_oswt_pff AND core_wen;
  hist2_rsci_wadr_d_core_sct_pff <= hist2_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_biwt : IN STD_LOGIC;
    hist1_rsci_bdwt : IN STD_LOGIC;
    hist1_rsci_radr_d_core_sct : IN STD_LOGIC;
    hist1_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist1_rsci_q_d_mxwt_drv : STD_LOGIC_VECTOR (31 DOWNTO 0);

  -- Interconnect Declarations
  SIGNAL hist1_rsci_bcwt : STD_LOGIC;
  SIGNAL hist1_rsci_q_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist1_rsci_q_d_mxwt <= hist1_rsci_q_d_mxwt_drv;

  hist1_rsci_q_d_mxwt_drv <= MUX_v_32_2_2(hist1_rsci_q_d, hist1_rsci_q_d_bfwt, hist1_rsci_bcwt);
  hist1_rsci_radr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist1_rsci_radr_d_core,
      hist1_rsci_radr_d_core_sct);
  hist1_rsci_wadr_d <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist1_rsci_wadr_d_core,
      hist1_rsci_wadr_d_core_sct_pff);
  hist1_rsci_d_d <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      hist1_rsci_d_d_core, hist1_rsci_wadr_d_core_sct_pff);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist1_rsci_bcwt <= '0';
      ELSE
        hist1_rsci_bcwt <= NOT((NOT(hist1_rsci_bcwt OR hist1_rsci_biwt)) OR hist1_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      hist1_rsci_q_d_bfwt <= hist1_rsci_q_d_mxwt_drv;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist1_rsci_oswt : IN STD_LOGIC;
    hist1_rsci_biwt : OUT STD_LOGIC;
    hist1_rsci_bdwt : OUT STD_LOGIC;
    hist1_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
    hist1_rsci_oswt_pff : IN STD_LOGIC;
    hist1_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
    hist1_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl IS
  -- Default Constants

BEGIN
  hist1_rsci_bdwt <= hist1_rsci_oswt AND core_wen;
  hist1_rsci_biwt <= (NOT core_wten) AND hist1_rsci_oswt;
  hist1_rsci_radr_d_core_sct_pff <= hist1_rsci_oswt_pff AND core_wen;
  hist1_rsci_wadr_d_core_sct_pff <= hist1_rsci_iswt0_1_pff AND core_wen;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist_out_rsci_oswt : IN STD_LOGIC;
    hist_out_rsci_wen_comp : OUT STD_LOGIC;
    hist_out_rsci_oswt_1 : IN STD_LOGIC;
    hist_out_rsci_wen_comp_1 : OUT STD_LOGIC;
    hist_out_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_dout_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_biwt : IN STD_LOGIC;
    hist_out_rsci_bdwt : IN STD_LOGIC;
    hist_out_rsci_bcwt : OUT STD_LOGIC;
    hist_out_rsci_biwt_1 : IN STD_LOGIC;
    hist_out_rsci_bdwt_2 : IN STD_LOGIC;
    hist_out_rsci_bcwt_1 : OUT STD_LOGIC;
    hist_out_rsci_s_raddr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_raddr_core_sct : IN STD_LOGIC;
    hist_out_rsci_s_waddr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_waddr_core_sct : IN STD_LOGIC;
    hist_out_rsci_s_din : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_dout : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL hist_out_rsci_s_din_mxwt_drv : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_bcwt_drv : STD_LOGIC;
  SIGNAL hist_out_rsci_bcwt_1_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL hist_out_rsci_s_din_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  hist_out_rsci_s_din_mxwt <= hist_out_rsci_s_din_mxwt_drv;
  hist_out_rsci_bcwt <= hist_out_rsci_bcwt_drv;
  hist_out_rsci_bcwt_1 <= hist_out_rsci_bcwt_1_drv;

  hist_out_rsci_wen_comp <= (NOT hist_out_rsci_oswt) OR hist_out_rsci_biwt OR hist_out_rsci_bcwt_drv;
  hist_out_rsci_wen_comp_1 <= (NOT hist_out_rsci_oswt_1) OR hist_out_rsci_biwt_1
      OR hist_out_rsci_bcwt_1_drv;
  hist_out_rsci_s_raddr <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist_out_rsci_s_raddr_core,
      hist_out_rsci_s_raddr_core_sct);
  hist_out_rsci_s_waddr <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist_out_rsci_s_raddr_core,
      hist_out_rsci_s_waddr_core_sct);
  hist_out_rsci_s_din_mxwt_drv <= MUX_v_8_2_2(hist_out_rsci_s_din, hist_out_rsci_s_din_bfwt,
      hist_out_rsci_bcwt_drv);
  hist_out_rsci_s_dout <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), hist_out_rsci_s_dout_core,
      hist_out_rsci_s_waddr_core_sct);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        hist_out_rsci_bcwt_drv <= '0';
        hist_out_rsci_bcwt_1_drv <= '0';
      ELSE
        hist_out_rsci_bcwt_drv <= NOT((NOT(hist_out_rsci_bcwt_drv OR hist_out_rsci_biwt))
            OR hist_out_rsci_bdwt);
        hist_out_rsci_bcwt_1_drv <= NOT((NOT(hist_out_rsci_bcwt_1_drv OR hist_out_rsci_biwt_1))
            OR hist_out_rsci_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( hist_out_rsci_bcwt_drv = '0' ) THEN
        hist_out_rsci_s_din_bfwt <= hist_out_rsci_s_din_mxwt_drv;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    hist_out_rsci_oswt : IN STD_LOGIC;
    hist_out_rsci_oswt_1 : IN STD_LOGIC;
    hist_out_rsci_biwt : OUT STD_LOGIC;
    hist_out_rsci_bdwt : OUT STD_LOGIC;
    hist_out_rsci_bcwt : IN STD_LOGIC;
    hist_out_rsci_s_re_core_sct : OUT STD_LOGIC;
    hist_out_rsci_biwt_1 : OUT STD_LOGIC;
    hist_out_rsci_bdwt_2 : OUT STD_LOGIC;
    hist_out_rsci_bcwt_1 : IN STD_LOGIC;
    hist_out_rsci_s_we_core_sct : OUT STD_LOGIC;
    hist_out_rsci_s_rrdy : IN STD_LOGIC;
    hist_out_rsci_s_wrdy : IN STD_LOGIC
  );
END histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist_out_rsci_ogwt : STD_LOGIC;
  SIGNAL hist_out_rsci_ogwt_1 : STD_LOGIC;

BEGIN
  hist_out_rsci_bdwt <= hist_out_rsci_oswt AND core_wen;
  hist_out_rsci_biwt <= hist_out_rsci_ogwt AND hist_out_rsci_s_rrdy;
  hist_out_rsci_ogwt <= hist_out_rsci_oswt AND (NOT hist_out_rsci_bcwt);
  hist_out_rsci_s_re_core_sct <= hist_out_rsci_ogwt;
  hist_out_rsci_bdwt_2 <= hist_out_rsci_oswt_1 AND core_wen;
  hist_out_rsci_biwt_1 <= hist_out_rsci_ogwt_1 AND hist_out_rsci_s_wrdy;
  hist_out_rsci_ogwt_1 <= hist_out_rsci_oswt_1 AND (NOT hist_out_rsci_bcwt_1);
  hist_out_rsci_s_we_core_sct <= hist_out_rsci_ogwt_1;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsci_oswt : IN STD_LOGIC;
    data_in_rsci_wen_comp : OUT STD_LOGIC;
    data_in_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsci_biwt : IN STD_LOGIC;
    data_in_rsci_bdwt : IN STD_LOGIC;
    data_in_rsci_bcwt : OUT STD_LOGIC;
    data_in_rsci_s_raddr : OUT STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsci_s_raddr_core_sct : IN STD_LOGIC;
    data_in_rsci_s_din : IN STD_LOGIC_VECTOR (15 DOWNTO 0)
  );
END histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL data_in_rsci_bcwt_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL data_in_rsci_s_din_bfwt_7_0 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL data_in_rsci_s_din_mxwt_opt_7_0 : STD_LOGIC_VECTOR (7 DOWNTO 0);

  FUNCTION MUX_v_13_2_2(input_0 : STD_LOGIC_VECTOR(12 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(12 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(12 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  -- Output Reader Assignments
  data_in_rsci_bcwt <= data_in_rsci_bcwt_drv;

  data_in_rsci_wen_comp <= (NOT data_in_rsci_oswt) OR data_in_rsci_biwt OR data_in_rsci_bcwt_drv;
  data_in_rsci_s_raddr <= MUX_v_13_2_2(STD_LOGIC_VECTOR'("0000000000000"), data_in_rsci_s_raddr_core,
      data_in_rsci_s_raddr_core_sct);
  data_in_rsci_s_din_mxwt_opt_7_0 <= MUX_v_8_2_2((data_in_rsci_s_din(7 DOWNTO 0)),
      data_in_rsci_s_din_bfwt_7_0, data_in_rsci_bcwt_drv);
  data_in_rsci_s_din_mxwt <= data_in_rsci_s_din_mxwt_opt_7_0;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_in_rsci_bcwt_drv <= '0';
      ELSE
        data_in_rsci_bcwt_drv <= NOT((NOT(data_in_rsci_bcwt_drv OR data_in_rsci_biwt))
            OR data_in_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      data_in_rsci_s_din_bfwt_7_0 <= data_in_rsci_s_din_mxwt_opt_7_0;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    data_in_rsci_oswt : IN STD_LOGIC;
    data_in_rsci_biwt : OUT STD_LOGIC;
    data_in_rsci_bdwt : OUT STD_LOGIC;
    data_in_rsci_bcwt : IN STD_LOGIC;
    data_in_rsci_s_re_core_sct : OUT STD_LOGIC;
    data_in_rsci_s_rrdy : IN STD_LOGIC
  );
END histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL data_in_rsci_ogwt : STD_LOGIC;

BEGIN
  data_in_rsci_bdwt <= data_in_rsci_oswt AND core_wen;
  data_in_rsci_biwt <= data_in_rsci_ogwt AND data_in_rsci_s_rrdy;
  data_in_rsci_ogwt <= data_in_rsci_oswt AND (NOT data_in_rsci_bcwt);
  data_in_rsci_s_re_core_sct <= data_in_rsci_ogwt;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsc_req_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsc_req_obj IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist_out_rsc_req_vz : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
    hist_out_rsc_req_obj_wen_comp : OUT STD_LOGIC
  );
END histogram_hls_core_hist_out_rsc_req_obj;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsc_req_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist_out_rsc_req_obj_vd : STD_LOGIC;
  SIGNAL hist_out_rsc_req_obj_biwt : STD_LOGIC;
  SIGNAL hist_out_rsc_req_obj_bdwt : STD_LOGIC;
  SIGNAL hist_out_rsc_req_obj_bcwt : STD_LOGIC;

  COMPONENT histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
      hist_out_rsc_req_obj_vd : IN STD_LOGIC;
      hist_out_rsc_req_obj_biwt : OUT STD_LOGIC;
      hist_out_rsc_req_obj_bdwt : OUT STD_LOGIC;
      hist_out_rsc_req_obj_bcwt : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
      hist_out_rsc_req_obj_wen_comp : OUT STD_LOGIC;
      hist_out_rsc_req_obj_biwt : IN STD_LOGIC;
      hist_out_rsc_req_obj_bdwt : IN STD_LOGIC;
      hist_out_rsc_req_obj_bcwt : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  hist_out_rsc_req_obj : mgc_hls.mgc_in_sync_pkg_v2.mgc_in_sync_v2
    GENERIC MAP(
      valid => 1
      )
    PORT MAP(
      vd => hist_out_rsc_req_obj_vd,
      vz => hist_out_rsc_req_vz
    );
  histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl_inst : histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      hist_out_rsc_req_obj_oswt => hist_out_rsc_req_obj_oswt,
      hist_out_rsc_req_obj_vd => hist_out_rsc_req_obj_vd,
      hist_out_rsc_req_obj_biwt => hist_out_rsc_req_obj_biwt,
      hist_out_rsc_req_obj_bdwt => hist_out_rsc_req_obj_bdwt,
      hist_out_rsc_req_obj_bcwt => hist_out_rsc_req_obj_bcwt
    );
  histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp_inst : histogram_hls_core_hist_out_rsc_req_obj_hist_out_rsc_req_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist_out_rsc_req_obj_oswt => hist_out_rsc_req_obj_oswt,
      hist_out_rsc_req_obj_wen_comp => hist_out_rsc_req_obj_wen_comp,
      hist_out_rsc_req_obj_biwt => hist_out_rsc_req_obj_biwt,
      hist_out_rsc_req_obj_bdwt => hist_out_rsc_req_obj_bdwt,
      hist_out_rsc_req_obj_bcwt => hist_out_rsc_req_obj_bcwt
    );
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsc_req_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsc_req_obj IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_req_vz : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    data_in_rsc_req_obj_oswt : IN STD_LOGIC;
    data_in_rsc_req_obj_wen_comp : OUT STD_LOGIC
  );
END histogram_hls_core_data_in_rsc_req_obj;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsc_req_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL data_in_rsc_req_obj_vd : STD_LOGIC;
  SIGNAL data_in_rsc_req_obj_biwt : STD_LOGIC;
  SIGNAL data_in_rsc_req_obj_bdwt : STD_LOGIC;
  SIGNAL data_in_rsc_req_obj_bcwt : STD_LOGIC;

  COMPONENT histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      data_in_rsc_req_obj_oswt : IN STD_LOGIC;
      data_in_rsc_req_obj_vd : IN STD_LOGIC;
      data_in_rsc_req_obj_biwt : OUT STD_LOGIC;
      data_in_rsc_req_obj_bdwt : OUT STD_LOGIC;
      data_in_rsc_req_obj_bcwt : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsc_req_obj_oswt : IN STD_LOGIC;
      data_in_rsc_req_obj_wen_comp : OUT STD_LOGIC;
      data_in_rsc_req_obj_biwt : IN STD_LOGIC;
      data_in_rsc_req_obj_bdwt : IN STD_LOGIC;
      data_in_rsc_req_obj_bcwt : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  data_in_rsc_req_obj : mgc_hls.mgc_in_sync_pkg_v2.mgc_in_sync_v2
    GENERIC MAP(
      valid => 1
      )
    PORT MAP(
      vd => data_in_rsc_req_obj_vd,
      vz => data_in_rsc_req_vz
    );
  histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl_inst : histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      data_in_rsc_req_obj_oswt => data_in_rsc_req_obj_oswt,
      data_in_rsc_req_obj_vd => data_in_rsc_req_obj_vd,
      data_in_rsc_req_obj_biwt => data_in_rsc_req_obj_biwt,
      data_in_rsc_req_obj_bdwt => data_in_rsc_req_obj_bdwt,
      data_in_rsc_req_obj_bcwt => data_in_rsc_req_obj_bcwt
    );
  histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp_inst : histogram_hls_core_data_in_rsc_req_obj_data_in_rsc_req_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsc_req_obj_oswt => data_in_rsc_req_obj_oswt,
      data_in_rsc_req_obj_wen_comp => data_in_rsc_req_obj_wen_comp,
      data_in_rsc_req_obj_biwt => data_in_rsc_req_obj_biwt,
      data_in_rsc_req_obj_bdwt => data_in_rsc_req_obj_bdwt,
      data_in_rsc_req_obj_bcwt => data_in_rsc_req_obj_bcwt
    );
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsc_rls_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsc_rls_obj IS
  PORT(
    data_in_rsc_rls_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    data_in_rsc_rls_obj_iswt0 : IN STD_LOGIC
  );
END histogram_hls_core_data_in_rsc_rls_obj;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsc_rls_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL data_in_rsc_rls_obj_ld_core_sct : STD_LOGIC;

  COMPONENT histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      data_in_rsc_rls_obj_iswt0 : IN STD_LOGIC;
      data_in_rsc_rls_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  data_in_rsc_rls_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => data_in_rsc_rls_obj_ld_core_sct,
      lz => data_in_rsc_rls_lz
    );
  histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl_inst : histogram_hls_core_data_in_rsc_rls_obj_data_in_rsc_rls_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      data_in_rsc_rls_obj_iswt0 => data_in_rsc_rls_obj_iswt0,
      data_in_rsc_rls_obj_ld_core_sct => data_in_rsc_rls_obj_ld_core_sct
    );
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsc_rls_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsc_rls_obj IS
  PORT(
    hist_out_rsc_rls_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist_out_rsc_rls_obj_iswt0 : IN STD_LOGIC
  );
END histogram_hls_core_hist_out_rsc_rls_obj;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsc_rls_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist_out_rsc_rls_obj_ld_core_sct : STD_LOGIC;

  COMPONENT histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      hist_out_rsc_rls_obj_iswt0 : IN STD_LOGIC;
      hist_out_rsc_rls_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  hist_out_rsc_rls_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => hist_out_rsc_rls_obj_ld_core_sct,
      lz => hist_out_rsc_rls_lz
    );
  histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl_inst : histogram_hls_core_hist_out_rsc_rls_obj_hist_out_rsc_rls_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      hist_out_rsc_rls_obj_iswt0 => hist_out_rsc_rls_obj_iswt0,
      hist_out_rsc_rls_obj_ld_core_sct => hist_out_rsc_rls_obj_ld_core_sct
    );
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist8_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist8_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_we_d : OUT STD_LOGIC;
    hist8_rsci_re_d : OUT STD_LOGIC;
    hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist8_rsci_oswt : IN STD_LOGIC;
    hist8_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_oswt_pff : IN STD_LOGIC;
    hist8_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist8_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist8_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist8_rsci_biwt : STD_LOGIC;
  SIGNAL hist8_rsci_bdwt : STD_LOGIC;
  SIGNAL hist8_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist8_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist8_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist8_rsci_oswt : IN STD_LOGIC;
      hist8_rsci_biwt : OUT STD_LOGIC;
      hist8_rsci_bdwt : OUT STD_LOGIC;
      hist8_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist8_rsci_oswt_pff : IN STD_LOGIC;
      hist8_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist8_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_biwt : IN STD_LOGIC;
      hist8_rsci_bdwt : IN STD_LOGIC;
      hist8_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist8_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl_inst : histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist8_rsci_oswt => hist8_rsci_oswt,
      hist8_rsci_biwt => hist8_rsci_biwt,
      hist8_rsci_bdwt => hist8_rsci_bdwt,
      hist8_rsci_radr_d_core_sct_pff => hist8_rsci_radr_d_core_sct_iff,
      hist8_rsci_oswt_pff => hist8_rsci_oswt_pff,
      hist8_rsci_wadr_d_core_sct_pff => hist8_rsci_wadr_d_core_sct_iff,
      hist8_rsci_iswt0_1_pff => hist8_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst : histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist8_rsci_radr_d => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d,
      hist8_rsci_wadr_d => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d,
      hist8_rsci_d_d => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d,
      hist8_rsci_q_d => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d,
      hist8_rsci_radr_d_core => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d_core,
      hist8_rsci_wadr_d_core => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d_core,
      hist8_rsci_d_d_core => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d_core,
      hist8_rsci_q_d_mxwt => histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d_mxwt,
      hist8_rsci_biwt => hist8_rsci_biwt,
      hist8_rsci_bdwt => hist8_rsci_bdwt,
      hist8_rsci_radr_d_core_sct => hist8_rsci_radr_d_core_sct_iff,
      hist8_rsci_wadr_d_core_sct_pff => hist8_rsci_wadr_d_core_sct_iff
    );
  hist8_rsci_radr_d_reg <= histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d;
  hist8_rsci_wadr_d_reg <= histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d;
  hist8_rsci_d_d_reg <= histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d;
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d <= hist8_rsci_q_d;
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_radr_d_core <=
      hist8_rsci_radr_d_core;
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_wadr_d_core <=
      hist8_rsci_wadr_d_core;
  histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_d_d_core <= hist8_rsci_d_d_core;
  hist8_rsci_q_d_mxwt <= histogram_hls_core_hist8_rsci_1_hist8_rsc_wait_dp_inst_hist8_rsci_q_d_mxwt;

  hist8_rsci_radr_d <= hist8_rsci_radr_d_reg;
  hist8_rsci_wadr_d <= hist8_rsci_wadr_d_reg;
  hist8_rsci_d_d <= hist8_rsci_d_d_reg;
  hist8_rsci_we_d <= hist8_rsci_wadr_d_core_sct_iff;
  hist8_rsci_re_d <= hist8_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist7_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist7_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_we_d : OUT STD_LOGIC;
    hist7_rsci_re_d : OUT STD_LOGIC;
    hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist7_rsci_oswt : IN STD_LOGIC;
    hist7_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_oswt_pff : IN STD_LOGIC;
    hist7_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist7_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist7_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist7_rsci_biwt : STD_LOGIC;
  SIGNAL hist7_rsci_bdwt : STD_LOGIC;
  SIGNAL hist7_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist7_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist7_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist7_rsci_oswt : IN STD_LOGIC;
      hist7_rsci_biwt : OUT STD_LOGIC;
      hist7_rsci_bdwt : OUT STD_LOGIC;
      hist7_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist7_rsci_oswt_pff : IN STD_LOGIC;
      hist7_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist7_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_biwt : IN STD_LOGIC;
      hist7_rsci_bdwt : IN STD_LOGIC;
      hist7_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist7_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl_inst : histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist7_rsci_oswt => hist7_rsci_oswt,
      hist7_rsci_biwt => hist7_rsci_biwt,
      hist7_rsci_bdwt => hist7_rsci_bdwt,
      hist7_rsci_radr_d_core_sct_pff => hist7_rsci_radr_d_core_sct_iff,
      hist7_rsci_oswt_pff => hist7_rsci_oswt_pff,
      hist7_rsci_wadr_d_core_sct_pff => hist7_rsci_wadr_d_core_sct_iff,
      hist7_rsci_iswt0_1_pff => hist7_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst : histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist7_rsci_radr_d => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d,
      hist7_rsci_wadr_d => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d,
      hist7_rsci_d_d => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d,
      hist7_rsci_q_d => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d,
      hist7_rsci_radr_d_core => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d_core,
      hist7_rsci_wadr_d_core => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d_core,
      hist7_rsci_d_d_core => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d_core,
      hist7_rsci_q_d_mxwt => histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d_mxwt,
      hist7_rsci_biwt => hist7_rsci_biwt,
      hist7_rsci_bdwt => hist7_rsci_bdwt,
      hist7_rsci_radr_d_core_sct => hist7_rsci_radr_d_core_sct_iff,
      hist7_rsci_wadr_d_core_sct_pff => hist7_rsci_wadr_d_core_sct_iff
    );
  hist7_rsci_radr_d_reg <= histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d;
  hist7_rsci_wadr_d_reg <= histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d;
  hist7_rsci_d_d_reg <= histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d;
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d <= hist7_rsci_q_d;
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_radr_d_core <=
      hist7_rsci_radr_d_core;
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_wadr_d_core <=
      hist7_rsci_wadr_d_core;
  histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_d_d_core <= hist7_rsci_d_d_core;
  hist7_rsci_q_d_mxwt <= histogram_hls_core_hist7_rsci_1_hist7_rsc_wait_dp_inst_hist7_rsci_q_d_mxwt;

  hist7_rsci_radr_d <= hist7_rsci_radr_d_reg;
  hist7_rsci_wadr_d <= hist7_rsci_wadr_d_reg;
  hist7_rsci_d_d <= hist7_rsci_d_d_reg;
  hist7_rsci_we_d <= hist7_rsci_wadr_d_core_sct_iff;
  hist7_rsci_re_d <= hist7_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist6_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist6_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_we_d : OUT STD_LOGIC;
    hist6_rsci_re_d : OUT STD_LOGIC;
    hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist6_rsci_oswt : IN STD_LOGIC;
    hist6_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_oswt_pff : IN STD_LOGIC;
    hist6_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist6_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist6_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist6_rsci_biwt : STD_LOGIC;
  SIGNAL hist6_rsci_bdwt : STD_LOGIC;
  SIGNAL hist6_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist6_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist6_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist6_rsci_oswt : IN STD_LOGIC;
      hist6_rsci_biwt : OUT STD_LOGIC;
      hist6_rsci_bdwt : OUT STD_LOGIC;
      hist6_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist6_rsci_oswt_pff : IN STD_LOGIC;
      hist6_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist6_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_biwt : IN STD_LOGIC;
      hist6_rsci_bdwt : IN STD_LOGIC;
      hist6_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist6_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl_inst : histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist6_rsci_oswt => hist6_rsci_oswt,
      hist6_rsci_biwt => hist6_rsci_biwt,
      hist6_rsci_bdwt => hist6_rsci_bdwt,
      hist6_rsci_radr_d_core_sct_pff => hist6_rsci_radr_d_core_sct_iff,
      hist6_rsci_oswt_pff => hist6_rsci_oswt_pff,
      hist6_rsci_wadr_d_core_sct_pff => hist6_rsci_wadr_d_core_sct_iff,
      hist6_rsci_iswt0_1_pff => hist6_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst : histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist6_rsci_radr_d => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d,
      hist6_rsci_wadr_d => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d,
      hist6_rsci_d_d => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d,
      hist6_rsci_q_d => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d,
      hist6_rsci_radr_d_core => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d_core,
      hist6_rsci_wadr_d_core => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d_core,
      hist6_rsci_d_d_core => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d_core,
      hist6_rsci_q_d_mxwt => histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d_mxwt,
      hist6_rsci_biwt => hist6_rsci_biwt,
      hist6_rsci_bdwt => hist6_rsci_bdwt,
      hist6_rsci_radr_d_core_sct => hist6_rsci_radr_d_core_sct_iff,
      hist6_rsci_wadr_d_core_sct_pff => hist6_rsci_wadr_d_core_sct_iff
    );
  hist6_rsci_radr_d_reg <= histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d;
  hist6_rsci_wadr_d_reg <= histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d;
  hist6_rsci_d_d_reg <= histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d;
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d <= hist6_rsci_q_d;
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_radr_d_core <=
      hist6_rsci_radr_d_core;
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_wadr_d_core <=
      hist6_rsci_wadr_d_core;
  histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_d_d_core <= hist6_rsci_d_d_core;
  hist6_rsci_q_d_mxwt <= histogram_hls_core_hist6_rsci_1_hist6_rsc_wait_dp_inst_hist6_rsci_q_d_mxwt;

  hist6_rsci_radr_d <= hist6_rsci_radr_d_reg;
  hist6_rsci_wadr_d <= hist6_rsci_wadr_d_reg;
  hist6_rsci_d_d <= hist6_rsci_d_d_reg;
  hist6_rsci_we_d <= hist6_rsci_wadr_d_core_sct_iff;
  hist6_rsci_re_d <= hist6_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist5_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist5_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_we_d : OUT STD_LOGIC;
    hist5_rsci_re_d : OUT STD_LOGIC;
    hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist5_rsci_oswt : IN STD_LOGIC;
    hist5_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_oswt_pff : IN STD_LOGIC;
    hist5_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist5_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist5_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist5_rsci_biwt : STD_LOGIC;
  SIGNAL hist5_rsci_bdwt : STD_LOGIC;
  SIGNAL hist5_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist5_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist5_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist5_rsci_oswt : IN STD_LOGIC;
      hist5_rsci_biwt : OUT STD_LOGIC;
      hist5_rsci_bdwt : OUT STD_LOGIC;
      hist5_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist5_rsci_oswt_pff : IN STD_LOGIC;
      hist5_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist5_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_biwt : IN STD_LOGIC;
      hist5_rsci_bdwt : IN STD_LOGIC;
      hist5_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist5_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl_inst : histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist5_rsci_oswt => hist5_rsci_oswt,
      hist5_rsci_biwt => hist5_rsci_biwt,
      hist5_rsci_bdwt => hist5_rsci_bdwt,
      hist5_rsci_radr_d_core_sct_pff => hist5_rsci_radr_d_core_sct_iff,
      hist5_rsci_oswt_pff => hist5_rsci_oswt_pff,
      hist5_rsci_wadr_d_core_sct_pff => hist5_rsci_wadr_d_core_sct_iff,
      hist5_rsci_iswt0_1_pff => hist5_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst : histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist5_rsci_radr_d => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d,
      hist5_rsci_wadr_d => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d,
      hist5_rsci_d_d => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d,
      hist5_rsci_q_d => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d,
      hist5_rsci_radr_d_core => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d_core,
      hist5_rsci_wadr_d_core => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d_core,
      hist5_rsci_d_d_core => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d_core,
      hist5_rsci_q_d_mxwt => histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d_mxwt,
      hist5_rsci_biwt => hist5_rsci_biwt,
      hist5_rsci_bdwt => hist5_rsci_bdwt,
      hist5_rsci_radr_d_core_sct => hist5_rsci_radr_d_core_sct_iff,
      hist5_rsci_wadr_d_core_sct_pff => hist5_rsci_wadr_d_core_sct_iff
    );
  hist5_rsci_radr_d_reg <= histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d;
  hist5_rsci_wadr_d_reg <= histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d;
  hist5_rsci_d_d_reg <= histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d;
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d <= hist5_rsci_q_d;
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_radr_d_core <=
      hist5_rsci_radr_d_core;
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_wadr_d_core <=
      hist5_rsci_wadr_d_core;
  histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_d_d_core <= hist5_rsci_d_d_core;
  hist5_rsci_q_d_mxwt <= histogram_hls_core_hist5_rsci_1_hist5_rsc_wait_dp_inst_hist5_rsci_q_d_mxwt;

  hist5_rsci_radr_d <= hist5_rsci_radr_d_reg;
  hist5_rsci_wadr_d <= hist5_rsci_wadr_d_reg;
  hist5_rsci_d_d <= hist5_rsci_d_d_reg;
  hist5_rsci_we_d <= hist5_rsci_wadr_d_core_sct_iff;
  hist5_rsci_re_d <= hist5_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist4_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist4_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_we_d : OUT STD_LOGIC;
    hist4_rsci_re_d : OUT STD_LOGIC;
    hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist4_rsci_oswt : IN STD_LOGIC;
    hist4_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_oswt_pff : IN STD_LOGIC;
    hist4_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist4_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist4_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist4_rsci_biwt : STD_LOGIC;
  SIGNAL hist4_rsci_bdwt : STD_LOGIC;
  SIGNAL hist4_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist4_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist4_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist4_rsci_oswt : IN STD_LOGIC;
      hist4_rsci_biwt : OUT STD_LOGIC;
      hist4_rsci_bdwt : OUT STD_LOGIC;
      hist4_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist4_rsci_oswt_pff : IN STD_LOGIC;
      hist4_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist4_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_biwt : IN STD_LOGIC;
      hist4_rsci_bdwt : IN STD_LOGIC;
      hist4_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist4_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl_inst : histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist4_rsci_oswt => hist4_rsci_oswt,
      hist4_rsci_biwt => hist4_rsci_biwt,
      hist4_rsci_bdwt => hist4_rsci_bdwt,
      hist4_rsci_radr_d_core_sct_pff => hist4_rsci_radr_d_core_sct_iff,
      hist4_rsci_oswt_pff => hist4_rsci_oswt_pff,
      hist4_rsci_wadr_d_core_sct_pff => hist4_rsci_wadr_d_core_sct_iff,
      hist4_rsci_iswt0_1_pff => hist4_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst : histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist4_rsci_radr_d => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d,
      hist4_rsci_wadr_d => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d,
      hist4_rsci_d_d => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d,
      hist4_rsci_q_d => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d,
      hist4_rsci_radr_d_core => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d_core,
      hist4_rsci_wadr_d_core => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d_core,
      hist4_rsci_d_d_core => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d_core,
      hist4_rsci_q_d_mxwt => histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d_mxwt,
      hist4_rsci_biwt => hist4_rsci_biwt,
      hist4_rsci_bdwt => hist4_rsci_bdwt,
      hist4_rsci_radr_d_core_sct => hist4_rsci_radr_d_core_sct_iff,
      hist4_rsci_wadr_d_core_sct_pff => hist4_rsci_wadr_d_core_sct_iff
    );
  hist4_rsci_radr_d_reg <= histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d;
  hist4_rsci_wadr_d_reg <= histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d;
  hist4_rsci_d_d_reg <= histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d;
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d <= hist4_rsci_q_d;
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_radr_d_core <=
      hist4_rsci_radr_d_core;
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_wadr_d_core <=
      hist4_rsci_wadr_d_core;
  histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_d_d_core <= hist4_rsci_d_d_core;
  hist4_rsci_q_d_mxwt <= histogram_hls_core_hist4_rsci_1_hist4_rsc_wait_dp_inst_hist4_rsci_q_d_mxwt;

  hist4_rsci_radr_d <= hist4_rsci_radr_d_reg;
  hist4_rsci_wadr_d <= hist4_rsci_wadr_d_reg;
  hist4_rsci_d_d <= hist4_rsci_d_d_reg;
  hist4_rsci_we_d <= hist4_rsci_wadr_d_core_sct_iff;
  hist4_rsci_re_d <= hist4_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist3_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist3_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_we_d : OUT STD_LOGIC;
    hist3_rsci_re_d : OUT STD_LOGIC;
    hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist3_rsci_oswt : IN STD_LOGIC;
    hist3_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_oswt_pff : IN STD_LOGIC;
    hist3_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist3_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist3_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist3_rsci_biwt : STD_LOGIC;
  SIGNAL hist3_rsci_bdwt : STD_LOGIC;
  SIGNAL hist3_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist3_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist3_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist3_rsci_oswt : IN STD_LOGIC;
      hist3_rsci_biwt : OUT STD_LOGIC;
      hist3_rsci_bdwt : OUT STD_LOGIC;
      hist3_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist3_rsci_oswt_pff : IN STD_LOGIC;
      hist3_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist3_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_biwt : IN STD_LOGIC;
      hist3_rsci_bdwt : IN STD_LOGIC;
      hist3_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist3_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl_inst : histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist3_rsci_oswt => hist3_rsci_oswt,
      hist3_rsci_biwt => hist3_rsci_biwt,
      hist3_rsci_bdwt => hist3_rsci_bdwt,
      hist3_rsci_radr_d_core_sct_pff => hist3_rsci_radr_d_core_sct_iff,
      hist3_rsci_oswt_pff => hist3_rsci_oswt_pff,
      hist3_rsci_wadr_d_core_sct_pff => hist3_rsci_wadr_d_core_sct_iff,
      hist3_rsci_iswt0_1_pff => hist3_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst : histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist3_rsci_radr_d => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d,
      hist3_rsci_wadr_d => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d,
      hist3_rsci_d_d => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d,
      hist3_rsci_q_d => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d,
      hist3_rsci_radr_d_core => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d_core,
      hist3_rsci_wadr_d_core => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d_core,
      hist3_rsci_d_d_core => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d_core,
      hist3_rsci_q_d_mxwt => histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d_mxwt,
      hist3_rsci_biwt => hist3_rsci_biwt,
      hist3_rsci_bdwt => hist3_rsci_bdwt,
      hist3_rsci_radr_d_core_sct => hist3_rsci_radr_d_core_sct_iff,
      hist3_rsci_wadr_d_core_sct_pff => hist3_rsci_wadr_d_core_sct_iff
    );
  hist3_rsci_radr_d_reg <= histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d;
  hist3_rsci_wadr_d_reg <= histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d;
  hist3_rsci_d_d_reg <= histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d;
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d <= hist3_rsci_q_d;
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_radr_d_core <=
      hist3_rsci_radr_d_core;
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_wadr_d_core <=
      hist3_rsci_wadr_d_core;
  histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_d_d_core <= hist3_rsci_d_d_core;
  hist3_rsci_q_d_mxwt <= histogram_hls_core_hist3_rsci_1_hist3_rsc_wait_dp_inst_hist3_rsci_q_d_mxwt;

  hist3_rsci_radr_d <= hist3_rsci_radr_d_reg;
  hist3_rsci_wadr_d <= hist3_rsci_wadr_d_reg;
  hist3_rsci_d_d <= hist3_rsci_d_d_reg;
  hist3_rsci_we_d <= hist3_rsci_wadr_d_core_sct_iff;
  hist3_rsci_re_d <= hist3_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist2_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist2_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_we_d : OUT STD_LOGIC;
    hist2_rsci_re_d : OUT STD_LOGIC;
    hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist2_rsci_oswt : IN STD_LOGIC;
    hist2_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_oswt_pff : IN STD_LOGIC;
    hist2_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist2_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist2_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist2_rsci_biwt : STD_LOGIC;
  SIGNAL hist2_rsci_bdwt : STD_LOGIC;
  SIGNAL hist2_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist2_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist2_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist2_rsci_oswt : IN STD_LOGIC;
      hist2_rsci_biwt : OUT STD_LOGIC;
      hist2_rsci_bdwt : OUT STD_LOGIC;
      hist2_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist2_rsci_oswt_pff : IN STD_LOGIC;
      hist2_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist2_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_biwt : IN STD_LOGIC;
      hist2_rsci_bdwt : IN STD_LOGIC;
      hist2_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist2_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl_inst : histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist2_rsci_oswt => hist2_rsci_oswt,
      hist2_rsci_biwt => hist2_rsci_biwt,
      hist2_rsci_bdwt => hist2_rsci_bdwt,
      hist2_rsci_radr_d_core_sct_pff => hist2_rsci_radr_d_core_sct_iff,
      hist2_rsci_oswt_pff => hist2_rsci_oswt_pff,
      hist2_rsci_wadr_d_core_sct_pff => hist2_rsci_wadr_d_core_sct_iff,
      hist2_rsci_iswt0_1_pff => hist2_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst : histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist2_rsci_radr_d => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d,
      hist2_rsci_wadr_d => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d,
      hist2_rsci_d_d => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d,
      hist2_rsci_q_d => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d,
      hist2_rsci_radr_d_core => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d_core,
      hist2_rsci_wadr_d_core => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d_core,
      hist2_rsci_d_d_core => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d_core,
      hist2_rsci_q_d_mxwt => histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d_mxwt,
      hist2_rsci_biwt => hist2_rsci_biwt,
      hist2_rsci_bdwt => hist2_rsci_bdwt,
      hist2_rsci_radr_d_core_sct => hist2_rsci_radr_d_core_sct_iff,
      hist2_rsci_wadr_d_core_sct_pff => hist2_rsci_wadr_d_core_sct_iff
    );
  hist2_rsci_radr_d_reg <= histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d;
  hist2_rsci_wadr_d_reg <= histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d;
  hist2_rsci_d_d_reg <= histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d;
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d <= hist2_rsci_q_d;
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_radr_d_core <=
      hist2_rsci_radr_d_core;
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_wadr_d_core <=
      hist2_rsci_wadr_d_core;
  histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_d_d_core <= hist2_rsci_d_d_core;
  hist2_rsci_q_d_mxwt <= histogram_hls_core_hist2_rsci_1_hist2_rsc_wait_dp_inst_hist2_rsci_q_d_mxwt;

  hist2_rsci_radr_d <= hist2_rsci_radr_d_reg;
  hist2_rsci_wadr_d <= hist2_rsci_wadr_d_reg;
  hist2_rsci_d_d <= hist2_rsci_d_d_reg;
  hist2_rsci_we_d <= hist2_rsci_wadr_d_core_sct_iff;
  hist2_rsci_re_d <= hist2_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist1_rsci_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist1_rsci_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_we_d : OUT STD_LOGIC;
    hist1_rsci_re_d : OUT STD_LOGIC;
    hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    hist1_rsci_oswt : IN STD_LOGIC;
    hist1_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_oswt_pff : IN STD_LOGIC;
    hist1_rsci_iswt0_1_pff : IN STD_LOGIC
  );
END histogram_hls_core_hist1_rsci_1;

ARCHITECTURE v1 OF histogram_hls_core_hist1_rsci_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL hist1_rsci_biwt : STD_LOGIC;
  SIGNAL hist1_rsci_bdwt : STD_LOGIC;
  SIGNAL hist1_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_radr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist1_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_wadr_d_core_sct_iff : STD_LOGIC;
  SIGNAL hist1_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist1_rsci_oswt : IN STD_LOGIC;
      hist1_rsci_biwt : OUT STD_LOGIC;
      hist1_rsci_bdwt : OUT STD_LOGIC;
      hist1_rsci_radr_d_core_sct_pff : OUT STD_LOGIC;
      hist1_rsci_oswt_pff : IN STD_LOGIC;
      hist1_rsci_wadr_d_core_sct_pff : OUT STD_LOGIC;
      hist1_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_biwt : IN STD_LOGIC;
      hist1_rsci_bdwt : IN STD_LOGIC;
      hist1_rsci_radr_d_core_sct : IN STD_LOGIC;
      hist1_rsci_wadr_d_core_sct_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d :
      STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d_core
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl_inst : histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      hist1_rsci_oswt => hist1_rsci_oswt,
      hist1_rsci_biwt => hist1_rsci_biwt,
      hist1_rsci_bdwt => hist1_rsci_bdwt,
      hist1_rsci_radr_d_core_sct_pff => hist1_rsci_radr_d_core_sct_iff,
      hist1_rsci_oswt_pff => hist1_rsci_oswt_pff,
      hist1_rsci_wadr_d_core_sct_pff => hist1_rsci_wadr_d_core_sct_iff,
      hist1_rsci_iswt0_1_pff => hist1_rsci_iswt0_1_pff
    );
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst : histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist1_rsci_radr_d => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d,
      hist1_rsci_wadr_d => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d,
      hist1_rsci_d_d => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d,
      hist1_rsci_q_d => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d,
      hist1_rsci_radr_d_core => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d_core,
      hist1_rsci_wadr_d_core => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d_core,
      hist1_rsci_d_d_core => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d_core,
      hist1_rsci_q_d_mxwt => histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d_mxwt,
      hist1_rsci_biwt => hist1_rsci_biwt,
      hist1_rsci_bdwt => hist1_rsci_bdwt,
      hist1_rsci_radr_d_core_sct => hist1_rsci_radr_d_core_sct_iff,
      hist1_rsci_wadr_d_core_sct_pff => hist1_rsci_wadr_d_core_sct_iff
    );
  hist1_rsci_radr_d_reg <= histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d;
  hist1_rsci_wadr_d_reg <= histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d;
  hist1_rsci_d_d_reg <= histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d;
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d <= hist1_rsci_q_d;
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_radr_d_core <=
      hist1_rsci_radr_d_core;
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_wadr_d_core <=
      hist1_rsci_wadr_d_core;
  histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_d_d_core <= hist1_rsci_d_d_core;
  hist1_rsci_q_d_mxwt <= histogram_hls_core_hist1_rsci_1_hist1_rsc_wait_dp_inst_hist1_rsci_q_d_mxwt;

  hist1_rsci_radr_d <= hist1_rsci_radr_d_reg;
  hist1_rsci_wadr_d <= hist1_rsci_wadr_d_reg;
  hist1_rsci_d_d <= hist1_rsci_d_d_reg;
  hist1_rsci_we_d <= hist1_rsci_wadr_d_core_sct_iff;
  hist1_rsci_re_d <= hist1_rsci_radr_d_core_sct_iff;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_hist_out_rsci
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_hist_out_rsci IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    hist_out_rsc_s_tdone : IN STD_LOGIC;
    hist_out_rsc_tr_write_done : IN STD_LOGIC;
    hist_out_rsc_RREADY : IN STD_LOGIC;
    hist_out_rsc_RVALID : OUT STD_LOGIC;
    hist_out_rsc_RUSER : OUT STD_LOGIC;
    hist_out_rsc_RLAST : OUT STD_LOGIC;
    hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_RID : OUT STD_LOGIC;
    hist_out_rsc_ARREADY : OUT STD_LOGIC;
    hist_out_rsc_ARVALID : IN STD_LOGIC;
    hist_out_rsc_ARUSER : IN STD_LOGIC;
    hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARLOCK : IN STD_LOGIC;
    hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_ARID : IN STD_LOGIC;
    hist_out_rsc_BREADY : IN STD_LOGIC;
    hist_out_rsc_BVALID : OUT STD_LOGIC;
    hist_out_rsc_BUSER : OUT STD_LOGIC;
    hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_BID : OUT STD_LOGIC;
    hist_out_rsc_WREADY : OUT STD_LOGIC;
    hist_out_rsc_WVALID : IN STD_LOGIC;
    hist_out_rsc_WUSER : IN STD_LOGIC;
    hist_out_rsc_WLAST : IN STD_LOGIC;
    hist_out_rsc_WSTRB : IN STD_LOGIC;
    hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWREADY : OUT STD_LOGIC;
    hist_out_rsc_AWVALID : IN STD_LOGIC;
    hist_out_rsc_AWUSER : IN STD_LOGIC;
    hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWLOCK : IN STD_LOGIC;
    hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_AWID : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    hist_out_rsci_oswt : IN STD_LOGIC;
    hist_out_rsci_wen_comp : OUT STD_LOGIC;
    hist_out_rsci_oswt_1 : IN STD_LOGIC;
    hist_out_rsci_wen_comp_1 : OUT STD_LOGIC;
    hist_out_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsci_s_dout_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END histogram_hls_core_hist_out_rsci;

ARCHITECTURE v1 OF histogram_hls_core_hist_out_rsci IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';

  -- Interconnect Declarations
  SIGNAL hist_out_rsci_biwt : STD_LOGIC;
  SIGNAL hist_out_rsci_bdwt : STD_LOGIC;
  SIGNAL hist_out_rsci_bcwt : STD_LOGIC;
  SIGNAL hist_out_rsci_s_re_core_sct : STD_LOGIC;
  SIGNAL hist_out_rsci_biwt_1 : STD_LOGIC;
  SIGNAL hist_out_rsci_bdwt_2 : STD_LOGIC;
  SIGNAL hist_out_rsci_bcwt_1 : STD_LOGIC;
  SIGNAL hist_out_rsci_s_we_core_sct : STD_LOGIC;
  SIGNAL hist_out_rsci_s_raddr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_waddr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_din : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_dout : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_rrdy : STD_LOGIC;
  SIGNAL hist_out_rsci_s_wrdy : STD_LOGIC;
  SIGNAL hist_out_rsc_is_idle_1 : STD_LOGIC;

  SIGNAL hist_out_rsci_AWID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_AWADDR : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL hist_out_rsci_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL hist_out_rsci_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL hist_out_rsci_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL hist_out_rsci_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_AWUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_WDATA : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_WSTRB : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_WUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_BID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_BRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL hist_out_rsci_BUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_ARID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_ARADDR : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL hist_out_rsci_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL hist_out_rsci_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL hist_out_rsci_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL hist_out_rsci_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL hist_out_rsci_ARUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_RID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_RDATA : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_RRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL hist_out_rsci_RUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL hist_out_rsci_s_raddr_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_waddr_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_din_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_dout_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);

  COMPONENT histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      hist_out_rsci_oswt : IN STD_LOGIC;
      hist_out_rsci_oswt_1 : IN STD_LOGIC;
      hist_out_rsci_biwt : OUT STD_LOGIC;
      hist_out_rsci_bdwt : OUT STD_LOGIC;
      hist_out_rsci_bcwt : IN STD_LOGIC;
      hist_out_rsci_s_re_core_sct : OUT STD_LOGIC;
      hist_out_rsci_biwt_1 : OUT STD_LOGIC;
      hist_out_rsci_bdwt_2 : OUT STD_LOGIC;
      hist_out_rsci_bcwt_1 : IN STD_LOGIC;
      hist_out_rsci_s_we_core_sct : OUT STD_LOGIC;
      hist_out_rsci_s_rrdy : IN STD_LOGIC;
      hist_out_rsci_s_wrdy : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist_out_rsci_oswt : IN STD_LOGIC;
      hist_out_rsci_wen_comp : OUT STD_LOGIC;
      hist_out_rsci_oswt_1 : IN STD_LOGIC;
      hist_out_rsci_wen_comp_1 : OUT STD_LOGIC;
      hist_out_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_dout_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_biwt : IN STD_LOGIC;
      hist_out_rsci_bdwt : IN STD_LOGIC;
      hist_out_rsci_bcwt : OUT STD_LOGIC;
      hist_out_rsci_biwt_1 : IN STD_LOGIC;
      hist_out_rsci_bdwt_2 : IN STD_LOGIC;
      hist_out_rsci_bcwt_1 : OUT STD_LOGIC;
      hist_out_rsci_s_raddr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_raddr_core_sct : IN STD_LOGIC;
      hist_out_rsci_s_waddr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_waddr_core_sct : IN STD_LOGIC;
      hist_out_rsci_s_din : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_dout : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din_mxwt
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_waddr
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout
      : STD_LOGIC_VECTOR (7 DOWNTO 0);

BEGIN
  hist_out_rsci : amba_lib.amba_comps.ccs_axi4_slave_mem
    GENERIC MAP(
      rscid => 0,
      depth => 256,
      op_width => 8,
      cwidth => 8,
      addr_w => 8,
      nopreload => 0,
      rst_ph => 0,
      ADDR_WIDTH => 12,
      DATA_WIDTH => 8,
      ID_WIDTH => 1,
      USER_WIDTH => 1,
      REGION_MAP_SIZE => 1,
      wBASE_ADDRESS => 0,
      rBASE_ADDRESS => 0
      )
    PORT MAP(
      ACLK => clk,
      ARESETn => '1',
      AWID => hist_out_rsci_AWID,
      AWADDR => hist_out_rsci_AWADDR,
      AWLEN => hist_out_rsci_AWLEN,
      AWSIZE => hist_out_rsci_AWSIZE,
      AWBURST => hist_out_rsci_AWBURST,
      AWLOCK => hist_out_rsc_AWLOCK,
      AWCACHE => hist_out_rsci_AWCACHE,
      AWPROT => hist_out_rsci_AWPROT,
      AWQOS => hist_out_rsci_AWQOS,
      AWREGION => hist_out_rsci_AWREGION,
      AWUSER => hist_out_rsci_AWUSER,
      AWVALID => hist_out_rsc_AWVALID,
      AWREADY => hist_out_rsc_AWREADY,
      WDATA => hist_out_rsci_WDATA,
      WSTRB => hist_out_rsci_WSTRB,
      WLAST => hist_out_rsc_WLAST,
      WUSER => hist_out_rsci_WUSER,
      WVALID => hist_out_rsc_WVALID,
      WREADY => hist_out_rsc_WREADY,
      BID => hist_out_rsci_BID,
      BRESP => hist_out_rsci_BRESP,
      BUSER => hist_out_rsci_BUSER,
      BVALID => hist_out_rsc_BVALID,
      BREADY => hist_out_rsc_BREADY,
      ARID => hist_out_rsci_ARID,
      ARADDR => hist_out_rsci_ARADDR,
      ARLEN => hist_out_rsci_ARLEN,
      ARSIZE => hist_out_rsci_ARSIZE,
      ARBURST => hist_out_rsci_ARBURST,
      ARLOCK => hist_out_rsc_ARLOCK,
      ARCACHE => hist_out_rsci_ARCACHE,
      ARPROT => hist_out_rsci_ARPROT,
      ARQOS => hist_out_rsci_ARQOS,
      ARREGION => hist_out_rsci_ARREGION,
      ARUSER => hist_out_rsci_ARUSER,
      ARVALID => hist_out_rsc_ARVALID,
      ARREADY => hist_out_rsc_ARREADY,
      RID => hist_out_rsci_RID,
      RDATA => hist_out_rsci_RDATA,
      RRESP => hist_out_rsci_RRESP,
      RLAST => hist_out_rsc_RLAST,
      RUSER => hist_out_rsci_RUSER,
      RVALID => hist_out_rsc_RVALID,
      RREADY => hist_out_rsc_RREADY,
      s_re => hist_out_rsci_s_re_core_sct,
      s_we => hist_out_rsci_s_we_core_sct,
      s_raddr => hist_out_rsci_s_raddr_1,
      s_waddr => hist_out_rsci_s_waddr_1,
      s_din => hist_out_rsci_s_din_1,
      s_dout => hist_out_rsci_s_dout_1,
      s_rrdy => hist_out_rsci_s_rrdy,
      s_wrdy => hist_out_rsci_s_wrdy,
      is_idle => hist_out_rsc_is_idle_1,
      tr_write_done => hist_out_rsc_tr_write_done,
      s_tdone => hist_out_rsc_s_tdone
    );
  hist_out_rsci_AWID(0) <= hist_out_rsc_AWID;
  hist_out_rsci_AWADDR <= hist_out_rsc_AWADDR;
  hist_out_rsci_AWLEN <= hist_out_rsc_AWLEN;
  hist_out_rsci_AWSIZE <= hist_out_rsc_AWSIZE;
  hist_out_rsci_AWBURST <= hist_out_rsc_AWBURST;
  hist_out_rsci_AWCACHE <= hist_out_rsc_AWCACHE;
  hist_out_rsci_AWPROT <= hist_out_rsc_AWPROT;
  hist_out_rsci_AWQOS <= hist_out_rsc_AWQOS;
  hist_out_rsci_AWREGION <= hist_out_rsc_AWREGION;
  hist_out_rsci_AWUSER(0) <= hist_out_rsc_AWUSER;
  hist_out_rsci_WDATA <= hist_out_rsc_WDATA;
  hist_out_rsci_WSTRB(0) <= hist_out_rsc_WSTRB;
  hist_out_rsci_WUSER(0) <= hist_out_rsc_WUSER;
  hist_out_rsc_BID <= hist_out_rsci_BID(0);
  hist_out_rsc_BRESP <= hist_out_rsci_BRESP;
  hist_out_rsc_BUSER <= hist_out_rsci_BUSER(0);
  hist_out_rsci_ARID(0) <= hist_out_rsc_ARID;
  hist_out_rsci_ARADDR <= hist_out_rsc_ARADDR;
  hist_out_rsci_ARLEN <= hist_out_rsc_ARLEN;
  hist_out_rsci_ARSIZE <= hist_out_rsc_ARSIZE;
  hist_out_rsci_ARBURST <= hist_out_rsc_ARBURST;
  hist_out_rsci_ARCACHE <= hist_out_rsc_ARCACHE;
  hist_out_rsci_ARPROT <= hist_out_rsc_ARPROT;
  hist_out_rsci_ARQOS <= hist_out_rsc_ARQOS;
  hist_out_rsci_ARREGION <= hist_out_rsc_ARREGION;
  hist_out_rsci_ARUSER(0) <= hist_out_rsc_ARUSER;
  hist_out_rsc_RID <= hist_out_rsci_RID(0);
  hist_out_rsc_RDATA <= hist_out_rsci_RDATA;
  hist_out_rsc_RRESP <= hist_out_rsci_RRESP;
  hist_out_rsc_RUSER <= hist_out_rsci_RUSER(0);
  hist_out_rsci_s_raddr_1 <= hist_out_rsci_s_raddr;
  hist_out_rsci_s_waddr_1 <= hist_out_rsci_s_waddr;
  hist_out_rsci_s_din <= hist_out_rsci_s_din_1;
  hist_out_rsci_s_dout_1 <= hist_out_rsci_s_dout;

  histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl_inst : histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      hist_out_rsci_oswt => hist_out_rsci_oswt,
      hist_out_rsci_oswt_1 => hist_out_rsci_oswt_1,
      hist_out_rsci_biwt => hist_out_rsci_biwt,
      hist_out_rsci_bdwt => hist_out_rsci_bdwt,
      hist_out_rsci_bcwt => hist_out_rsci_bcwt,
      hist_out_rsci_s_re_core_sct => hist_out_rsci_s_re_core_sct,
      hist_out_rsci_biwt_1 => hist_out_rsci_biwt_1,
      hist_out_rsci_bdwt_2 => hist_out_rsci_bdwt_2,
      hist_out_rsci_bcwt_1 => hist_out_rsci_bcwt_1,
      hist_out_rsci_s_we_core_sct => hist_out_rsci_s_we_core_sct,
      hist_out_rsci_s_rrdy => hist_out_rsci_s_rrdy,
      hist_out_rsci_s_wrdy => hist_out_rsci_s_wrdy
    );
  histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst : histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      hist_out_rsci_oswt => hist_out_rsci_oswt,
      hist_out_rsci_wen_comp => hist_out_rsci_wen_comp,
      hist_out_rsci_oswt_1 => hist_out_rsci_oswt_1,
      hist_out_rsci_wen_comp_1 => hist_out_rsci_wen_comp_1,
      hist_out_rsci_s_raddr_core => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr_core,
      hist_out_rsci_s_din_mxwt => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din_mxwt,
      hist_out_rsci_s_dout_core => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout_core,
      hist_out_rsci_biwt => hist_out_rsci_biwt,
      hist_out_rsci_bdwt => hist_out_rsci_bdwt,
      hist_out_rsci_bcwt => hist_out_rsci_bcwt,
      hist_out_rsci_biwt_1 => hist_out_rsci_biwt_1,
      hist_out_rsci_bdwt_2 => hist_out_rsci_bdwt_2,
      hist_out_rsci_bcwt_1 => hist_out_rsci_bcwt_1,
      hist_out_rsci_s_raddr => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr,
      hist_out_rsci_s_raddr_core_sct => hist_out_rsci_s_re_core_sct,
      hist_out_rsci_s_waddr => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_waddr,
      hist_out_rsci_s_waddr_core_sct => hist_out_rsci_s_we_core_sct,
      hist_out_rsci_s_din => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din,
      hist_out_rsci_s_dout => histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout
    );
  histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr_core
      <= hist_out_rsci_s_raddr_core;
  hist_out_rsci_s_din_mxwt <= histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din_mxwt;
  histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout_core
      <= hist_out_rsci_s_dout_core;
  hist_out_rsci_s_raddr <= histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_raddr;
  hist_out_rsci_s_waddr <= histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_waddr;
  histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_din
      <= hist_out_rsci_s_din;
  hist_out_rsci_s_dout <= histogram_hls_core_hist_out_rsci_hist_out_rsc_wait_dp_inst_hist_out_rsci_s_dout;

END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core_data_in_rsci
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core_data_in_rsci IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_s_tdone : IN STD_LOGIC;
    data_in_rsc_tr_write_done : IN STD_LOGIC;
    data_in_rsc_RREADY : IN STD_LOGIC;
    data_in_rsc_RVALID : OUT STD_LOGIC;
    data_in_rsc_RUSER : OUT STD_LOGIC;
    data_in_rsc_RLAST : OUT STD_LOGIC;
    data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_RID : OUT STD_LOGIC;
    data_in_rsc_ARREADY : OUT STD_LOGIC;
    data_in_rsc_ARVALID : IN STD_LOGIC;
    data_in_rsc_ARUSER : IN STD_LOGIC;
    data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARLOCK : IN STD_LOGIC;
    data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_ARID : IN STD_LOGIC;
    data_in_rsc_BREADY : IN STD_LOGIC;
    data_in_rsc_BVALID : OUT STD_LOGIC;
    data_in_rsc_BUSER : OUT STD_LOGIC;
    data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_BID : OUT STD_LOGIC;
    data_in_rsc_WREADY : OUT STD_LOGIC;
    data_in_rsc_WVALID : IN STD_LOGIC;
    data_in_rsc_WUSER : IN STD_LOGIC;
    data_in_rsc_WLAST : IN STD_LOGIC;
    data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_AWREADY : OUT STD_LOGIC;
    data_in_rsc_AWVALID : IN STD_LOGIC;
    data_in_rsc_AWUSER : IN STD_LOGIC;
    data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWLOCK : IN STD_LOGIC;
    data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_AWID : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    data_in_rsci_oswt : IN STD_LOGIC;
    data_in_rsci_wen_comp : OUT STD_LOGIC;
    data_in_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END histogram_hls_core_data_in_rsci;

ARCHITECTURE v1 OF histogram_hls_core_data_in_rsci IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';
  CONSTANT GND : STD_LOGIC := '0';

  -- Interconnect Declarations
  SIGNAL data_in_rsci_biwt : STD_LOGIC;
  SIGNAL data_in_rsci_bdwt : STD_LOGIC;
  SIGNAL data_in_rsci_bcwt : STD_LOGIC;
  SIGNAL data_in_rsci_s_re_core_sct : STD_LOGIC;
  SIGNAL data_in_rsci_s_raddr : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL data_in_rsci_s_din : STD_LOGIC_VECTOR (15 DOWNTO 0);
  SIGNAL data_in_rsci_s_rrdy : STD_LOGIC;
  SIGNAL data_in_rsci_s_wrdy : STD_LOGIC;
  SIGNAL data_in_rsc_is_idle : STD_LOGIC;
  SIGNAL data_in_rsci_s_din_mxwt_pconst : STD_LOGIC_VECTOR (7 DOWNTO 0);

  SIGNAL data_in_rsci_AWID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_AWADDR : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL data_in_rsci_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL data_in_rsci_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_in_rsci_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL data_in_rsci_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_in_rsci_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_AWUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_WDATA : STD_LOGIC_VECTOR (15 DOWNTO 0);
  SIGNAL data_in_rsci_WSTRB : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL data_in_rsci_WUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_BID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_BRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL data_in_rsci_BUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_ARID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_ARADDR : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL data_in_rsci_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL data_in_rsci_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_in_rsci_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL data_in_rsci_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_in_rsci_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL data_in_rsci_ARUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_RID : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_RDATA : STD_LOGIC_VECTOR (15 DOWNTO 0);
  SIGNAL data_in_rsci_RRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL data_in_rsci_RUSER : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL data_in_rsci_s_raddr_1 : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL data_in_rsci_s_waddr : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL data_in_rsci_s_din_1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
  SIGNAL data_in_rsci_s_dout : STD_LOGIC_VECTOR (15 DOWNTO 0);

  COMPONENT histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      data_in_rsci_oswt : IN STD_LOGIC;
      data_in_rsci_biwt : OUT STD_LOGIC;
      data_in_rsci_bdwt : OUT STD_LOGIC;
      data_in_rsci_bcwt : IN STD_LOGIC;
      data_in_rsci_s_re_core_sct : OUT STD_LOGIC;
      data_in_rsci_s_rrdy : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsci_oswt : IN STD_LOGIC;
      data_in_rsci_wen_comp : OUT STD_LOGIC;
      data_in_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsci_biwt : IN STD_LOGIC;
      data_in_rsci_bdwt : IN STD_LOGIC;
      data_in_rsci_bcwt : OUT STD_LOGIC;
      data_in_rsci_s_raddr : OUT STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsci_s_raddr_core_sct : IN STD_LOGIC;
      data_in_rsci_s_din : IN STD_LOGIC_VECTOR (15 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr_core
      : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din_mxwt
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr
      : STD_LOGIC_VECTOR (12 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din
      : STD_LOGIC_VECTOR (15 DOWNTO 0);

BEGIN
  data_in_rsci : amba_lib.amba_comps.ccs_axi4_slave_mem
    GENERIC MAP(
      rscid => 0,
      depth => 8192,
      op_width => 16,
      cwidth => 16,
      addr_w => 13,
      nopreload => 0,
      rst_ph => 0,
      ADDR_WIDTH => 13,
      DATA_WIDTH => 16,
      ID_WIDTH => 1,
      USER_WIDTH => 1,
      REGION_MAP_SIZE => 1,
      wBASE_ADDRESS => 0,
      rBASE_ADDRESS => 0
      )
    PORT MAP(
      ACLK => clk,
      ARESETn => '1',
      AWID => data_in_rsci_AWID,
      AWADDR => data_in_rsci_AWADDR,
      AWLEN => data_in_rsci_AWLEN,
      AWSIZE => data_in_rsci_AWSIZE,
      AWBURST => data_in_rsci_AWBURST,
      AWLOCK => data_in_rsc_AWLOCK,
      AWCACHE => data_in_rsci_AWCACHE,
      AWPROT => data_in_rsci_AWPROT,
      AWQOS => data_in_rsci_AWQOS,
      AWREGION => data_in_rsci_AWREGION,
      AWUSER => data_in_rsci_AWUSER,
      AWVALID => data_in_rsc_AWVALID,
      AWREADY => data_in_rsc_AWREADY,
      WDATA => data_in_rsci_WDATA,
      WSTRB => data_in_rsci_WSTRB,
      WLAST => data_in_rsc_WLAST,
      WUSER => data_in_rsci_WUSER,
      WVALID => data_in_rsc_WVALID,
      WREADY => data_in_rsc_WREADY,
      BID => data_in_rsci_BID,
      BRESP => data_in_rsci_BRESP,
      BUSER => data_in_rsci_BUSER,
      BVALID => data_in_rsc_BVALID,
      BREADY => data_in_rsc_BREADY,
      ARID => data_in_rsci_ARID,
      ARADDR => data_in_rsci_ARADDR,
      ARLEN => data_in_rsci_ARLEN,
      ARSIZE => data_in_rsci_ARSIZE,
      ARBURST => data_in_rsci_ARBURST,
      ARLOCK => data_in_rsc_ARLOCK,
      ARCACHE => data_in_rsci_ARCACHE,
      ARPROT => data_in_rsci_ARPROT,
      ARQOS => data_in_rsci_ARQOS,
      ARREGION => data_in_rsci_ARREGION,
      ARUSER => data_in_rsci_ARUSER,
      ARVALID => data_in_rsc_ARVALID,
      ARREADY => data_in_rsc_ARREADY,
      RID => data_in_rsci_RID,
      RDATA => data_in_rsci_RDATA,
      RRESP => data_in_rsci_RRESP,
      RLAST => data_in_rsc_RLAST,
      RUSER => data_in_rsci_RUSER,
      RVALID => data_in_rsc_RVALID,
      RREADY => data_in_rsc_RREADY,
      s_re => data_in_rsci_s_re_core_sct,
      s_we => '0',
      s_raddr => data_in_rsci_s_raddr_1,
      s_waddr => data_in_rsci_s_waddr,
      s_din => data_in_rsci_s_din_1,
      s_dout => data_in_rsci_s_dout,
      s_rrdy => data_in_rsci_s_rrdy,
      s_wrdy => data_in_rsci_s_wrdy,
      is_idle => data_in_rsc_is_idle,
      tr_write_done => data_in_rsc_tr_write_done,
      s_tdone => data_in_rsc_s_tdone
    );
  data_in_rsci_AWID(0) <= data_in_rsc_AWID;
  data_in_rsci_AWADDR <= data_in_rsc_AWADDR;
  data_in_rsci_AWLEN <= data_in_rsc_AWLEN;
  data_in_rsci_AWSIZE <= data_in_rsc_AWSIZE;
  data_in_rsci_AWBURST <= data_in_rsc_AWBURST;
  data_in_rsci_AWCACHE <= data_in_rsc_AWCACHE;
  data_in_rsci_AWPROT <= data_in_rsc_AWPROT;
  data_in_rsci_AWQOS <= data_in_rsc_AWQOS;
  data_in_rsci_AWREGION <= data_in_rsc_AWREGION;
  data_in_rsci_AWUSER(0) <= data_in_rsc_AWUSER;
  data_in_rsci_WDATA <= data_in_rsc_WDATA;
  data_in_rsci_WSTRB <= data_in_rsc_WSTRB;
  data_in_rsci_WUSER(0) <= data_in_rsc_WUSER;
  data_in_rsc_BID <= data_in_rsci_BID(0);
  data_in_rsc_BRESP <= data_in_rsci_BRESP;
  data_in_rsc_BUSER <= data_in_rsci_BUSER(0);
  data_in_rsci_ARID(0) <= data_in_rsc_ARID;
  data_in_rsci_ARADDR <= data_in_rsc_ARADDR;
  data_in_rsci_ARLEN <= data_in_rsc_ARLEN;
  data_in_rsci_ARSIZE <= data_in_rsc_ARSIZE;
  data_in_rsci_ARBURST <= data_in_rsc_ARBURST;
  data_in_rsci_ARCACHE <= data_in_rsc_ARCACHE;
  data_in_rsci_ARPROT <= data_in_rsc_ARPROT;
  data_in_rsci_ARQOS <= data_in_rsc_ARQOS;
  data_in_rsci_ARREGION <= data_in_rsc_ARREGION;
  data_in_rsci_ARUSER(0) <= data_in_rsc_ARUSER;
  data_in_rsc_RID <= data_in_rsci_RID(0);
  data_in_rsc_RDATA <= data_in_rsci_RDATA;
  data_in_rsc_RRESP <= data_in_rsci_RRESP;
  data_in_rsc_RUSER <= data_in_rsci_RUSER(0);
  data_in_rsci_s_raddr_1 <= data_in_rsci_s_raddr;
  data_in_rsci_s_waddr <= STD_LOGIC_VECTOR'( "0000000000000");
  data_in_rsci_s_din <= data_in_rsci_s_din_1;
  data_in_rsci_s_dout <= STD_LOGIC_VECTOR'( "0000000000000000");

  histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl_inst : histogram_hls_core_data_in_rsci_data_in_rsc_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      data_in_rsci_oswt => data_in_rsci_oswt,
      data_in_rsci_biwt => data_in_rsci_biwt,
      data_in_rsci_bdwt => data_in_rsci_bdwt,
      data_in_rsci_bcwt => data_in_rsci_bcwt,
      data_in_rsci_s_re_core_sct => data_in_rsci_s_re_core_sct,
      data_in_rsci_s_rrdy => data_in_rsci_s_rrdy
    );
  histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst : histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsci_oswt => data_in_rsci_oswt,
      data_in_rsci_wen_comp => data_in_rsci_wen_comp,
      data_in_rsci_s_raddr_core => histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr_core,
      data_in_rsci_s_din_mxwt => histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din_mxwt,
      data_in_rsci_biwt => data_in_rsci_biwt,
      data_in_rsci_bdwt => data_in_rsci_bdwt,
      data_in_rsci_bcwt => data_in_rsci_bcwt,
      data_in_rsci_s_raddr => histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr,
      data_in_rsci_s_raddr_core_sct => data_in_rsci_s_re_core_sct,
      data_in_rsci_s_din => histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din
    );
  histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr_core
      <= data_in_rsci_s_raddr_core;
  data_in_rsci_s_din_mxwt_pconst <= histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din_mxwt;
  data_in_rsci_s_raddr <= histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_raddr;
  histogram_hls_core_data_in_rsci_data_in_rsc_wait_dp_inst_data_in_rsci_s_din <=
      data_in_rsci_s_din;

  data_in_rsci_s_din_mxwt <= data_in_rsci_s_din_mxwt_pconst;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_s_tdone : IN STD_LOGIC;
    data_in_rsc_tr_write_done : IN STD_LOGIC;
    data_in_rsc_RREADY : IN STD_LOGIC;
    data_in_rsc_RVALID : OUT STD_LOGIC;
    data_in_rsc_RUSER : OUT STD_LOGIC;
    data_in_rsc_RLAST : OUT STD_LOGIC;
    data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_RID : OUT STD_LOGIC;
    data_in_rsc_ARREADY : OUT STD_LOGIC;
    data_in_rsc_ARVALID : IN STD_LOGIC;
    data_in_rsc_ARUSER : IN STD_LOGIC;
    data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARLOCK : IN STD_LOGIC;
    data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_ARID : IN STD_LOGIC;
    data_in_rsc_BREADY : IN STD_LOGIC;
    data_in_rsc_BVALID : OUT STD_LOGIC;
    data_in_rsc_BUSER : OUT STD_LOGIC;
    data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_BID : OUT STD_LOGIC;
    data_in_rsc_WREADY : OUT STD_LOGIC;
    data_in_rsc_WVALID : IN STD_LOGIC;
    data_in_rsc_WUSER : IN STD_LOGIC;
    data_in_rsc_WLAST : IN STD_LOGIC;
    data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_AWREADY : OUT STD_LOGIC;
    data_in_rsc_AWVALID : IN STD_LOGIC;
    data_in_rsc_AWUSER : IN STD_LOGIC;
    data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWLOCK : IN STD_LOGIC;
    data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_AWID : IN STD_LOGIC;
    data_in_rsc_req_vz : IN STD_LOGIC;
    data_in_rsc_rls_lz : OUT STD_LOGIC;
    hist_out_rsc_s_tdone : IN STD_LOGIC;
    hist_out_rsc_tr_write_done : IN STD_LOGIC;
    hist_out_rsc_RREADY : IN STD_LOGIC;
    hist_out_rsc_RVALID : OUT STD_LOGIC;
    hist_out_rsc_RUSER : OUT STD_LOGIC;
    hist_out_rsc_RLAST : OUT STD_LOGIC;
    hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_RID : OUT STD_LOGIC;
    hist_out_rsc_ARREADY : OUT STD_LOGIC;
    hist_out_rsc_ARVALID : IN STD_LOGIC;
    hist_out_rsc_ARUSER : IN STD_LOGIC;
    hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARLOCK : IN STD_LOGIC;
    hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_ARID : IN STD_LOGIC;
    hist_out_rsc_BREADY : IN STD_LOGIC;
    hist_out_rsc_BVALID : OUT STD_LOGIC;
    hist_out_rsc_BUSER : OUT STD_LOGIC;
    hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_BID : OUT STD_LOGIC;
    hist_out_rsc_WREADY : OUT STD_LOGIC;
    hist_out_rsc_WVALID : IN STD_LOGIC;
    hist_out_rsc_WUSER : IN STD_LOGIC;
    hist_out_rsc_WLAST : IN STD_LOGIC;
    hist_out_rsc_WSTRB : IN STD_LOGIC;
    hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWREADY : OUT STD_LOGIC;
    hist_out_rsc_AWVALID : IN STD_LOGIC;
    hist_out_rsc_AWUSER : IN STD_LOGIC;
    hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWLOCK : IN STD_LOGIC;
    hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_AWID : IN STD_LOGIC;
    hist_out_rsc_req_vz : IN STD_LOGIC;
    hist_out_rsc_rls_lz : OUT STD_LOGIC;
    hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist1_rsci_we_d : OUT STD_LOGIC;
    hist1_rsci_re_d : OUT STD_LOGIC;
    hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist2_rsci_we_d : OUT STD_LOGIC;
    hist2_rsci_re_d : OUT STD_LOGIC;
    hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist3_rsci_we_d : OUT STD_LOGIC;
    hist3_rsci_re_d : OUT STD_LOGIC;
    hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist4_rsci_we_d : OUT STD_LOGIC;
    hist4_rsci_re_d : OUT STD_LOGIC;
    hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist5_rsci_we_d : OUT STD_LOGIC;
    hist5_rsci_re_d : OUT STD_LOGIC;
    hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist6_rsci_we_d : OUT STD_LOGIC;
    hist6_rsci_re_d : OUT STD_LOGIC;
    hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist7_rsci_we_d : OUT STD_LOGIC;
    hist7_rsci_re_d : OUT STD_LOGIC;
    hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    hist8_rsci_we_d : OUT STD_LOGIC;
    hist8_rsci_re_d : OUT STD_LOGIC;
    hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
END histogram_hls_core;

ARCHITECTURE v1 OF histogram_hls_core IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';
  CONSTANT GND : STD_LOGIC := '0';

  -- Interconnect Declarations
  SIGNAL core_wen : STD_LOGIC;
  SIGNAL core_wten : STD_LOGIC;
  SIGNAL data_in_rsci_wen_comp : STD_LOGIC;
  SIGNAL data_in_rsci_s_din_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_wen_comp : STD_LOGIC;
  SIGNAL hist_out_rsci_wen_comp_1 : STD_LOGIC;
  SIGNAL hist_out_rsci_s_din_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_out_rsci_s_dout_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_radr_d_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_q_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL data_in_rsc_req_obj_wen_comp : STD_LOGIC;
  SIGNAL hist_out_rsc_req_obj_wen_comp : STD_LOGIC;
  SIGNAL data_in_rsci_s_raddr_core_12_3 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL data_in_rsci_s_raddr_core_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL fsm_output : STD_LOGIC_VECTOR (19 DOWNTO 0);
  SIGNAL or_tmp_60 : STD_LOGIC;
  SIGNAL INIT_LOOP_HLS_and_itm : STD_LOGIC;
  SIGNAL count_13_3_sva_9_0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL accum_loop_i_8_0_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL count_13_3_sva_1 : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL reg_data_in_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist_out_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist_out_rsci_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_hist1_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist2_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist3_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist4_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist5_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist6_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist7_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist8_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_hist_out_rsc_rls_obj_iswt0_cse : STD_LOGIC;
  SIGNAL reg_data_in_rsc_rls_obj_iswt0_cse : STD_LOGIC;
  SIGNAL reg_data_in_rsc_req_obj_oswt_cse : STD_LOGIC;
  SIGNAL hist1_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist_loop_mux_rmff : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_44_rmff : STD_LOGIC;
  SIGNAL hist1_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist1_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist2_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_49_rmff : STD_LOGIC;
  SIGNAL hist2_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist2_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist3_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_54_rmff : STD_LOGIC;
  SIGNAL hist3_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist3_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist4_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_59_rmff : STD_LOGIC;
  SIGNAL hist4_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist4_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist5_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_64_rmff : STD_LOGIC;
  SIGNAL hist5_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist5_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist6_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_69_rmff : STD_LOGIC;
  SIGNAL hist6_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist6_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist7_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_74_rmff : STD_LOGIC;
  SIGNAL hist7_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist7_rsci_re_d_reg : STD_LOGIC;
  SIGNAL hist8_rsci_radr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_79_rmff : STD_LOGIC;
  SIGNAL hist8_rsci_wadr_d_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_d_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_we_d_reg : STD_LOGIC;
  SIGNAL hist8_rsci_re_d_reg : STD_LOGIC;
  SIGNAL INIT_LOOP_HLS_acc_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_3_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_4_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_5_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_6_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_7_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_8_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL z_out : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL z_out_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL z_out_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL z_out_3 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL z_out_4 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL or_139_tmp : STD_LOGIC;

  SIGNAL and_nl : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL mux1h_nl : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_in_or_nl : STD_LOGIC;
  SIGNAL INIT_LOOP_HLS_mux_8_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_9_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_4_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_10_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_11_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_6_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_12_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_13_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_acc_8_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux_14_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL count_mux_1_nl : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_or_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_and_1_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux1h_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL or_89_nl : STD_LOGIC;
  SIGNAL INIT_LOOP_HLS_or_1_nl : STD_LOGIC;
  SIGNAL count_nand_nl : STD_LOGIC;
  SIGNAL accum_loop_mux_8_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_accum_loop_or_4_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_mux_9_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_accum_loop_or_5_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_mux_10_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_accum_loop_or_6_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_mux_11_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL accum_loop_accum_loop_or_7_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_and_3_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_mux1h_39_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL INIT_LOOP_HLS_nor_1_nl : STD_LOGIC;
  SIGNAL mux1h_2_nl : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL and_241_nl : STD_LOGIC;
  SIGNAL and_242_nl : STD_LOGIC;
  SIGNAL and_243_nl : STD_LOGIC;
  SIGNAL and_244_nl : STD_LOGIC;
  SIGNAL and_245_nl : STD_LOGIC;
  SIGNAL and_246_nl : STD_LOGIC;
  SIGNAL and_247_nl : STD_LOGIC;
  SIGNAL and_248_nl : STD_LOGIC;
  COMPONENT histogram_hls_core_data_in_rsci
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsc_s_tdone : IN STD_LOGIC;
      data_in_rsc_tr_write_done : IN STD_LOGIC;
      data_in_rsc_RREADY : IN STD_LOGIC;
      data_in_rsc_RVALID : OUT STD_LOGIC;
      data_in_rsc_RUSER : OUT STD_LOGIC;
      data_in_rsc_RLAST : OUT STD_LOGIC;
      data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_RID : OUT STD_LOGIC;
      data_in_rsc_ARREADY : OUT STD_LOGIC;
      data_in_rsc_ARVALID : IN STD_LOGIC;
      data_in_rsc_ARUSER : IN STD_LOGIC;
      data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARLOCK : IN STD_LOGIC;
      data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_ARID : IN STD_LOGIC;
      data_in_rsc_BREADY : IN STD_LOGIC;
      data_in_rsc_BVALID : OUT STD_LOGIC;
      data_in_rsc_BUSER : OUT STD_LOGIC;
      data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_BID : OUT STD_LOGIC;
      data_in_rsc_WREADY : OUT STD_LOGIC;
      data_in_rsc_WVALID : IN STD_LOGIC;
      data_in_rsc_WUSER : IN STD_LOGIC;
      data_in_rsc_WLAST : IN STD_LOGIC;
      data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_AWREADY : OUT STD_LOGIC;
      data_in_rsc_AWVALID : IN STD_LOGIC;
      data_in_rsc_AWUSER : IN STD_LOGIC;
      data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWLOCK : IN STD_LOGIC;
      data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_AWID : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      data_in_rsci_oswt : IN STD_LOGIC;
      data_in_rsci_wen_comp : OUT STD_LOGIC;
      data_in_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_RRESP : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_RDATA : STD_LOGIC_VECTOR
      (15 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARREGION : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARQOS : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARPROT : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARCACHE : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARBURST : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARSIZE : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARLEN : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARADDR : STD_LOGIC_VECTOR
      (12 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_BRESP : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_WSTRB : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_WDATA : STD_LOGIC_VECTOR
      (15 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWREGION : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWQOS : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWPROT : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWCACHE : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWBURST : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWSIZE : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWLEN : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWADDR : STD_LOGIC_VECTOR
      (12 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_raddr_core : STD_LOGIC_VECTOR
      (12 DOWNTO 0);
  SIGNAL histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_din_mxwt : STD_LOGIC_VECTOR
      (7 DOWNTO 0);

  COMPONENT histogram_hls_core_hist_out_rsci
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist_out_rsc_s_tdone : IN STD_LOGIC;
      hist_out_rsc_tr_write_done : IN STD_LOGIC;
      hist_out_rsc_RREADY : IN STD_LOGIC;
      hist_out_rsc_RVALID : OUT STD_LOGIC;
      hist_out_rsc_RUSER : OUT STD_LOGIC;
      hist_out_rsc_RLAST : OUT STD_LOGIC;
      hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_RID : OUT STD_LOGIC;
      hist_out_rsc_ARREADY : OUT STD_LOGIC;
      hist_out_rsc_ARVALID : IN STD_LOGIC;
      hist_out_rsc_ARUSER : IN STD_LOGIC;
      hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARLOCK : IN STD_LOGIC;
      hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_ARID : IN STD_LOGIC;
      hist_out_rsc_BREADY : IN STD_LOGIC;
      hist_out_rsc_BVALID : OUT STD_LOGIC;
      hist_out_rsc_BUSER : OUT STD_LOGIC;
      hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_BID : OUT STD_LOGIC;
      hist_out_rsc_WREADY : OUT STD_LOGIC;
      hist_out_rsc_WVALID : IN STD_LOGIC;
      hist_out_rsc_WUSER : IN STD_LOGIC;
      hist_out_rsc_WLAST : IN STD_LOGIC;
      hist_out_rsc_WSTRB : IN STD_LOGIC;
      hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWREADY : OUT STD_LOGIC;
      hist_out_rsc_AWVALID : IN STD_LOGIC;
      hist_out_rsc_AWUSER : IN STD_LOGIC;
      hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWLOCK : IN STD_LOGIC;
      hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_AWID : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      hist_out_rsci_oswt : IN STD_LOGIC;
      hist_out_rsci_wen_comp : OUT STD_LOGIC;
      hist_out_rsci_oswt_1 : IN STD_LOGIC;
      hist_out_rsci_wen_comp_1 : OUT STD_LOGIC;
      hist_out_rsci_s_raddr_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_din_mxwt : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsci_s_dout_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RRESP : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RDATA : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARREGION : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARQOS : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARPROT : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARCACHE : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARBURST : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARSIZE : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARLEN : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARADDR : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_BRESP : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_WDATA : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWREGION : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWQOS : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWPROT : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWCACHE : STD_LOGIC_VECTOR
      (3 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWBURST : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWSIZE : STD_LOGIC_VECTOR
      (2 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWLEN : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWADDR : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_raddr_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_din_mxwt : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_dout_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);

  COMPONENT histogram_hls_core_hist1_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_we_d : OUT STD_LOGIC;
      hist1_rsci_re_d : OUT STD_LOGIC;
      hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist1_rsci_oswt : IN STD_LOGIC;
      hist1_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_oswt_pff : IN STD_LOGIC;
      hist1_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist2_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_we_d : OUT STD_LOGIC;
      hist2_rsci_re_d : OUT STD_LOGIC;
      hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist2_rsci_oswt : IN STD_LOGIC;
      hist2_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_oswt_pff : IN STD_LOGIC;
      hist2_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist3_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_we_d : OUT STD_LOGIC;
      hist3_rsci_re_d : OUT STD_LOGIC;
      hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist3_rsci_oswt : IN STD_LOGIC;
      hist3_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_oswt_pff : IN STD_LOGIC;
      hist3_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist4_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_we_d : OUT STD_LOGIC;
      hist4_rsci_re_d : OUT STD_LOGIC;
      hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist4_rsci_oswt : IN STD_LOGIC;
      hist4_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_oswt_pff : IN STD_LOGIC;
      hist4_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist5_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_we_d : OUT STD_LOGIC;
      hist5_rsci_re_d : OUT STD_LOGIC;
      hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist5_rsci_oswt : IN STD_LOGIC;
      hist5_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_oswt_pff : IN STD_LOGIC;
      hist5_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist6_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_we_d : OUT STD_LOGIC;
      hist6_rsci_re_d : OUT STD_LOGIC;
      hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist6_rsci_oswt : IN STD_LOGIC;
      hist6_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_oswt_pff : IN STD_LOGIC;
      hist6_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist7_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_we_d : OUT STD_LOGIC;
      hist7_rsci_re_d : OUT STD_LOGIC;
      hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist7_rsci_oswt : IN STD_LOGIC;
      hist7_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_oswt_pff : IN STD_LOGIC;
      hist7_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist8_rsci_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_we_d : OUT STD_LOGIC;
      hist8_rsci_re_d : OUT STD_LOGIC;
      hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist8_rsci_oswt : IN STD_LOGIC;
      hist8_rsci_radr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_wadr_d_core : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_d_d_core : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_q_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_oswt_pff : IN STD_LOGIC;
      hist8_rsci_iswt0_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d_core : STD_LOGIC_VECTOR
      (7 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d_core : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d_mxwt : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_iswt0_1_pff : STD_LOGIC;

  COMPONENT histogram_hls_core_hist_out_rsc_rls_obj
    PORT(
      hist_out_rsc_rls_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      hist_out_rsc_rls_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_data_in_rsc_rls_obj
    PORT(
      data_in_rsc_rls_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      data_in_rsc_rls_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_data_in_rsc_req_obj
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsc_req_vz : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      data_in_rsc_req_obj_oswt : IN STD_LOGIC;
      data_in_rsc_req_obj_wen_comp : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_hist_out_rsc_req_obj
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      hist_out_rsc_req_vz : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      hist_out_rsc_req_obj_oswt : IN STD_LOGIC;
      hist_out_rsc_req_obj_wen_comp : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_staller
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wen : OUT STD_LOGIC;
      core_wten : OUT STD_LOGIC;
      data_in_rsci_wen_comp : IN STD_LOGIC;
      hist_out_rsci_wen_comp : IN STD_LOGIC;
      hist_out_rsci_wen_comp_1 : IN STD_LOGIC;
      data_in_rsc_req_obj_wen_comp : IN STD_LOGIC;
      hist_out_rsc_req_obj_wen_comp : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT histogram_hls_core_core_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
      hist8_vinit_C_1_tr0 : IN STD_LOGIC;
      hist_loop_C_10_tr0 : IN STD_LOGIC;
      accum_loop_C_2_tr0 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_core_fsm_inst_fsm_output : STD_LOGIC_VECTOR (19 DOWNTO
      0);
  SIGNAL histogram_hls_core_core_fsm_inst_hist_loop_C_10_tr0 : STD_LOGIC;
  SIGNAL histogram_hls_core_core_fsm_inst_accum_loop_C_2_tr0 : STD_LOGIC;

  FUNCTION CONV_SL_1_1(input:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_v_24_9_2(input_8 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(8 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(23 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(23 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_3_6_2(input_5 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(5 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_8_3_2(input_2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_8_9_2(input_8 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(8 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_v_10_2_2(input_0 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(9 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_24_2_2(input_0 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(23 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_3_2_2(input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_8_2_2(input_0 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(7 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  histogram_hls_core_data_in_rsci_inst : histogram_hls_core_data_in_rsci
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsc_s_tdone => data_in_rsc_s_tdone,
      data_in_rsc_tr_write_done => data_in_rsc_tr_write_done,
      data_in_rsc_RREADY => data_in_rsc_RREADY,
      data_in_rsc_RVALID => data_in_rsc_RVALID,
      data_in_rsc_RUSER => data_in_rsc_RUSER,
      data_in_rsc_RLAST => data_in_rsc_RLAST,
      data_in_rsc_RRESP => histogram_hls_core_data_in_rsci_inst_data_in_rsc_RRESP,
      data_in_rsc_RDATA => histogram_hls_core_data_in_rsci_inst_data_in_rsc_RDATA,
      data_in_rsc_RID => data_in_rsc_RID,
      data_in_rsc_ARREADY => data_in_rsc_ARREADY,
      data_in_rsc_ARVALID => data_in_rsc_ARVALID,
      data_in_rsc_ARUSER => data_in_rsc_ARUSER,
      data_in_rsc_ARREGION => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARREGION,
      data_in_rsc_ARQOS => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARQOS,
      data_in_rsc_ARPROT => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARPROT,
      data_in_rsc_ARCACHE => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARCACHE,
      data_in_rsc_ARLOCK => data_in_rsc_ARLOCK,
      data_in_rsc_ARBURST => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARBURST,
      data_in_rsc_ARSIZE => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARSIZE,
      data_in_rsc_ARLEN => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARLEN,
      data_in_rsc_ARADDR => histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARADDR,
      data_in_rsc_ARID => data_in_rsc_ARID,
      data_in_rsc_BREADY => data_in_rsc_BREADY,
      data_in_rsc_BVALID => data_in_rsc_BVALID,
      data_in_rsc_BUSER => data_in_rsc_BUSER,
      data_in_rsc_BRESP => histogram_hls_core_data_in_rsci_inst_data_in_rsc_BRESP,
      data_in_rsc_BID => data_in_rsc_BID,
      data_in_rsc_WREADY => data_in_rsc_WREADY,
      data_in_rsc_WVALID => data_in_rsc_WVALID,
      data_in_rsc_WUSER => data_in_rsc_WUSER,
      data_in_rsc_WLAST => data_in_rsc_WLAST,
      data_in_rsc_WSTRB => histogram_hls_core_data_in_rsci_inst_data_in_rsc_WSTRB,
      data_in_rsc_WDATA => histogram_hls_core_data_in_rsci_inst_data_in_rsc_WDATA,
      data_in_rsc_AWREADY => data_in_rsc_AWREADY,
      data_in_rsc_AWVALID => data_in_rsc_AWVALID,
      data_in_rsc_AWUSER => data_in_rsc_AWUSER,
      data_in_rsc_AWREGION => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWREGION,
      data_in_rsc_AWQOS => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWQOS,
      data_in_rsc_AWPROT => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWPROT,
      data_in_rsc_AWCACHE => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWCACHE,
      data_in_rsc_AWLOCK => data_in_rsc_AWLOCK,
      data_in_rsc_AWBURST => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWBURST,
      data_in_rsc_AWSIZE => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWSIZE,
      data_in_rsc_AWLEN => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWLEN,
      data_in_rsc_AWADDR => histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWADDR,
      data_in_rsc_AWID => data_in_rsc_AWID,
      core_wen => core_wen,
      data_in_rsci_oswt => reg_data_in_rsci_oswt_cse,
      data_in_rsci_wen_comp => data_in_rsci_wen_comp,
      data_in_rsci_s_raddr_core => histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_raddr_core,
      data_in_rsci_s_din_mxwt => histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_din_mxwt
    );
  data_in_rsc_RRESP <= histogram_hls_core_data_in_rsci_inst_data_in_rsc_RRESP;
  data_in_rsc_RDATA <= histogram_hls_core_data_in_rsci_inst_data_in_rsc_RDATA;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARREGION <= data_in_rsc_ARREGION;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARQOS <= data_in_rsc_ARQOS;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARPROT <= data_in_rsc_ARPROT;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARCACHE <= data_in_rsc_ARCACHE;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARBURST <= data_in_rsc_ARBURST;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARSIZE <= data_in_rsc_ARSIZE;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARLEN <= data_in_rsc_ARLEN;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_ARADDR <= data_in_rsc_ARADDR;
  data_in_rsc_BRESP <= histogram_hls_core_data_in_rsci_inst_data_in_rsc_BRESP;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_WSTRB <= data_in_rsc_WSTRB;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_WDATA <= data_in_rsc_WDATA;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWREGION <= data_in_rsc_AWREGION;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWQOS <= data_in_rsc_AWQOS;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWPROT <= data_in_rsc_AWPROT;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWCACHE <= data_in_rsc_AWCACHE;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWBURST <= data_in_rsc_AWBURST;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWSIZE <= data_in_rsc_AWSIZE;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWLEN <= data_in_rsc_AWLEN;
  histogram_hls_core_data_in_rsci_inst_data_in_rsc_AWADDR <= data_in_rsc_AWADDR;
  histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_raddr_core <= data_in_rsci_s_raddr_core_12_3
      & data_in_rsci_s_raddr_core_2_0;
  data_in_rsci_s_din_mxwt <= histogram_hls_core_data_in_rsci_inst_data_in_rsci_s_din_mxwt;

  histogram_hls_core_hist_out_rsci_inst : histogram_hls_core_hist_out_rsci
    PORT MAP(
      clk => clk,
      rst => rst,
      hist_out_rsc_s_tdone => hist_out_rsc_s_tdone,
      hist_out_rsc_tr_write_done => hist_out_rsc_tr_write_done,
      hist_out_rsc_RREADY => hist_out_rsc_RREADY,
      hist_out_rsc_RVALID => hist_out_rsc_RVALID,
      hist_out_rsc_RUSER => hist_out_rsc_RUSER,
      hist_out_rsc_RLAST => hist_out_rsc_RLAST,
      hist_out_rsc_RRESP => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RRESP,
      hist_out_rsc_RDATA => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RDATA,
      hist_out_rsc_RID => hist_out_rsc_RID,
      hist_out_rsc_ARREADY => hist_out_rsc_ARREADY,
      hist_out_rsc_ARVALID => hist_out_rsc_ARVALID,
      hist_out_rsc_ARUSER => hist_out_rsc_ARUSER,
      hist_out_rsc_ARREGION => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARREGION,
      hist_out_rsc_ARQOS => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARQOS,
      hist_out_rsc_ARPROT => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARPROT,
      hist_out_rsc_ARCACHE => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARCACHE,
      hist_out_rsc_ARLOCK => hist_out_rsc_ARLOCK,
      hist_out_rsc_ARBURST => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARBURST,
      hist_out_rsc_ARSIZE => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARSIZE,
      hist_out_rsc_ARLEN => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARLEN,
      hist_out_rsc_ARADDR => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARADDR,
      hist_out_rsc_ARID => hist_out_rsc_ARID,
      hist_out_rsc_BREADY => hist_out_rsc_BREADY,
      hist_out_rsc_BVALID => hist_out_rsc_BVALID,
      hist_out_rsc_BUSER => hist_out_rsc_BUSER,
      hist_out_rsc_BRESP => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_BRESP,
      hist_out_rsc_BID => hist_out_rsc_BID,
      hist_out_rsc_WREADY => hist_out_rsc_WREADY,
      hist_out_rsc_WVALID => hist_out_rsc_WVALID,
      hist_out_rsc_WUSER => hist_out_rsc_WUSER,
      hist_out_rsc_WLAST => hist_out_rsc_WLAST,
      hist_out_rsc_WSTRB => hist_out_rsc_WSTRB,
      hist_out_rsc_WDATA => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_WDATA,
      hist_out_rsc_AWREADY => hist_out_rsc_AWREADY,
      hist_out_rsc_AWVALID => hist_out_rsc_AWVALID,
      hist_out_rsc_AWUSER => hist_out_rsc_AWUSER,
      hist_out_rsc_AWREGION => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWREGION,
      hist_out_rsc_AWQOS => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWQOS,
      hist_out_rsc_AWPROT => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWPROT,
      hist_out_rsc_AWCACHE => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWCACHE,
      hist_out_rsc_AWLOCK => hist_out_rsc_AWLOCK,
      hist_out_rsc_AWBURST => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWBURST,
      hist_out_rsc_AWSIZE => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWSIZE,
      hist_out_rsc_AWLEN => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWLEN,
      hist_out_rsc_AWADDR => histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWADDR,
      hist_out_rsc_AWID => hist_out_rsc_AWID,
      core_wen => core_wen,
      hist_out_rsci_oswt => reg_hist_out_rsci_oswt_cse,
      hist_out_rsci_wen_comp => hist_out_rsci_wen_comp,
      hist_out_rsci_oswt_1 => reg_hist_out_rsci_oswt_1_cse,
      hist_out_rsci_wen_comp_1 => hist_out_rsci_wen_comp_1,
      hist_out_rsci_s_raddr_core => histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_raddr_core,
      hist_out_rsci_s_din_mxwt => histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_din_mxwt,
      hist_out_rsci_s_dout_core => histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_dout_core
    );
  hist_out_rsc_RRESP <= histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RRESP;
  hist_out_rsc_RDATA <= histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_RDATA;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARREGION <= hist_out_rsc_ARREGION;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARQOS <= hist_out_rsc_ARQOS;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARPROT <= hist_out_rsc_ARPROT;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARCACHE <= hist_out_rsc_ARCACHE;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARBURST <= hist_out_rsc_ARBURST;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARSIZE <= hist_out_rsc_ARSIZE;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARLEN <= hist_out_rsc_ARLEN;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_ARADDR <= hist_out_rsc_ARADDR;
  hist_out_rsc_BRESP <= histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_BRESP;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_WDATA <= hist_out_rsc_WDATA;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWREGION <= hist_out_rsc_AWREGION;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWQOS <= hist_out_rsc_AWQOS;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWPROT <= hist_out_rsc_AWPROT;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWCACHE <= hist_out_rsc_AWCACHE;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWBURST <= hist_out_rsc_AWBURST;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWSIZE <= hist_out_rsc_AWSIZE;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWLEN <= hist_out_rsc_AWLEN;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsc_AWADDR <= hist_out_rsc_AWADDR;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_raddr_core <= data_in_rsci_s_raddr_core_12_3(7
      DOWNTO 0);
  hist_out_rsci_s_din_mxwt <= histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_din_mxwt;
  histogram_hls_core_hist_out_rsci_inst_hist_out_rsci_s_dout_core <= hist_out_rsci_s_dout_core;

  histogram_hls_core_hist1_rsci_1_inst : histogram_hls_core_hist1_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist1_rsci_radr_d => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d,
      hist1_rsci_wadr_d => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d,
      hist1_rsci_d_d => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d,
      hist1_rsci_we_d => hist1_rsci_we_d_reg,
      hist1_rsci_re_d => hist1_rsci_re_d_reg,
      hist1_rsci_q_d => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist1_rsci_oswt => reg_hist1_rsci_oswt_cse,
      hist1_rsci_radr_d_core => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d_core,
      hist1_rsci_wadr_d_core => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d_core,
      hist1_rsci_d_d_core => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d_core,
      hist1_rsci_q_d_mxwt => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d_mxwt,
      hist1_rsci_oswt_pff => or_44_rmff,
      hist1_rsci_iswt0_1_pff => histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_iswt0_1_pff
    );
  hist1_rsci_radr_d_reg <= histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d;
  hist1_rsci_wadr_d_reg <= histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d;
  hist1_rsci_d_d_reg <= histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d;
  histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d <= hist1_rsci_q_d;
  histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_itm,
      hist1_rsci_radr_d_core, fsm_output(13));
  histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(13)));
  hist1_rsci_q_d_mxwt <= histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_q_d_mxwt;
  histogram_hls_core_hist1_rsci_1_inst_hist1_rsci_iswt0_1_pff <= (fsm_output(13))
      OR (fsm_output(2));

  histogram_hls_core_hist2_rsci_1_inst : histogram_hls_core_hist2_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist2_rsci_radr_d => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d,
      hist2_rsci_wadr_d => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d,
      hist2_rsci_d_d => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d,
      hist2_rsci_we_d => hist2_rsci_we_d_reg,
      hist2_rsci_re_d => hist2_rsci_re_d_reg,
      hist2_rsci_q_d => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist2_rsci_oswt => reg_hist2_rsci_oswt_cse,
      hist2_rsci_radr_d_core => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d_core,
      hist2_rsci_wadr_d_core => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d_core,
      hist2_rsci_d_d_core => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d_core,
      hist2_rsci_q_d_mxwt => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d_mxwt,
      hist2_rsci_oswt_pff => or_49_rmff,
      hist2_rsci_iswt0_1_pff => histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_iswt0_1_pff
    );
  hist2_rsci_radr_d_reg <= histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d;
  hist2_rsci_wadr_d_reg <= histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d;
  hist2_rsci_d_d_reg <= histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d;
  histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d <= hist2_rsci_q_d;
  histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_wadr_d_core <= MUX_v_8_2_2((count_13_3_sva_9_0(7
      DOWNTO 0)), hist1_rsci_radr_d_core, fsm_output(12));
  histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(12)));
  hist2_rsci_q_d_mxwt <= histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_q_d_mxwt;
  histogram_hls_core_hist2_rsci_1_inst_hist2_rsci_iswt0_1_pff <= (fsm_output(12))
      OR (fsm_output(2));

  histogram_hls_core_hist3_rsci_1_inst : histogram_hls_core_hist3_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist3_rsci_radr_d => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d,
      hist3_rsci_wadr_d => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d,
      hist3_rsci_d_d => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d,
      hist3_rsci_we_d => hist3_rsci_we_d_reg,
      hist3_rsci_re_d => hist3_rsci_re_d_reg,
      hist3_rsci_q_d => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist3_rsci_oswt => reg_hist3_rsci_oswt_cse,
      hist3_rsci_radr_d_core => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d_core,
      hist3_rsci_wadr_d_core => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d_core,
      hist3_rsci_d_d_core => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d_core,
      hist3_rsci_q_d_mxwt => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d_mxwt,
      hist3_rsci_oswt_pff => or_54_rmff,
      hist3_rsci_iswt0_1_pff => histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_iswt0_1_pff
    );
  hist3_rsci_radr_d_reg <= histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d;
  hist3_rsci_wadr_d_reg <= histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d;
  hist3_rsci_d_d_reg <= histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d;
  histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d <= hist3_rsci_q_d;
  histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_3_itm,
      hist1_rsci_radr_d_core, fsm_output(11));
  histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(11)));
  hist3_rsci_q_d_mxwt <= histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_q_d_mxwt;
  histogram_hls_core_hist3_rsci_1_inst_hist3_rsci_iswt0_1_pff <= (fsm_output(11))
      OR (fsm_output(2));

  histogram_hls_core_hist4_rsci_1_inst : histogram_hls_core_hist4_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist4_rsci_radr_d => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d,
      hist4_rsci_wadr_d => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d,
      hist4_rsci_d_d => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d,
      hist4_rsci_we_d => hist4_rsci_we_d_reg,
      hist4_rsci_re_d => hist4_rsci_re_d_reg,
      hist4_rsci_q_d => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist4_rsci_oswt => reg_hist4_rsci_oswt_cse,
      hist4_rsci_radr_d_core => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d_core,
      hist4_rsci_wadr_d_core => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d_core,
      hist4_rsci_d_d_core => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d_core,
      hist4_rsci_q_d_mxwt => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d_mxwt,
      hist4_rsci_oswt_pff => or_59_rmff,
      hist4_rsci_iswt0_1_pff => histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_iswt0_1_pff
    );
  hist4_rsci_radr_d_reg <= histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d;
  hist4_rsci_wadr_d_reg <= histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d;
  hist4_rsci_d_d_reg <= histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d;
  histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d <= hist4_rsci_q_d;
  histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_4_itm,
      hist1_rsci_radr_d_core, fsm_output(10));
  histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(10)));
  hist4_rsci_q_d_mxwt <= histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_q_d_mxwt;
  histogram_hls_core_hist4_rsci_1_inst_hist4_rsci_iswt0_1_pff <= (fsm_output(10))
      OR (fsm_output(2));

  histogram_hls_core_hist5_rsci_1_inst : histogram_hls_core_hist5_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist5_rsci_radr_d => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d,
      hist5_rsci_wadr_d => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d,
      hist5_rsci_d_d => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d,
      hist5_rsci_we_d => hist5_rsci_we_d_reg,
      hist5_rsci_re_d => hist5_rsci_re_d_reg,
      hist5_rsci_q_d => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist5_rsci_oswt => reg_hist5_rsci_oswt_cse,
      hist5_rsci_radr_d_core => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d_core,
      hist5_rsci_wadr_d_core => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d_core,
      hist5_rsci_d_d_core => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d_core,
      hist5_rsci_q_d_mxwt => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d_mxwt,
      hist5_rsci_oswt_pff => or_64_rmff,
      hist5_rsci_iswt0_1_pff => histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_iswt0_1_pff
    );
  hist5_rsci_radr_d_reg <= histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d;
  hist5_rsci_wadr_d_reg <= histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d;
  hist5_rsci_d_d_reg <= histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d;
  histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d <= hist5_rsci_q_d;
  histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_5_itm,
      hist1_rsci_radr_d_core, fsm_output(9));
  histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(9)));
  hist5_rsci_q_d_mxwt <= histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_q_d_mxwt;
  histogram_hls_core_hist5_rsci_1_inst_hist5_rsci_iswt0_1_pff <= (fsm_output(9))
      OR (fsm_output(2));

  histogram_hls_core_hist6_rsci_1_inst : histogram_hls_core_hist6_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist6_rsci_radr_d => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d,
      hist6_rsci_wadr_d => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d,
      hist6_rsci_d_d => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d,
      hist6_rsci_we_d => hist6_rsci_we_d_reg,
      hist6_rsci_re_d => hist6_rsci_re_d_reg,
      hist6_rsci_q_d => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist6_rsci_oswt => reg_hist6_rsci_oswt_cse,
      hist6_rsci_radr_d_core => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d_core,
      hist6_rsci_wadr_d_core => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d_core,
      hist6_rsci_d_d_core => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d_core,
      hist6_rsci_q_d_mxwt => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d_mxwt,
      hist6_rsci_oswt_pff => or_69_rmff,
      hist6_rsci_iswt0_1_pff => histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_iswt0_1_pff
    );
  hist6_rsci_radr_d_reg <= histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d;
  hist6_rsci_wadr_d_reg <= histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d;
  hist6_rsci_d_d_reg <= histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d;
  histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d <= hist6_rsci_q_d;
  histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_6_itm,
      hist1_rsci_radr_d_core, fsm_output(8));
  histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(8)));
  hist6_rsci_q_d_mxwt <= histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_q_d_mxwt;
  histogram_hls_core_hist6_rsci_1_inst_hist6_rsci_iswt0_1_pff <= (fsm_output(8))
      OR (fsm_output(2));

  histogram_hls_core_hist7_rsci_1_inst : histogram_hls_core_hist7_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist7_rsci_radr_d => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d,
      hist7_rsci_wadr_d => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d,
      hist7_rsci_d_d => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d,
      hist7_rsci_we_d => hist7_rsci_we_d_reg,
      hist7_rsci_re_d => hist7_rsci_re_d_reg,
      hist7_rsci_q_d => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist7_rsci_oswt => reg_hist7_rsci_oswt_cse,
      hist7_rsci_radr_d_core => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d_core,
      hist7_rsci_wadr_d_core => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d_core,
      hist7_rsci_d_d_core => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d_core,
      hist7_rsci_q_d_mxwt => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d_mxwt,
      hist7_rsci_oswt_pff => or_74_rmff,
      hist7_rsci_iswt0_1_pff => histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_iswt0_1_pff
    );
  hist7_rsci_radr_d_reg <= histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d;
  hist7_rsci_wadr_d_reg <= histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d;
  hist7_rsci_d_d_reg <= histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d;
  histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d <= hist7_rsci_q_d;
  histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_7_itm,
      hist1_rsci_radr_d_core, fsm_output(7));
  histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(7)));
  hist7_rsci_q_d_mxwt <= histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_q_d_mxwt;
  histogram_hls_core_hist7_rsci_1_inst_hist7_rsci_iswt0_1_pff <= (fsm_output(7))
      OR (fsm_output(2));

  histogram_hls_core_hist8_rsci_1_inst : histogram_hls_core_hist8_rsci_1
    PORT MAP(
      clk => clk,
      rst => rst,
      hist8_rsci_radr_d => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d,
      hist8_rsci_wadr_d => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d,
      hist8_rsci_d_d => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d,
      hist8_rsci_we_d => hist8_rsci_we_d_reg,
      hist8_rsci_re_d => hist8_rsci_re_d_reg,
      hist8_rsci_q_d => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d,
      core_wen => core_wen,
      core_wten => core_wten,
      hist8_rsci_oswt => reg_hist8_rsci_oswt_cse,
      hist8_rsci_radr_d_core => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d_core,
      hist8_rsci_wadr_d_core => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d_core,
      hist8_rsci_d_d_core => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d_core,
      hist8_rsci_q_d_mxwt => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d_mxwt,
      hist8_rsci_oswt_pff => or_79_rmff,
      hist8_rsci_iswt0_1_pff => histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_iswt0_1_pff
    );
  hist8_rsci_radr_d_reg <= histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d;
  hist8_rsci_wadr_d_reg <= histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d;
  hist8_rsci_d_d_reg <= histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d;
  histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d <= hist8_rsci_q_d;
  histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_radr_d_core <= hist_loop_mux_rmff;
  histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_wadr_d_core <= MUX_v_8_2_2(INIT_LOOP_HLS_acc_8_itm,
      hist1_rsci_radr_d_core, fsm_output(6));
  histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_d_d_core <= MUX_v_32_2_2(STD_LOGIC_VECTOR'("00000000000000000000000000000000"),
      z_out_4, (fsm_output(6)));
  hist8_rsci_q_d_mxwt <= histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_q_d_mxwt;
  histogram_hls_core_hist8_rsci_1_inst_hist8_rsci_iswt0_1_pff <= (fsm_output(6))
      OR (fsm_output(2));

  histogram_hls_core_hist_out_rsc_rls_obj_inst : histogram_hls_core_hist_out_rsc_rls_obj
    PORT MAP(
      hist_out_rsc_rls_lz => hist_out_rsc_rls_lz,
      core_wten => core_wten,
      hist_out_rsc_rls_obj_iswt0 => reg_hist_out_rsc_rls_obj_iswt0_cse
    );
  histogram_hls_core_data_in_rsc_rls_obj_inst : histogram_hls_core_data_in_rsc_rls_obj
    PORT MAP(
      data_in_rsc_rls_lz => data_in_rsc_rls_lz,
      core_wten => core_wten,
      data_in_rsc_rls_obj_iswt0 => reg_data_in_rsc_rls_obj_iswt0_cse
    );
  histogram_hls_core_data_in_rsc_req_obj_inst : histogram_hls_core_data_in_rsc_req_obj
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsc_req_vz => data_in_rsc_req_vz,
      core_wen => core_wen,
      data_in_rsc_req_obj_oswt => reg_data_in_rsc_req_obj_oswt_cse,
      data_in_rsc_req_obj_wen_comp => data_in_rsc_req_obj_wen_comp
    );
  histogram_hls_core_hist_out_rsc_req_obj_inst : histogram_hls_core_hist_out_rsc_req_obj
    PORT MAP(
      clk => clk,
      rst => rst,
      hist_out_rsc_req_vz => hist_out_rsc_req_vz,
      core_wen => core_wen,
      hist_out_rsc_req_obj_oswt => reg_data_in_rsc_req_obj_oswt_cse,
      hist_out_rsc_req_obj_wen_comp => hist_out_rsc_req_obj_wen_comp
    );
  histogram_hls_core_staller_inst : histogram_hls_core_staller
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wen => core_wen,
      core_wten => core_wten,
      data_in_rsci_wen_comp => data_in_rsci_wen_comp,
      hist_out_rsci_wen_comp => hist_out_rsci_wen_comp,
      hist_out_rsci_wen_comp_1 => hist_out_rsci_wen_comp_1,
      data_in_rsc_req_obj_wen_comp => data_in_rsc_req_obj_wen_comp,
      hist_out_rsc_req_obj_wen_comp => hist_out_rsc_req_obj_wen_comp
    );
  histogram_hls_core_core_fsm_inst : histogram_hls_core_core_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wen => core_wen,
      fsm_output => histogram_hls_core_core_fsm_inst_fsm_output,
      hist8_vinit_C_1_tr0 => INIT_LOOP_HLS_and_itm,
      hist_loop_C_10_tr0 => histogram_hls_core_core_fsm_inst_hist_loop_C_10_tr0,
      accum_loop_C_2_tr0 => histogram_hls_core_core_fsm_inst_accum_loop_C_2_tr0
    );
  fsm_output <= histogram_hls_core_core_fsm_inst_fsm_output;
  histogram_hls_core_core_fsm_inst_hist_loop_C_10_tr0 <= count_13_3_sva_1(10);
  histogram_hls_core_core_fsm_inst_accum_loop_C_2_tr0 <= accum_loop_i_8_0_sva_1(8);

  or_44_rmff <= (fsm_output(12)) OR (fsm_output(16));
  hist_loop_mux_rmff <= MUX_v_8_2_2(data_in_rsci_s_din_mxwt, (count_13_3_sva_9_0(7
      DOWNTO 0)), fsm_output(16));
  or_49_rmff <= (fsm_output(11)) OR (fsm_output(16));
  or_54_rmff <= (fsm_output(10)) OR (fsm_output(16));
  or_59_rmff <= (fsm_output(9)) OR (fsm_output(16));
  or_64_rmff <= (fsm_output(8)) OR (fsm_output(16));
  or_69_rmff <= (fsm_output(7)) OR (fsm_output(16));
  or_74_rmff <= (fsm_output(6)) OR (fsm_output(16));
  or_79_rmff <= (fsm_output(5)) OR (fsm_output(16));
  or_tmp_60 <= NOT(CONV_SL_1_1(fsm_output(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("00")));
  hist1_rsci_radr_d <= hist1_rsci_radr_d_reg;
  hist1_rsci_wadr_d <= hist1_rsci_wadr_d_reg;
  hist1_rsci_d_d <= hist1_rsci_d_d_reg;
  hist1_rsci_we_d <= hist1_rsci_we_d_reg;
  hist1_rsci_re_d <= hist1_rsci_re_d_reg;
  hist2_rsci_radr_d <= hist2_rsci_radr_d_reg;
  hist2_rsci_wadr_d <= hist2_rsci_wadr_d_reg;
  hist2_rsci_d_d <= hist2_rsci_d_d_reg;
  hist2_rsci_we_d <= hist2_rsci_we_d_reg;
  hist2_rsci_re_d <= hist2_rsci_re_d_reg;
  hist3_rsci_radr_d <= hist3_rsci_radr_d_reg;
  hist3_rsci_wadr_d <= hist3_rsci_wadr_d_reg;
  hist3_rsci_d_d <= hist3_rsci_d_d_reg;
  hist3_rsci_we_d <= hist3_rsci_we_d_reg;
  hist3_rsci_re_d <= hist3_rsci_re_d_reg;
  hist4_rsci_radr_d <= hist4_rsci_radr_d_reg;
  hist4_rsci_wadr_d <= hist4_rsci_wadr_d_reg;
  hist4_rsci_d_d <= hist4_rsci_d_d_reg;
  hist4_rsci_we_d <= hist4_rsci_we_d_reg;
  hist4_rsci_re_d <= hist4_rsci_re_d_reg;
  hist5_rsci_radr_d <= hist5_rsci_radr_d_reg;
  hist5_rsci_wadr_d <= hist5_rsci_wadr_d_reg;
  hist5_rsci_d_d <= hist5_rsci_d_d_reg;
  hist5_rsci_we_d <= hist5_rsci_we_d_reg;
  hist5_rsci_re_d <= hist5_rsci_re_d_reg;
  hist6_rsci_radr_d <= hist6_rsci_radr_d_reg;
  hist6_rsci_wadr_d <= hist6_rsci_wadr_d_reg;
  hist6_rsci_d_d <= hist6_rsci_d_d_reg;
  hist6_rsci_we_d <= hist6_rsci_we_d_reg;
  hist6_rsci_re_d <= hist6_rsci_re_d_reg;
  hist7_rsci_radr_d <= hist7_rsci_radr_d_reg;
  hist7_rsci_wadr_d <= hist7_rsci_wadr_d_reg;
  hist7_rsci_d_d <= hist7_rsci_d_d_reg;
  hist7_rsci_we_d <= hist7_rsci_we_d_reg;
  hist7_rsci_re_d <= hist7_rsci_re_d_reg;
  hist8_rsci_radr_d <= hist8_rsci_radr_d_reg;
  hist8_rsci_wadr_d <= hist8_rsci_wadr_d_reg;
  hist8_rsci_d_d <= hist8_rsci_d_d_reg;
  hist8_rsci_we_d <= hist8_rsci_we_d_reg;
  hist8_rsci_re_d <= hist8_rsci_re_d_reg;
  or_139_tmp <= (fsm_output(2)) OR (fsm_output(4)) OR (fsm_output(16));
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( core_wen = '1' ) THEN
        data_in_rsci_s_raddr_core_2_0 <= MUX_v_3_2_2(and_nl, STD_LOGIC_VECTOR'("111"),
            (fsm_output(4)));
        data_in_rsci_s_raddr_core_12_3 <= count_13_3_sva_9_0;
        hist_out_rsci_s_dout_core <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(z_out_1)
            + UNSIGNED(z_out_2) + UNSIGNED(z_out_3) + UNSIGNED(z_out) + UNSIGNED(hist_out_rsci_s_din_mxwt),
            8));
        hist1_rsci_radr_d_core <= hist_loop_mux_rmff;
        INIT_LOOP_HLS_acc_3_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_8_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_4_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_9_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_5_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_10_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_6_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_11_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_7_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_12_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_8_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_13_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
        INIT_LOOP_HLS_acc_itm <= MUX_v_8_2_2(INIT_LOOP_HLS_mux_14_nl, STD_LOGIC_VECTOR'("11111111"),
            or_tmp_60);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        reg_data_in_rsci_oswt_cse <= '0';
        reg_hist_out_rsci_oswt_cse <= '0';
        reg_hist_out_rsci_oswt_1_cse <= '0';
        reg_hist1_rsci_oswt_cse <= '0';
        reg_hist2_rsci_oswt_cse <= '0';
        reg_hist3_rsci_oswt_cse <= '0';
        reg_hist4_rsci_oswt_cse <= '0';
        reg_hist5_rsci_oswt_cse <= '0';
        reg_hist6_rsci_oswt_cse <= '0';
        reg_hist7_rsci_oswt_cse <= '0';
        reg_hist8_rsci_oswt_cse <= '0';
        reg_hist_out_rsc_rls_obj_iswt0_cse <= '0';
        reg_data_in_rsc_rls_obj_iswt0_cse <= '0';
        reg_data_in_rsc_req_obj_oswt_cse <= '0';
        INIT_LOOP_HLS_and_itm <= '0';
      ELSIF ( core_wen = '1' ) THEN
        reg_data_in_rsci_oswt_cse <= CONV_SL_1_1(fsm_output(11 DOWNTO 4)/=STD_LOGIC_VECTOR'("00000000"));
        reg_hist_out_rsci_oswt_cse <= fsm_output(16);
        reg_hist_out_rsci_oswt_1_cse <= fsm_output(17);
        reg_hist1_rsci_oswt_cse <= or_44_rmff;
        reg_hist2_rsci_oswt_cse <= or_49_rmff;
        reg_hist3_rsci_oswt_cse <= or_54_rmff;
        reg_hist4_rsci_oswt_cse <= or_59_rmff;
        reg_hist5_rsci_oswt_cse <= or_64_rmff;
        reg_hist6_rsci_oswt_cse <= or_69_rmff;
        reg_hist7_rsci_oswt_cse <= or_74_rmff;
        reg_hist8_rsci_oswt_cse <= or_79_rmff;
        reg_hist_out_rsc_rls_obj_iswt0_cse <= (accum_loop_i_8_0_sva_1(8)) AND (fsm_output(18));
        reg_data_in_rsc_rls_obj_iswt0_cse <= (count_13_3_sva_1(10)) AND (fsm_output(14));
        reg_data_in_rsc_req_obj_oswt_cse <= (fsm_output(19)) OR (fsm_output(0));
        INIT_LOOP_HLS_and_itm <= CONV_SL_1_1(INIT_LOOP_HLS_acc_8_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_7_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_6_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_5_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_4_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_3_itm=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(count_13_3_sva_9_0(7 DOWNTO 0)=STD_LOGIC_VECTOR'("00000000"))
            AND CONV_SL_1_1(INIT_LOOP_HLS_acc_itm=STD_LOGIC_VECTOR'("00000000"));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (core_wen AND ((fsm_output(3)) OR (fsm_output(14)) OR (fsm_output(15))
          OR (fsm_output(1)) OR (fsm_output(18)) OR (fsm_output(16)) OR (fsm_output(2))))
          = '1' ) THEN
        count_13_3_sva_9_0 <= MUX_v_10_2_2(STD_LOGIC_VECTOR'("0000000000"), count_mux_1_nl,
            count_nand_nl);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        count_13_3_sva_1 <= STD_LOGIC_VECTOR'( "00000000000");
      ELSIF ( (core_wen AND (fsm_output(4))) = '1' ) THEN
        count_13_3_sva_1 <= z_out_4(10 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        accum_loop_i_8_0_sva_1 <= STD_LOGIC_VECTOR'( "000000000");
      ELSIF ( (core_wen AND (fsm_output(16))) = '1' ) THEN
        accum_loop_i_8_0_sva_1 <= z_out_4(8 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  mux1h_nl <= MUX1HOT_v_3_6_2(STD_LOGIC_VECTOR'( "110"), STD_LOGIC_VECTOR'( "101"),
      STD_LOGIC_VECTOR'( "100"), STD_LOGIC_VECTOR'( "011"), STD_LOGIC_VECTOR'( "010"),
      STD_LOGIC_VECTOR'( "001"), STD_LOGIC_VECTOR'( (fsm_output(5)) & (fsm_output(6))
      & (fsm_output(7)) & (fsm_output(8)) & (fsm_output(9)) & (fsm_output(10))));
  data_in_or_nl <= CONV_SL_1_1(fsm_output(10 DOWNTO 4)/=STD_LOGIC_VECTOR'("0000000"));
  and_nl <= MUX_v_3_2_2(STD_LOGIC_VECTOR'("000"), mux1h_nl, data_in_or_nl);
  INIT_LOOP_HLS_mux_8_nl <= MUX_v_8_2_2(z_out_2, INIT_LOOP_HLS_acc_3_itm, fsm_output(3));
  INIT_LOOP_HLS_acc_4_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_4_itm)
      + UNSIGNED'( "11111111"), 8));
  INIT_LOOP_HLS_mux_9_nl <= MUX_v_8_2_2(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_4_nl),
      8)), INIT_LOOP_HLS_acc_4_itm, fsm_output(3));
  INIT_LOOP_HLS_mux_10_nl <= MUX_v_8_2_2(z_out_3, INIT_LOOP_HLS_acc_5_itm, fsm_output(3));
  INIT_LOOP_HLS_acc_6_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_6_itm)
      + UNSIGNED'( "11111111"), 8));
  INIT_LOOP_HLS_mux_11_nl <= MUX_v_8_2_2(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_6_nl),
      8)), INIT_LOOP_HLS_acc_6_itm, fsm_output(3));
  INIT_LOOP_HLS_mux_12_nl <= MUX_v_8_2_2(z_out, INIT_LOOP_HLS_acc_7_itm, fsm_output(3));
  INIT_LOOP_HLS_acc_8_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_8_itm)
      + UNSIGNED'( "11111111"), 8));
  INIT_LOOP_HLS_mux_13_nl <= MUX_v_8_2_2(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_acc_8_nl),
      8)), INIT_LOOP_HLS_acc_8_itm, fsm_output(3));
  INIT_LOOP_HLS_mux_14_nl <= MUX_v_8_2_2(z_out_1, INIT_LOOP_HLS_acc_itm, fsm_output(3));
  or_89_nl <= (fsm_output(3)) OR (fsm_output(16));
  INIT_LOOP_HLS_mux1h_nl <= MUX1HOT_v_8_3_2((z_out_4(7 DOWNTO 0)), (count_13_3_sva_9_0(7
      DOWNTO 0)), (accum_loop_i_8_0_sva_1(7 DOWNTO 0)), STD_LOGIC_VECTOR'( (fsm_output(2))
      & or_89_nl & (fsm_output(18))));
  INIT_LOOP_HLS_or_1_nl <= (fsm_output(1)) OR (fsm_output(3)) OR (fsm_output(18))
      OR (fsm_output(16)) OR (fsm_output(2));
  INIT_LOOP_HLS_and_1_nl <= MUX_v_8_2_2(STD_LOGIC_VECTOR'("00000000"), INIT_LOOP_HLS_mux1h_nl,
      INIT_LOOP_HLS_or_1_nl);
  INIT_LOOP_HLS_or_nl <= MUX_v_8_2_2(INIT_LOOP_HLS_and_1_nl, STD_LOGIC_VECTOR'("11111111"),
      (fsm_output(1)));
  count_mux_1_nl <= MUX_v_10_2_2((STD_LOGIC_VECTOR'( "00") & INIT_LOOP_HLS_or_nl),
      (count_13_3_sva_1(9 DOWNTO 0)), fsm_output(14));
  count_nand_nl <= NOT(INIT_LOOP_HLS_and_itm AND (fsm_output(3)));
  accum_loop_mux_8_nl <= MUX_v_8_2_2((hist7_rsci_q_d_mxwt(7 DOWNTO 0)), INIT_LOOP_HLS_acc_7_itm,
      fsm_output(2));
  accum_loop_accum_loop_or_4_nl <= MUX_v_8_2_2((hist8_rsci_q_d_mxwt(7 DOWNTO 0)),
      STD_LOGIC_VECTOR'("11111111"), (fsm_output(2)));
  z_out <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(accum_loop_mux_8_nl) + UNSIGNED(accum_loop_accum_loop_or_4_nl),
      8));
  accum_loop_mux_9_nl <= MUX_v_8_2_2((hist1_rsci_q_d_mxwt(7 DOWNTO 0)), INIT_LOOP_HLS_acc_itm,
      fsm_output(2));
  accum_loop_accum_loop_or_5_nl <= MUX_v_8_2_2((hist2_rsci_q_d_mxwt(7 DOWNTO 0)),
      STD_LOGIC_VECTOR'("11111111"), (fsm_output(2)));
  z_out_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(accum_loop_mux_9_nl) + UNSIGNED(accum_loop_accum_loop_or_5_nl),
      8));
  accum_loop_mux_10_nl <= MUX_v_8_2_2((hist3_rsci_q_d_mxwt(7 DOWNTO 0)), INIT_LOOP_HLS_acc_3_itm,
      fsm_output(2));
  accum_loop_accum_loop_or_6_nl <= MUX_v_8_2_2((hist4_rsci_q_d_mxwt(7 DOWNTO 0)),
      STD_LOGIC_VECTOR'("11111111"), (fsm_output(2)));
  z_out_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(accum_loop_mux_10_nl) + UNSIGNED(accum_loop_accum_loop_or_6_nl),
      8));
  accum_loop_mux_11_nl <= MUX_v_8_2_2((hist5_rsci_q_d_mxwt(7 DOWNTO 0)), INIT_LOOP_HLS_acc_5_itm,
      fsm_output(2));
  accum_loop_accum_loop_or_7_nl <= MUX_v_8_2_2((hist6_rsci_q_d_mxwt(7 DOWNTO 0)),
      STD_LOGIC_VECTOR'("11111111"), (fsm_output(2)));
  z_out_3 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(accum_loop_mux_11_nl) + UNSIGNED(accum_loop_accum_loop_or_7_nl),
      8));
  INIT_LOOP_HLS_mux1h_39_nl <= MUX1HOT_v_24_9_2((STD_LOGIC_VECTOR'( "0000000000000000000000")
      & (count_13_3_sva_9_0(9 DOWNTO 8))), (hist1_rsci_q_d_mxwt(31 DOWNTO 8)), (hist2_rsci_q_d_mxwt(31
      DOWNTO 8)), (hist3_rsci_q_d_mxwt(31 DOWNTO 8)), (hist4_rsci_q_d_mxwt(31 DOWNTO
      8)), (hist5_rsci_q_d_mxwt(31 DOWNTO 8)), (hist6_rsci_q_d_mxwt(31 DOWNTO 8)),
      (hist7_rsci_q_d_mxwt(31 DOWNTO 8)), (hist8_rsci_q_d_mxwt(31 DOWNTO 8)), STD_LOGIC_VECTOR'(
      (fsm_output(4)) & (fsm_output(13)) & (fsm_output(12)) & (fsm_output(11)) &
      (fsm_output(10)) & (fsm_output(9)) & (fsm_output(8)) & (fsm_output(7)) & (fsm_output(6))));
  INIT_LOOP_HLS_nor_1_nl <= NOT((fsm_output(2)) OR (fsm_output(16)));
  INIT_LOOP_HLS_and_3_nl <= MUX_v_24_2_2(STD_LOGIC_VECTOR'("000000000000000000000000"),
      INIT_LOOP_HLS_mux1h_39_nl, INIT_LOOP_HLS_nor_1_nl);
  and_241_nl <= (fsm_output(13)) AND (NOT or_139_tmp);
  and_242_nl <= (fsm_output(12)) AND (NOT or_139_tmp);
  and_243_nl <= (fsm_output(11)) AND (NOT or_139_tmp);
  and_244_nl <= (fsm_output(10)) AND (NOT or_139_tmp);
  and_245_nl <= (fsm_output(9)) AND (NOT or_139_tmp);
  and_246_nl <= (fsm_output(8)) AND (NOT or_139_tmp);
  and_247_nl <= (fsm_output(7)) AND (NOT or_139_tmp);
  and_248_nl <= (fsm_output(6)) AND (NOT or_139_tmp);
  mux1h_2_nl <= MUX1HOT_v_8_9_2((hist1_rsci_q_d_mxwt(7 DOWNTO 0)), (hist2_rsci_q_d_mxwt(7
      DOWNTO 0)), (hist3_rsci_q_d_mxwt(7 DOWNTO 0)), (hist4_rsci_q_d_mxwt(7 DOWNTO
      0)), (hist5_rsci_q_d_mxwt(7 DOWNTO 0)), (hist6_rsci_q_d_mxwt(7 DOWNTO 0)),
      (hist7_rsci_q_d_mxwt(7 DOWNTO 0)), (hist8_rsci_q_d_mxwt(7 DOWNTO 0)), (count_13_3_sva_9_0(7
      DOWNTO 0)), STD_LOGIC_VECTOR'( and_241_nl & and_242_nl & and_243_nl & and_244_nl
      & and_245_nl & and_246_nl & and_247_nl & and_248_nl & or_139_tmp));
  z_out_4 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(INIT_LOOP_HLS_and_3_nl & mux1h_2_nl)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED'( (fsm_output(2)) & '1'), 2), 32), 32));
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls_struct
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls_struct IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_s_tdone : IN STD_LOGIC;
    data_in_rsc_tr_write_done : IN STD_LOGIC;
    data_in_rsc_RREADY : IN STD_LOGIC;
    data_in_rsc_RVALID : OUT STD_LOGIC;
    data_in_rsc_RUSER : OUT STD_LOGIC;
    data_in_rsc_RLAST : OUT STD_LOGIC;
    data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_RID : OUT STD_LOGIC;
    data_in_rsc_ARREADY : OUT STD_LOGIC;
    data_in_rsc_ARVALID : IN STD_LOGIC;
    data_in_rsc_ARUSER : IN STD_LOGIC;
    data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARLOCK : IN STD_LOGIC;
    data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_ARID : IN STD_LOGIC;
    data_in_rsc_BREADY : IN STD_LOGIC;
    data_in_rsc_BVALID : OUT STD_LOGIC;
    data_in_rsc_BUSER : OUT STD_LOGIC;
    data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_BID : OUT STD_LOGIC;
    data_in_rsc_WREADY : OUT STD_LOGIC;
    data_in_rsc_WVALID : IN STD_LOGIC;
    data_in_rsc_WUSER : IN STD_LOGIC;
    data_in_rsc_WLAST : IN STD_LOGIC;
    data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_AWREADY : OUT STD_LOGIC;
    data_in_rsc_AWVALID : IN STD_LOGIC;
    data_in_rsc_AWUSER : IN STD_LOGIC;
    data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWLOCK : IN STD_LOGIC;
    data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_AWID : IN STD_LOGIC;
    data_in_rsc_req_vz : IN STD_LOGIC;
    data_in_rsc_rls_lz : OUT STD_LOGIC;
    hist_out_rsc_s_tdone : IN STD_LOGIC;
    hist_out_rsc_tr_write_done : IN STD_LOGIC;
    hist_out_rsc_RREADY : IN STD_LOGIC;
    hist_out_rsc_RVALID : OUT STD_LOGIC;
    hist_out_rsc_RUSER : OUT STD_LOGIC;
    hist_out_rsc_RLAST : OUT STD_LOGIC;
    hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_RID : OUT STD_LOGIC;
    hist_out_rsc_ARREADY : OUT STD_LOGIC;
    hist_out_rsc_ARVALID : IN STD_LOGIC;
    hist_out_rsc_ARUSER : IN STD_LOGIC;
    hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARLOCK : IN STD_LOGIC;
    hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_ARID : IN STD_LOGIC;
    hist_out_rsc_BREADY : IN STD_LOGIC;
    hist_out_rsc_BVALID : OUT STD_LOGIC;
    hist_out_rsc_BUSER : OUT STD_LOGIC;
    hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_BID : OUT STD_LOGIC;
    hist_out_rsc_WREADY : OUT STD_LOGIC;
    hist_out_rsc_WVALID : IN STD_LOGIC;
    hist_out_rsc_WUSER : IN STD_LOGIC;
    hist_out_rsc_WLAST : IN STD_LOGIC;
    hist_out_rsc_WSTRB : IN STD_LOGIC;
    hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWREADY : OUT STD_LOGIC;
    hist_out_rsc_AWVALID : IN STD_LOGIC;
    hist_out_rsc_AWUSER : IN STD_LOGIC;
    hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWLOCK : IN STD_LOGIC;
    hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_AWID : IN STD_LOGIC;
    hist_out_rsc_req_vz : IN STD_LOGIC;
    hist_out_rsc_rls_lz : OUT STD_LOGIC
  );
END histogram_hls_struct;

ARCHITECTURE v1 OF histogram_hls_struct IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';
  CONSTANT GND : STD_LOGIC := '0';

  -- Interconnect Declarations
  SIGNAL hist1_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsci_we_d : STD_LOGIC;
  SIGNAL hist1_rsci_re_d : STD_LOGIC;
  SIGNAL hist1_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_we_d : STD_LOGIC;
  SIGNAL hist2_rsci_re_d : STD_LOGIC;
  SIGNAL hist2_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_we_d : STD_LOGIC;
  SIGNAL hist3_rsci_re_d : STD_LOGIC;
  SIGNAL hist3_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_we_d : STD_LOGIC;
  SIGNAL hist4_rsci_re_d : STD_LOGIC;
  SIGNAL hist4_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_we_d : STD_LOGIC;
  SIGNAL hist5_rsci_re_d : STD_LOGIC;
  SIGNAL hist5_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_we_d : STD_LOGIC;
  SIGNAL hist6_rsci_re_d : STD_LOGIC;
  SIGNAL hist6_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_we_d : STD_LOGIC;
  SIGNAL hist7_rsci_re_d : STD_LOGIC;
  SIGNAL hist7_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_we_d : STD_LOGIC;
  SIGNAL hist8_rsci_re_d : STD_LOGIC;
  SIGNAL hist8_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsc_we : STD_LOGIC;
  SIGNAL hist1_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsc_re : STD_LOGIC;
  SIGNAL hist1_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsc_we : STD_LOGIC;
  SIGNAL hist2_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsc_re : STD_LOGIC;
  SIGNAL hist2_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsc_we : STD_LOGIC;
  SIGNAL hist3_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsc_re : STD_LOGIC;
  SIGNAL hist3_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsc_we : STD_LOGIC;
  SIGNAL hist4_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsc_re : STD_LOGIC;
  SIGNAL hist4_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsc_we : STD_LOGIC;
  SIGNAL hist5_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsc_re : STD_LOGIC;
  SIGNAL hist5_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsc_we : STD_LOGIC;
  SIGNAL hist6_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsc_re : STD_LOGIC;
  SIGNAL hist6_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsc_we : STD_LOGIC;
  SIGNAL hist7_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsc_re : STD_LOGIC;
  SIGNAL hist7_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsc_we : STD_LOGIC;
  SIGNAL hist8_rsc_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsc_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsc_re : STD_LOGIC;
  SIGNAL hist8_rsc_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsc_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);

  SIGNAL hist1_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist2_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist3_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist4_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist5_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist6_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist7_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL hist8_rsc_comp_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsc_comp_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsc_comp_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsc_comp_q : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist1_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist1_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist1_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist2_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist2_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist2_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist3_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist3_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist3_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist4_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist4_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist4_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist5_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist5_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist5_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist6_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist6_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist6_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist7_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist7_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist7_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen
    PORT(
      we : OUT STD_LOGIC;
      d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      wadr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      re : OUT STD_LOGIC;
      q : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      radr : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      radr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wadr_d : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      d_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      we_d : IN STD_LOGIC;
      re_d : IN STD_LOGIC;
      q_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL hist8_rsci_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_wadr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_q : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_radr : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_radr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_wadr_d_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL hist8_rsci_d_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL hist8_rsci_q_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT histogram_hls_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsc_s_tdone : IN STD_LOGIC;
      data_in_rsc_tr_write_done : IN STD_LOGIC;
      data_in_rsc_RREADY : IN STD_LOGIC;
      data_in_rsc_RVALID : OUT STD_LOGIC;
      data_in_rsc_RUSER : OUT STD_LOGIC;
      data_in_rsc_RLAST : OUT STD_LOGIC;
      data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_RID : OUT STD_LOGIC;
      data_in_rsc_ARREADY : OUT STD_LOGIC;
      data_in_rsc_ARVALID : IN STD_LOGIC;
      data_in_rsc_ARUSER : IN STD_LOGIC;
      data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARLOCK : IN STD_LOGIC;
      data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_ARID : IN STD_LOGIC;
      data_in_rsc_BREADY : IN STD_LOGIC;
      data_in_rsc_BVALID : OUT STD_LOGIC;
      data_in_rsc_BUSER : OUT STD_LOGIC;
      data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_BID : OUT STD_LOGIC;
      data_in_rsc_WREADY : OUT STD_LOGIC;
      data_in_rsc_WVALID : IN STD_LOGIC;
      data_in_rsc_WUSER : IN STD_LOGIC;
      data_in_rsc_WLAST : IN STD_LOGIC;
      data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_AWREADY : OUT STD_LOGIC;
      data_in_rsc_AWVALID : IN STD_LOGIC;
      data_in_rsc_AWUSER : IN STD_LOGIC;
      data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWLOCK : IN STD_LOGIC;
      data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_AWID : IN STD_LOGIC;
      data_in_rsc_req_vz : IN STD_LOGIC;
      data_in_rsc_rls_lz : OUT STD_LOGIC;
      hist_out_rsc_s_tdone : IN STD_LOGIC;
      hist_out_rsc_tr_write_done : IN STD_LOGIC;
      hist_out_rsc_RREADY : IN STD_LOGIC;
      hist_out_rsc_RVALID : OUT STD_LOGIC;
      hist_out_rsc_RUSER : OUT STD_LOGIC;
      hist_out_rsc_RLAST : OUT STD_LOGIC;
      hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_RID : OUT STD_LOGIC;
      hist_out_rsc_ARREADY : OUT STD_LOGIC;
      hist_out_rsc_ARVALID : IN STD_LOGIC;
      hist_out_rsc_ARUSER : IN STD_LOGIC;
      hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARLOCK : IN STD_LOGIC;
      hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_ARID : IN STD_LOGIC;
      hist_out_rsc_BREADY : IN STD_LOGIC;
      hist_out_rsc_BVALID : OUT STD_LOGIC;
      hist_out_rsc_BUSER : OUT STD_LOGIC;
      hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_BID : OUT STD_LOGIC;
      hist_out_rsc_WREADY : OUT STD_LOGIC;
      hist_out_rsc_WVALID : IN STD_LOGIC;
      hist_out_rsc_WUSER : IN STD_LOGIC;
      hist_out_rsc_WLAST : IN STD_LOGIC;
      hist_out_rsc_WSTRB : IN STD_LOGIC;
      hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWREADY : OUT STD_LOGIC;
      hist_out_rsc_AWVALID : IN STD_LOGIC;
      hist_out_rsc_AWUSER : IN STD_LOGIC;
      hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWLOCK : IN STD_LOGIC;
      hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_AWID : IN STD_LOGIC;
      hist_out_rsc_req_vz : IN STD_LOGIC;
      hist_out_rsc_rls_lz : OUT STD_LOGIC;
      hist1_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist1_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist1_rsci_we_d : OUT STD_LOGIC;
      hist1_rsci_re_d : OUT STD_LOGIC;
      hist1_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist2_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist2_rsci_we_d : OUT STD_LOGIC;
      hist2_rsci_re_d : OUT STD_LOGIC;
      hist2_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist3_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist3_rsci_we_d : OUT STD_LOGIC;
      hist3_rsci_re_d : OUT STD_LOGIC;
      hist3_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist4_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist4_rsci_we_d : OUT STD_LOGIC;
      hist4_rsci_re_d : OUT STD_LOGIC;
      hist4_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist5_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist5_rsci_we_d : OUT STD_LOGIC;
      hist5_rsci_re_d : OUT STD_LOGIC;
      hist5_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist6_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist6_rsci_we_d : OUT STD_LOGIC;
      hist6_rsci_re_d : OUT STD_LOGIC;
      hist6_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist7_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist7_rsci_we_d : OUT STD_LOGIC;
      hist7_rsci_re_d : OUT STD_LOGIC;
      hist7_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_radr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_wadr_d : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist8_rsci_d_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      hist8_rsci_we_d : OUT STD_LOGIC;
      hist8_rsci_re_d : OUT STD_LOGIC;
      hist8_rsci_q_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL histogram_hls_core_inst_data_in_rsc_RRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_RDATA : STD_LOGIC_VECTOR (15 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_ARADDR : STD_LOGIC_VECTOR (12 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_BRESP : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_WSTRB : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_WDATA : STD_LOGIC_VECTOR (15 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_data_in_rsc_AWADDR : STD_LOGIC_VECTOR (12 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_RRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_RDATA : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_ARADDR : STD_LOGIC_VECTOR (11 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_BRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_WDATA : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist_out_rsc_AWADDR : STD_LOGIC_VECTOR (11 DOWNTO
      0);
  SIGNAL histogram_hls_core_inst_hist1_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist1_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist1_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist1_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist2_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist2_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist2_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist2_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist3_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist3_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist3_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist3_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist4_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist4_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist4_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist4_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist5_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist5_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist5_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist5_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist6_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist6_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist6_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist6_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist7_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist7_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist7_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist7_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist8_rsci_radr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist8_rsci_wadr_d : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist8_rsci_d_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL histogram_hls_core_inst_hist8_rsci_q_d : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  hist1_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist1_rsc_comp_radr,
      wadr => hist1_rsc_comp_wadr,
      d => hist1_rsc_comp_d,
      we => hist1_rsc_we,
      re => hist1_rsc_re,
      clk => clk,
      q => hist1_rsc_comp_q
    );
  hist1_rsc_comp_radr <= hist1_rsc_radr;
  hist1_rsc_comp_wadr <= hist1_rsc_wadr;
  hist1_rsc_comp_d <= hist1_rsc_d;
  hist1_rsc_q <= hist1_rsc_comp_q;

  hist2_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist2_rsc_comp_radr,
      wadr => hist2_rsc_comp_wadr,
      d => hist2_rsc_comp_d,
      we => hist2_rsc_we,
      re => hist2_rsc_re,
      clk => clk,
      q => hist2_rsc_comp_q
    );
  hist2_rsc_comp_radr <= hist2_rsc_radr;
  hist2_rsc_comp_wadr <= hist2_rsc_wadr;
  hist2_rsc_comp_d <= hist2_rsc_d;
  hist2_rsc_q <= hist2_rsc_comp_q;

  hist3_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist3_rsc_comp_radr,
      wadr => hist3_rsc_comp_wadr,
      d => hist3_rsc_comp_d,
      we => hist3_rsc_we,
      re => hist3_rsc_re,
      clk => clk,
      q => hist3_rsc_comp_q
    );
  hist3_rsc_comp_radr <= hist3_rsc_radr;
  hist3_rsc_comp_wadr <= hist3_rsc_wadr;
  hist3_rsc_comp_d <= hist3_rsc_d;
  hist3_rsc_q <= hist3_rsc_comp_q;

  hist4_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist4_rsc_comp_radr,
      wadr => hist4_rsc_comp_wadr,
      d => hist4_rsc_comp_d,
      we => hist4_rsc_we,
      re => hist4_rsc_re,
      clk => clk,
      q => hist4_rsc_comp_q
    );
  hist4_rsc_comp_radr <= hist4_rsc_radr;
  hist4_rsc_comp_wadr <= hist4_rsc_wadr;
  hist4_rsc_comp_d <= hist4_rsc_d;
  hist4_rsc_q <= hist4_rsc_comp_q;

  hist5_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist5_rsc_comp_radr,
      wadr => hist5_rsc_comp_wadr,
      d => hist5_rsc_comp_d,
      we => hist5_rsc_we,
      re => hist5_rsc_re,
      clk => clk,
      q => hist5_rsc_comp_q
    );
  hist5_rsc_comp_radr <= hist5_rsc_radr;
  hist5_rsc_comp_wadr <= hist5_rsc_wadr;
  hist5_rsc_comp_d <= hist5_rsc_d;
  hist5_rsc_q <= hist5_rsc_comp_q;

  hist6_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist6_rsc_comp_radr,
      wadr => hist6_rsc_comp_wadr,
      d => hist6_rsc_comp_d,
      we => hist6_rsc_we,
      re => hist6_rsc_re,
      clk => clk,
      q => hist6_rsc_comp_q
    );
  hist6_rsc_comp_radr <= hist6_rsc_radr;
  hist6_rsc_comp_wadr <= hist6_rsc_wadr;
  hist6_rsc_comp_d <= hist6_rsc_d;
  hist6_rsc_q <= hist6_rsc_comp_q;

  hist7_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist7_rsc_comp_radr,
      wadr => hist7_rsc_comp_wadr,
      d => hist7_rsc_comp_d,
      we => hist7_rsc_we,
      re => hist7_rsc_re,
      clk => clk,
      q => hist7_rsc_comp_q
    );
  hist7_rsc_comp_radr <= hist7_rsc_radr;
  hist7_rsc_comp_wadr <= hist7_rsc_wadr;
  hist7_rsc_comp_d <= hist7_rsc_d;
  hist7_rsc_q <= hist7_rsc_comp_q;

  hist8_rsc_comp : mgc_hls.block_1r1w_rbw_pkg.BLOCK_1R1W_RBW
    GENERIC MAP(
      data_width => 32,
      addr_width => 8,
      depth => 256
      )
    PORT MAP(
      radr => hist8_rsc_comp_radr,
      wadr => hist8_rsc_comp_wadr,
      d => hist8_rsc_comp_d,
      we => hist8_rsc_we,
      re => hist8_rsc_re,
      clk => clk,
      q => hist8_rsc_comp_q
    );
  hist8_rsc_comp_radr <= hist8_rsc_radr;
  hist8_rsc_comp_wadr <= hist8_rsc_wadr;
  hist8_rsc_comp_d <= hist8_rsc_d;
  hist8_rsc_q <= hist8_rsc_comp_q;

  hist1_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_5_gen
    PORT MAP(
      we => hist1_rsc_we,
      d => hist1_rsci_d,
      wadr => hist1_rsci_wadr,
      re => hist1_rsc_re,
      q => hist1_rsci_q,
      radr => hist1_rsci_radr,
      radr_d => hist1_rsci_radr_d_1,
      wadr_d => hist1_rsci_wadr_d_1,
      d_d => hist1_rsci_d_d_1,
      we_d => hist1_rsci_we_d,
      re_d => hist1_rsci_re_d,
      q_d => hist1_rsci_q_d_1
    );
  hist1_rsc_d <= hist1_rsci_d;
  hist1_rsc_wadr <= hist1_rsci_wadr;
  hist1_rsci_q <= hist1_rsc_q;
  hist1_rsc_radr <= hist1_rsci_radr;
  hist1_rsci_radr_d_1 <= hist1_rsci_radr_d;
  hist1_rsci_wadr_d_1 <= hist1_rsci_wadr_d;
  hist1_rsci_d_d_1 <= hist1_rsci_d_d;
  hist1_rsci_q_d <= hist1_rsci_q_d_1;

  hist2_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_6_gen
    PORT MAP(
      we => hist2_rsc_we,
      d => hist2_rsci_d,
      wadr => hist2_rsci_wadr,
      re => hist2_rsc_re,
      q => hist2_rsci_q,
      radr => hist2_rsci_radr,
      radr_d => hist2_rsci_radr_d_1,
      wadr_d => hist2_rsci_wadr_d_1,
      d_d => hist2_rsci_d_d_1,
      we_d => hist2_rsci_we_d,
      re_d => hist2_rsci_re_d,
      q_d => hist2_rsci_q_d_1
    );
  hist2_rsc_d <= hist2_rsci_d;
  hist2_rsc_wadr <= hist2_rsci_wadr;
  hist2_rsci_q <= hist2_rsc_q;
  hist2_rsc_radr <= hist2_rsci_radr;
  hist2_rsci_radr_d_1 <= hist2_rsci_radr_d;
  hist2_rsci_wadr_d_1 <= hist2_rsci_wadr_d;
  hist2_rsci_d_d_1 <= hist2_rsci_d_d;
  hist2_rsci_q_d <= hist2_rsci_q_d_1;

  hist3_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_7_gen
    PORT MAP(
      we => hist3_rsc_we,
      d => hist3_rsci_d,
      wadr => hist3_rsci_wadr,
      re => hist3_rsc_re,
      q => hist3_rsci_q,
      radr => hist3_rsci_radr,
      radr_d => hist3_rsci_radr_d_1,
      wadr_d => hist3_rsci_wadr_d_1,
      d_d => hist3_rsci_d_d_1,
      we_d => hist3_rsci_we_d,
      re_d => hist3_rsci_re_d,
      q_d => hist3_rsci_q_d_1
    );
  hist3_rsc_d <= hist3_rsci_d;
  hist3_rsc_wadr <= hist3_rsci_wadr;
  hist3_rsci_q <= hist3_rsc_q;
  hist3_rsc_radr <= hist3_rsci_radr;
  hist3_rsci_radr_d_1 <= hist3_rsci_radr_d;
  hist3_rsci_wadr_d_1 <= hist3_rsci_wadr_d;
  hist3_rsci_d_d_1 <= hist3_rsci_d_d;
  hist3_rsci_q_d <= hist3_rsci_q_d_1;

  hist4_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_8_gen
    PORT MAP(
      we => hist4_rsc_we,
      d => hist4_rsci_d,
      wadr => hist4_rsci_wadr,
      re => hist4_rsc_re,
      q => hist4_rsci_q,
      radr => hist4_rsci_radr,
      radr_d => hist4_rsci_radr_d_1,
      wadr_d => hist4_rsci_wadr_d_1,
      d_d => hist4_rsci_d_d_1,
      we_d => hist4_rsci_we_d,
      re_d => hist4_rsci_re_d,
      q_d => hist4_rsci_q_d_1
    );
  hist4_rsc_d <= hist4_rsci_d;
  hist4_rsc_wadr <= hist4_rsci_wadr;
  hist4_rsci_q <= hist4_rsc_q;
  hist4_rsc_radr <= hist4_rsci_radr;
  hist4_rsci_radr_d_1 <= hist4_rsci_radr_d;
  hist4_rsci_wadr_d_1 <= hist4_rsci_wadr_d;
  hist4_rsci_d_d_1 <= hist4_rsci_d_d;
  hist4_rsci_q_d <= hist4_rsci_q_d_1;

  hist5_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_9_gen
    PORT MAP(
      we => hist5_rsc_we,
      d => hist5_rsci_d,
      wadr => hist5_rsci_wadr,
      re => hist5_rsc_re,
      q => hist5_rsci_q,
      radr => hist5_rsci_radr,
      radr_d => hist5_rsci_radr_d_1,
      wadr_d => hist5_rsci_wadr_d_1,
      d_d => hist5_rsci_d_d_1,
      we_d => hist5_rsci_we_d,
      re_d => hist5_rsci_re_d,
      q_d => hist5_rsci_q_d_1
    );
  hist5_rsc_d <= hist5_rsci_d;
  hist5_rsc_wadr <= hist5_rsci_wadr;
  hist5_rsci_q <= hist5_rsc_q;
  hist5_rsc_radr <= hist5_rsci_radr;
  hist5_rsci_radr_d_1 <= hist5_rsci_radr_d;
  hist5_rsci_wadr_d_1 <= hist5_rsci_wadr_d;
  hist5_rsci_d_d_1 <= hist5_rsci_d_d;
  hist5_rsci_q_d <= hist5_rsci_q_d_1;

  hist6_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_10_gen
    PORT MAP(
      we => hist6_rsc_we,
      d => hist6_rsci_d,
      wadr => hist6_rsci_wadr,
      re => hist6_rsc_re,
      q => hist6_rsci_q,
      radr => hist6_rsci_radr,
      radr_d => hist6_rsci_radr_d_1,
      wadr_d => hist6_rsci_wadr_d_1,
      d_d => hist6_rsci_d_d_1,
      we_d => hist6_rsci_we_d,
      re_d => hist6_rsci_re_d,
      q_d => hist6_rsci_q_d_1
    );
  hist6_rsc_d <= hist6_rsci_d;
  hist6_rsc_wadr <= hist6_rsci_wadr;
  hist6_rsci_q <= hist6_rsc_q;
  hist6_rsc_radr <= hist6_rsci_radr;
  hist6_rsci_radr_d_1 <= hist6_rsci_radr_d;
  hist6_rsci_wadr_d_1 <= hist6_rsci_wadr_d;
  hist6_rsci_d_d_1 <= hist6_rsci_d_d;
  hist6_rsci_q_d <= hist6_rsci_q_d_1;

  hist7_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_11_gen
    PORT MAP(
      we => hist7_rsc_we,
      d => hist7_rsci_d,
      wadr => hist7_rsci_wadr,
      re => hist7_rsc_re,
      q => hist7_rsci_q,
      radr => hist7_rsci_radr,
      radr_d => hist7_rsci_radr_d_1,
      wadr_d => hist7_rsci_wadr_d_1,
      d_d => hist7_rsci_d_d_1,
      we_d => hist7_rsci_we_d,
      re_d => hist7_rsci_re_d,
      q_d => hist7_rsci_q_d_1
    );
  hist7_rsc_d <= hist7_rsci_d;
  hist7_rsc_wadr <= hist7_rsci_wadr;
  hist7_rsci_q <= hist7_rsc_q;
  hist7_rsc_radr <= hist7_rsci_radr;
  hist7_rsci_radr_d_1 <= hist7_rsci_radr_d;
  hist7_rsci_wadr_d_1 <= hist7_rsci_wadr_d;
  hist7_rsci_d_d_1 <= hist7_rsci_d_d;
  hist7_rsci_q_d <= hist7_rsci_q_d_1;

  hist8_rsci : histogram_hls_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_32_8_256_12_gen
    PORT MAP(
      we => hist8_rsc_we,
      d => hist8_rsci_d,
      wadr => hist8_rsci_wadr,
      re => hist8_rsc_re,
      q => hist8_rsci_q,
      radr => hist8_rsci_radr,
      radr_d => hist8_rsci_radr_d_1,
      wadr_d => hist8_rsci_wadr_d_1,
      d_d => hist8_rsci_d_d_1,
      we_d => hist8_rsci_we_d,
      re_d => hist8_rsci_re_d,
      q_d => hist8_rsci_q_d_1
    );
  hist8_rsc_d <= hist8_rsci_d;
  hist8_rsc_wadr <= hist8_rsci_wadr;
  hist8_rsci_q <= hist8_rsc_q;
  hist8_rsc_radr <= hist8_rsci_radr;
  hist8_rsci_radr_d_1 <= hist8_rsci_radr_d;
  hist8_rsci_wadr_d_1 <= hist8_rsci_wadr_d;
  hist8_rsci_d_d_1 <= hist8_rsci_d_d;
  hist8_rsci_q_d <= hist8_rsci_q_d_1;

  histogram_hls_core_inst : histogram_hls_core
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsc_s_tdone => data_in_rsc_s_tdone,
      data_in_rsc_tr_write_done => data_in_rsc_tr_write_done,
      data_in_rsc_RREADY => data_in_rsc_RREADY,
      data_in_rsc_RVALID => data_in_rsc_RVALID,
      data_in_rsc_RUSER => data_in_rsc_RUSER,
      data_in_rsc_RLAST => data_in_rsc_RLAST,
      data_in_rsc_RRESP => histogram_hls_core_inst_data_in_rsc_RRESP,
      data_in_rsc_RDATA => histogram_hls_core_inst_data_in_rsc_RDATA,
      data_in_rsc_RID => data_in_rsc_RID,
      data_in_rsc_ARREADY => data_in_rsc_ARREADY,
      data_in_rsc_ARVALID => data_in_rsc_ARVALID,
      data_in_rsc_ARUSER => data_in_rsc_ARUSER,
      data_in_rsc_ARREGION => histogram_hls_core_inst_data_in_rsc_ARREGION,
      data_in_rsc_ARQOS => histogram_hls_core_inst_data_in_rsc_ARQOS,
      data_in_rsc_ARPROT => histogram_hls_core_inst_data_in_rsc_ARPROT,
      data_in_rsc_ARCACHE => histogram_hls_core_inst_data_in_rsc_ARCACHE,
      data_in_rsc_ARLOCK => data_in_rsc_ARLOCK,
      data_in_rsc_ARBURST => histogram_hls_core_inst_data_in_rsc_ARBURST,
      data_in_rsc_ARSIZE => histogram_hls_core_inst_data_in_rsc_ARSIZE,
      data_in_rsc_ARLEN => histogram_hls_core_inst_data_in_rsc_ARLEN,
      data_in_rsc_ARADDR => histogram_hls_core_inst_data_in_rsc_ARADDR,
      data_in_rsc_ARID => data_in_rsc_ARID,
      data_in_rsc_BREADY => data_in_rsc_BREADY,
      data_in_rsc_BVALID => data_in_rsc_BVALID,
      data_in_rsc_BUSER => data_in_rsc_BUSER,
      data_in_rsc_BRESP => histogram_hls_core_inst_data_in_rsc_BRESP,
      data_in_rsc_BID => data_in_rsc_BID,
      data_in_rsc_WREADY => data_in_rsc_WREADY,
      data_in_rsc_WVALID => data_in_rsc_WVALID,
      data_in_rsc_WUSER => data_in_rsc_WUSER,
      data_in_rsc_WLAST => data_in_rsc_WLAST,
      data_in_rsc_WSTRB => histogram_hls_core_inst_data_in_rsc_WSTRB,
      data_in_rsc_WDATA => histogram_hls_core_inst_data_in_rsc_WDATA,
      data_in_rsc_AWREADY => data_in_rsc_AWREADY,
      data_in_rsc_AWVALID => data_in_rsc_AWVALID,
      data_in_rsc_AWUSER => data_in_rsc_AWUSER,
      data_in_rsc_AWREGION => histogram_hls_core_inst_data_in_rsc_AWREGION,
      data_in_rsc_AWQOS => histogram_hls_core_inst_data_in_rsc_AWQOS,
      data_in_rsc_AWPROT => histogram_hls_core_inst_data_in_rsc_AWPROT,
      data_in_rsc_AWCACHE => histogram_hls_core_inst_data_in_rsc_AWCACHE,
      data_in_rsc_AWLOCK => data_in_rsc_AWLOCK,
      data_in_rsc_AWBURST => histogram_hls_core_inst_data_in_rsc_AWBURST,
      data_in_rsc_AWSIZE => histogram_hls_core_inst_data_in_rsc_AWSIZE,
      data_in_rsc_AWLEN => histogram_hls_core_inst_data_in_rsc_AWLEN,
      data_in_rsc_AWADDR => histogram_hls_core_inst_data_in_rsc_AWADDR,
      data_in_rsc_AWID => data_in_rsc_AWID,
      data_in_rsc_req_vz => data_in_rsc_req_vz,
      data_in_rsc_rls_lz => data_in_rsc_rls_lz,
      hist_out_rsc_s_tdone => hist_out_rsc_s_tdone,
      hist_out_rsc_tr_write_done => hist_out_rsc_tr_write_done,
      hist_out_rsc_RREADY => hist_out_rsc_RREADY,
      hist_out_rsc_RVALID => hist_out_rsc_RVALID,
      hist_out_rsc_RUSER => hist_out_rsc_RUSER,
      hist_out_rsc_RLAST => hist_out_rsc_RLAST,
      hist_out_rsc_RRESP => histogram_hls_core_inst_hist_out_rsc_RRESP,
      hist_out_rsc_RDATA => histogram_hls_core_inst_hist_out_rsc_RDATA,
      hist_out_rsc_RID => hist_out_rsc_RID,
      hist_out_rsc_ARREADY => hist_out_rsc_ARREADY,
      hist_out_rsc_ARVALID => hist_out_rsc_ARVALID,
      hist_out_rsc_ARUSER => hist_out_rsc_ARUSER,
      hist_out_rsc_ARREGION => histogram_hls_core_inst_hist_out_rsc_ARREGION,
      hist_out_rsc_ARQOS => histogram_hls_core_inst_hist_out_rsc_ARQOS,
      hist_out_rsc_ARPROT => histogram_hls_core_inst_hist_out_rsc_ARPROT,
      hist_out_rsc_ARCACHE => histogram_hls_core_inst_hist_out_rsc_ARCACHE,
      hist_out_rsc_ARLOCK => hist_out_rsc_ARLOCK,
      hist_out_rsc_ARBURST => histogram_hls_core_inst_hist_out_rsc_ARBURST,
      hist_out_rsc_ARSIZE => histogram_hls_core_inst_hist_out_rsc_ARSIZE,
      hist_out_rsc_ARLEN => histogram_hls_core_inst_hist_out_rsc_ARLEN,
      hist_out_rsc_ARADDR => histogram_hls_core_inst_hist_out_rsc_ARADDR,
      hist_out_rsc_ARID => hist_out_rsc_ARID,
      hist_out_rsc_BREADY => hist_out_rsc_BREADY,
      hist_out_rsc_BVALID => hist_out_rsc_BVALID,
      hist_out_rsc_BUSER => hist_out_rsc_BUSER,
      hist_out_rsc_BRESP => histogram_hls_core_inst_hist_out_rsc_BRESP,
      hist_out_rsc_BID => hist_out_rsc_BID,
      hist_out_rsc_WREADY => hist_out_rsc_WREADY,
      hist_out_rsc_WVALID => hist_out_rsc_WVALID,
      hist_out_rsc_WUSER => hist_out_rsc_WUSER,
      hist_out_rsc_WLAST => hist_out_rsc_WLAST,
      hist_out_rsc_WSTRB => hist_out_rsc_WSTRB,
      hist_out_rsc_WDATA => histogram_hls_core_inst_hist_out_rsc_WDATA,
      hist_out_rsc_AWREADY => hist_out_rsc_AWREADY,
      hist_out_rsc_AWVALID => hist_out_rsc_AWVALID,
      hist_out_rsc_AWUSER => hist_out_rsc_AWUSER,
      hist_out_rsc_AWREGION => histogram_hls_core_inst_hist_out_rsc_AWREGION,
      hist_out_rsc_AWQOS => histogram_hls_core_inst_hist_out_rsc_AWQOS,
      hist_out_rsc_AWPROT => histogram_hls_core_inst_hist_out_rsc_AWPROT,
      hist_out_rsc_AWCACHE => histogram_hls_core_inst_hist_out_rsc_AWCACHE,
      hist_out_rsc_AWLOCK => hist_out_rsc_AWLOCK,
      hist_out_rsc_AWBURST => histogram_hls_core_inst_hist_out_rsc_AWBURST,
      hist_out_rsc_AWSIZE => histogram_hls_core_inst_hist_out_rsc_AWSIZE,
      hist_out_rsc_AWLEN => histogram_hls_core_inst_hist_out_rsc_AWLEN,
      hist_out_rsc_AWADDR => histogram_hls_core_inst_hist_out_rsc_AWADDR,
      hist_out_rsc_AWID => hist_out_rsc_AWID,
      hist_out_rsc_req_vz => hist_out_rsc_req_vz,
      hist_out_rsc_rls_lz => hist_out_rsc_rls_lz,
      hist1_rsci_radr_d => histogram_hls_core_inst_hist1_rsci_radr_d,
      hist1_rsci_wadr_d => histogram_hls_core_inst_hist1_rsci_wadr_d,
      hist1_rsci_d_d => histogram_hls_core_inst_hist1_rsci_d_d,
      hist1_rsci_we_d => hist1_rsci_we_d,
      hist1_rsci_re_d => hist1_rsci_re_d,
      hist1_rsci_q_d => histogram_hls_core_inst_hist1_rsci_q_d,
      hist2_rsci_radr_d => histogram_hls_core_inst_hist2_rsci_radr_d,
      hist2_rsci_wadr_d => histogram_hls_core_inst_hist2_rsci_wadr_d,
      hist2_rsci_d_d => histogram_hls_core_inst_hist2_rsci_d_d,
      hist2_rsci_we_d => hist2_rsci_we_d,
      hist2_rsci_re_d => hist2_rsci_re_d,
      hist2_rsci_q_d => histogram_hls_core_inst_hist2_rsci_q_d,
      hist3_rsci_radr_d => histogram_hls_core_inst_hist3_rsci_radr_d,
      hist3_rsci_wadr_d => histogram_hls_core_inst_hist3_rsci_wadr_d,
      hist3_rsci_d_d => histogram_hls_core_inst_hist3_rsci_d_d,
      hist3_rsci_we_d => hist3_rsci_we_d,
      hist3_rsci_re_d => hist3_rsci_re_d,
      hist3_rsci_q_d => histogram_hls_core_inst_hist3_rsci_q_d,
      hist4_rsci_radr_d => histogram_hls_core_inst_hist4_rsci_radr_d,
      hist4_rsci_wadr_d => histogram_hls_core_inst_hist4_rsci_wadr_d,
      hist4_rsci_d_d => histogram_hls_core_inst_hist4_rsci_d_d,
      hist4_rsci_we_d => hist4_rsci_we_d,
      hist4_rsci_re_d => hist4_rsci_re_d,
      hist4_rsci_q_d => histogram_hls_core_inst_hist4_rsci_q_d,
      hist5_rsci_radr_d => histogram_hls_core_inst_hist5_rsci_radr_d,
      hist5_rsci_wadr_d => histogram_hls_core_inst_hist5_rsci_wadr_d,
      hist5_rsci_d_d => histogram_hls_core_inst_hist5_rsci_d_d,
      hist5_rsci_we_d => hist5_rsci_we_d,
      hist5_rsci_re_d => hist5_rsci_re_d,
      hist5_rsci_q_d => histogram_hls_core_inst_hist5_rsci_q_d,
      hist6_rsci_radr_d => histogram_hls_core_inst_hist6_rsci_radr_d,
      hist6_rsci_wadr_d => histogram_hls_core_inst_hist6_rsci_wadr_d,
      hist6_rsci_d_d => histogram_hls_core_inst_hist6_rsci_d_d,
      hist6_rsci_we_d => hist6_rsci_we_d,
      hist6_rsci_re_d => hist6_rsci_re_d,
      hist6_rsci_q_d => histogram_hls_core_inst_hist6_rsci_q_d,
      hist7_rsci_radr_d => histogram_hls_core_inst_hist7_rsci_radr_d,
      hist7_rsci_wadr_d => histogram_hls_core_inst_hist7_rsci_wadr_d,
      hist7_rsci_d_d => histogram_hls_core_inst_hist7_rsci_d_d,
      hist7_rsci_we_d => hist7_rsci_we_d,
      hist7_rsci_re_d => hist7_rsci_re_d,
      hist7_rsci_q_d => histogram_hls_core_inst_hist7_rsci_q_d,
      hist8_rsci_radr_d => histogram_hls_core_inst_hist8_rsci_radr_d,
      hist8_rsci_wadr_d => histogram_hls_core_inst_hist8_rsci_wadr_d,
      hist8_rsci_d_d => histogram_hls_core_inst_hist8_rsci_d_d,
      hist8_rsci_we_d => hist8_rsci_we_d,
      hist8_rsci_re_d => hist8_rsci_re_d,
      hist8_rsci_q_d => histogram_hls_core_inst_hist8_rsci_q_d
    );
  data_in_rsc_RRESP <= histogram_hls_core_inst_data_in_rsc_RRESP;
  data_in_rsc_RDATA <= histogram_hls_core_inst_data_in_rsc_RDATA;
  histogram_hls_core_inst_data_in_rsc_ARREGION <= data_in_rsc_ARREGION;
  histogram_hls_core_inst_data_in_rsc_ARQOS <= data_in_rsc_ARQOS;
  histogram_hls_core_inst_data_in_rsc_ARPROT <= data_in_rsc_ARPROT;
  histogram_hls_core_inst_data_in_rsc_ARCACHE <= data_in_rsc_ARCACHE;
  histogram_hls_core_inst_data_in_rsc_ARBURST <= data_in_rsc_ARBURST;
  histogram_hls_core_inst_data_in_rsc_ARSIZE <= data_in_rsc_ARSIZE;
  histogram_hls_core_inst_data_in_rsc_ARLEN <= data_in_rsc_ARLEN;
  histogram_hls_core_inst_data_in_rsc_ARADDR <= data_in_rsc_ARADDR;
  data_in_rsc_BRESP <= histogram_hls_core_inst_data_in_rsc_BRESP;
  histogram_hls_core_inst_data_in_rsc_WSTRB <= data_in_rsc_WSTRB;
  histogram_hls_core_inst_data_in_rsc_WDATA <= data_in_rsc_WDATA;
  histogram_hls_core_inst_data_in_rsc_AWREGION <= data_in_rsc_AWREGION;
  histogram_hls_core_inst_data_in_rsc_AWQOS <= data_in_rsc_AWQOS;
  histogram_hls_core_inst_data_in_rsc_AWPROT <= data_in_rsc_AWPROT;
  histogram_hls_core_inst_data_in_rsc_AWCACHE <= data_in_rsc_AWCACHE;
  histogram_hls_core_inst_data_in_rsc_AWBURST <= data_in_rsc_AWBURST;
  histogram_hls_core_inst_data_in_rsc_AWSIZE <= data_in_rsc_AWSIZE;
  histogram_hls_core_inst_data_in_rsc_AWLEN <= data_in_rsc_AWLEN;
  histogram_hls_core_inst_data_in_rsc_AWADDR <= data_in_rsc_AWADDR;
  hist_out_rsc_RRESP <= histogram_hls_core_inst_hist_out_rsc_RRESP;
  hist_out_rsc_RDATA <= histogram_hls_core_inst_hist_out_rsc_RDATA;
  histogram_hls_core_inst_hist_out_rsc_ARREGION <= hist_out_rsc_ARREGION;
  histogram_hls_core_inst_hist_out_rsc_ARQOS <= hist_out_rsc_ARQOS;
  histogram_hls_core_inst_hist_out_rsc_ARPROT <= hist_out_rsc_ARPROT;
  histogram_hls_core_inst_hist_out_rsc_ARCACHE <= hist_out_rsc_ARCACHE;
  histogram_hls_core_inst_hist_out_rsc_ARBURST <= hist_out_rsc_ARBURST;
  histogram_hls_core_inst_hist_out_rsc_ARSIZE <= hist_out_rsc_ARSIZE;
  histogram_hls_core_inst_hist_out_rsc_ARLEN <= hist_out_rsc_ARLEN;
  histogram_hls_core_inst_hist_out_rsc_ARADDR <= hist_out_rsc_ARADDR;
  hist_out_rsc_BRESP <= histogram_hls_core_inst_hist_out_rsc_BRESP;
  histogram_hls_core_inst_hist_out_rsc_WDATA <= hist_out_rsc_WDATA;
  histogram_hls_core_inst_hist_out_rsc_AWREGION <= hist_out_rsc_AWREGION;
  histogram_hls_core_inst_hist_out_rsc_AWQOS <= hist_out_rsc_AWQOS;
  histogram_hls_core_inst_hist_out_rsc_AWPROT <= hist_out_rsc_AWPROT;
  histogram_hls_core_inst_hist_out_rsc_AWCACHE <= hist_out_rsc_AWCACHE;
  histogram_hls_core_inst_hist_out_rsc_AWBURST <= hist_out_rsc_AWBURST;
  histogram_hls_core_inst_hist_out_rsc_AWSIZE <= hist_out_rsc_AWSIZE;
  histogram_hls_core_inst_hist_out_rsc_AWLEN <= hist_out_rsc_AWLEN;
  histogram_hls_core_inst_hist_out_rsc_AWADDR <= hist_out_rsc_AWADDR;
  hist1_rsci_radr_d <= histogram_hls_core_inst_hist1_rsci_radr_d;
  hist1_rsci_wadr_d <= histogram_hls_core_inst_hist1_rsci_wadr_d;
  hist1_rsci_d_d <= histogram_hls_core_inst_hist1_rsci_d_d;
  histogram_hls_core_inst_hist1_rsci_q_d <= hist1_rsci_q_d;
  hist2_rsci_radr_d <= histogram_hls_core_inst_hist2_rsci_radr_d;
  hist2_rsci_wadr_d <= histogram_hls_core_inst_hist2_rsci_wadr_d;
  hist2_rsci_d_d <= histogram_hls_core_inst_hist2_rsci_d_d;
  histogram_hls_core_inst_hist2_rsci_q_d <= hist2_rsci_q_d;
  hist3_rsci_radr_d <= histogram_hls_core_inst_hist3_rsci_radr_d;
  hist3_rsci_wadr_d <= histogram_hls_core_inst_hist3_rsci_wadr_d;
  hist3_rsci_d_d <= histogram_hls_core_inst_hist3_rsci_d_d;
  histogram_hls_core_inst_hist3_rsci_q_d <= hist3_rsci_q_d;
  hist4_rsci_radr_d <= histogram_hls_core_inst_hist4_rsci_radr_d;
  hist4_rsci_wadr_d <= histogram_hls_core_inst_hist4_rsci_wadr_d;
  hist4_rsci_d_d <= histogram_hls_core_inst_hist4_rsci_d_d;
  histogram_hls_core_inst_hist4_rsci_q_d <= hist4_rsci_q_d;
  hist5_rsci_radr_d <= histogram_hls_core_inst_hist5_rsci_radr_d;
  hist5_rsci_wadr_d <= histogram_hls_core_inst_hist5_rsci_wadr_d;
  hist5_rsci_d_d <= histogram_hls_core_inst_hist5_rsci_d_d;
  histogram_hls_core_inst_hist5_rsci_q_d <= hist5_rsci_q_d;
  hist6_rsci_radr_d <= histogram_hls_core_inst_hist6_rsci_radr_d;
  hist6_rsci_wadr_d <= histogram_hls_core_inst_hist6_rsci_wadr_d;
  hist6_rsci_d_d <= histogram_hls_core_inst_hist6_rsci_d_d;
  histogram_hls_core_inst_hist6_rsci_q_d <= hist6_rsci_q_d;
  hist7_rsci_radr_d <= histogram_hls_core_inst_hist7_rsci_radr_d;
  hist7_rsci_wadr_d <= histogram_hls_core_inst_hist7_rsci_wadr_d;
  hist7_rsci_d_d <= histogram_hls_core_inst_hist7_rsci_d_d;
  histogram_hls_core_inst_hist7_rsci_q_d <= hist7_rsci_q_d;
  hist8_rsci_radr_d <= histogram_hls_core_inst_hist8_rsci_radr_d;
  hist8_rsci_wadr_d <= histogram_hls_core_inst_hist8_rsci_wadr_d;
  hist8_rsci_d_d <= histogram_hls_core_inst_hist8_rsci_d_d;
  histogram_hls_core_inst_hist8_rsci_q_d <= hist8_rsci_q_d;

END v1;

-- ------------------------------------------------------------------
--  Design Unit:    histogram_hls
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY amba_lib;
USE amba_lib.amba_comps.ALL;
LIBRARY mgc_hls;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.mgc_in_sync_pkg_v2.ALL;
USE mgc_hls.BLOCK_1R1W_RBW_pkg.ALL;


ENTITY histogram_hls IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_in_rsc_s_tdone : IN STD_LOGIC;
    data_in_rsc_tr_write_done : IN STD_LOGIC;
    data_in_rsc_RREADY : IN STD_LOGIC;
    data_in_rsc_RVALID : OUT STD_LOGIC;
    data_in_rsc_RUSER : OUT STD_LOGIC;
    data_in_rsc_RLAST : OUT STD_LOGIC;
    data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_RID : OUT STD_LOGIC;
    data_in_rsc_ARREADY : OUT STD_LOGIC;
    data_in_rsc_ARVALID : IN STD_LOGIC;
    data_in_rsc_ARUSER : IN STD_LOGIC;
    data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_ARLOCK : IN STD_LOGIC;
    data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_ARID : IN STD_LOGIC;
    data_in_rsc_BREADY : IN STD_LOGIC;
    data_in_rsc_BVALID : OUT STD_LOGIC;
    data_in_rsc_BUSER : OUT STD_LOGIC;
    data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_BID : OUT STD_LOGIC;
    data_in_rsc_WREADY : OUT STD_LOGIC;
    data_in_rsc_WVALID : IN STD_LOGIC;
    data_in_rsc_WUSER : IN STD_LOGIC;
    data_in_rsc_WLAST : IN STD_LOGIC;
    data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
    data_in_rsc_AWREADY : OUT STD_LOGIC;
    data_in_rsc_AWVALID : IN STD_LOGIC;
    data_in_rsc_AWUSER : IN STD_LOGIC;
    data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    data_in_rsc_AWLOCK : IN STD_LOGIC;
    data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
    data_in_rsc_AWID : IN STD_LOGIC;
    data_in_rsc_req_vz : IN STD_LOGIC;
    data_in_rsc_rls_lz : OUT STD_LOGIC;
    hist_out_rsc_s_tdone : IN STD_LOGIC;
    hist_out_rsc_tr_write_done : IN STD_LOGIC;
    hist_out_rsc_RREADY : IN STD_LOGIC;
    hist_out_rsc_RVALID : OUT STD_LOGIC;
    hist_out_rsc_RUSER : OUT STD_LOGIC;
    hist_out_rsc_RLAST : OUT STD_LOGIC;
    hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_RID : OUT STD_LOGIC;
    hist_out_rsc_ARREADY : OUT STD_LOGIC;
    hist_out_rsc_ARVALID : IN STD_LOGIC;
    hist_out_rsc_ARUSER : IN STD_LOGIC;
    hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_ARLOCK : IN STD_LOGIC;
    hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_ARID : IN STD_LOGIC;
    hist_out_rsc_BREADY : IN STD_LOGIC;
    hist_out_rsc_BVALID : OUT STD_LOGIC;
    hist_out_rsc_BUSER : OUT STD_LOGIC;
    hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_BID : OUT STD_LOGIC;
    hist_out_rsc_WREADY : OUT STD_LOGIC;
    hist_out_rsc_WVALID : IN STD_LOGIC;
    hist_out_rsc_WUSER : IN STD_LOGIC;
    hist_out_rsc_WLAST : IN STD_LOGIC;
    hist_out_rsc_WSTRB : IN STD_LOGIC;
    hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWREADY : OUT STD_LOGIC;
    hist_out_rsc_AWVALID : IN STD_LOGIC;
    hist_out_rsc_AWUSER : IN STD_LOGIC;
    hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    hist_out_rsc_AWLOCK : IN STD_LOGIC;
    hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
    hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    hist_out_rsc_AWID : IN STD_LOGIC;
    hist_out_rsc_req_vz : IN STD_LOGIC;
    hist_out_rsc_rls_lz : OUT STD_LOGIC
  );
END histogram_hls;

ARCHITECTURE v1 OF histogram_hls IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';
  CONSTANT GND : STD_LOGIC := '0';

  COMPONENT histogram_hls_struct
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_in_rsc_s_tdone : IN STD_LOGIC;
      data_in_rsc_tr_write_done : IN STD_LOGIC;
      data_in_rsc_RREADY : IN STD_LOGIC;
      data_in_rsc_RVALID : OUT STD_LOGIC;
      data_in_rsc_RUSER : OUT STD_LOGIC;
      data_in_rsc_RLAST : OUT STD_LOGIC;
      data_in_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_RDATA : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_RID : OUT STD_LOGIC;
      data_in_rsc_ARREADY : OUT STD_LOGIC;
      data_in_rsc_ARVALID : IN STD_LOGIC;
      data_in_rsc_ARUSER : IN STD_LOGIC;
      data_in_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_ARLOCK : IN STD_LOGIC;
      data_in_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_ARADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_ARID : IN STD_LOGIC;
      data_in_rsc_BREADY : IN STD_LOGIC;
      data_in_rsc_BVALID : OUT STD_LOGIC;
      data_in_rsc_BUSER : OUT STD_LOGIC;
      data_in_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_BID : OUT STD_LOGIC;
      data_in_rsc_WREADY : OUT STD_LOGIC;
      data_in_rsc_WVALID : IN STD_LOGIC;
      data_in_rsc_WUSER : IN STD_LOGIC;
      data_in_rsc_WLAST : IN STD_LOGIC;
      data_in_rsc_WSTRB : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_WDATA : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
      data_in_rsc_AWREADY : OUT STD_LOGIC;
      data_in_rsc_AWVALID : IN STD_LOGIC;
      data_in_rsc_AWUSER : IN STD_LOGIC;
      data_in_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      data_in_rsc_AWLOCK : IN STD_LOGIC;
      data_in_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      data_in_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data_in_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      data_in_rsc_AWADDR : IN STD_LOGIC_VECTOR (12 DOWNTO 0);
      data_in_rsc_AWID : IN STD_LOGIC;
      data_in_rsc_req_vz : IN STD_LOGIC;
      data_in_rsc_rls_lz : OUT STD_LOGIC;
      hist_out_rsc_s_tdone : IN STD_LOGIC;
      hist_out_rsc_tr_write_done : IN STD_LOGIC;
      hist_out_rsc_RREADY : IN STD_LOGIC;
      hist_out_rsc_RVALID : OUT STD_LOGIC;
      hist_out_rsc_RUSER : OUT STD_LOGIC;
      hist_out_rsc_RLAST : OUT STD_LOGIC;
      hist_out_rsc_RRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_RDATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_RID : OUT STD_LOGIC;
      hist_out_rsc_ARREADY : OUT STD_LOGIC;
      hist_out_rsc_ARVALID : IN STD_LOGIC;
      hist_out_rsc_ARUSER : IN STD_LOGIC;
      hist_out_rsc_ARREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_ARLOCK : IN STD_LOGIC;
      hist_out_rsc_ARBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_ARSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_ARLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_ARADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_ARID : IN STD_LOGIC;
      hist_out_rsc_BREADY : IN STD_LOGIC;
      hist_out_rsc_BVALID : OUT STD_LOGIC;
      hist_out_rsc_BUSER : OUT STD_LOGIC;
      hist_out_rsc_BRESP : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_BID : OUT STD_LOGIC;
      hist_out_rsc_WREADY : OUT STD_LOGIC;
      hist_out_rsc_WVALID : IN STD_LOGIC;
      hist_out_rsc_WUSER : IN STD_LOGIC;
      hist_out_rsc_WLAST : IN STD_LOGIC;
      hist_out_rsc_WSTRB : IN STD_LOGIC;
      hist_out_rsc_WDATA : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWREADY : OUT STD_LOGIC;
      hist_out_rsc_AWVALID : IN STD_LOGIC;
      hist_out_rsc_AWUSER : IN STD_LOGIC;
      hist_out_rsc_AWREGION : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWQOS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWPROT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWCACHE : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      hist_out_rsc_AWLOCK : IN STD_LOGIC;
      hist_out_rsc_AWBURST : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      hist_out_rsc_AWSIZE : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      hist_out_rsc_AWLEN : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      hist_out_rsc_AWADDR : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      hist_out_rsc_AWID : IN STD_LOGIC;
      hist_out_rsc_req_vz : IN STD_LOGIC;
      hist_out_rsc_rls_lz : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL histogram_hls_struct_inst_data_in_rsc_RRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_RDATA : STD_LOGIC_VECTOR (15 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_ARADDR : STD_LOGIC_VECTOR (12 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_BRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_WSTRB : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_WDATA : STD_LOGIC_VECTOR (15 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_data_in_rsc_AWADDR : STD_LOGIC_VECTOR (12 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_RRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_RDATA : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_ARADDR : STD_LOGIC_VECTOR (11 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_BRESP : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_WDATA : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWREGION : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWQOS : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWPROT : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWCACHE : STD_LOGIC_VECTOR (3 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWBURST : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWSIZE : STD_LOGIC_VECTOR (2 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWLEN : STD_LOGIC_VECTOR (7 DOWNTO
      0);
  SIGNAL histogram_hls_struct_inst_hist_out_rsc_AWADDR : STD_LOGIC_VECTOR (11 DOWNTO
      0);

BEGIN
  histogram_hls_struct_inst : histogram_hls_struct
    PORT MAP(
      clk => clk,
      rst => rst,
      data_in_rsc_s_tdone => data_in_rsc_s_tdone,
      data_in_rsc_tr_write_done => data_in_rsc_tr_write_done,
      data_in_rsc_RREADY => data_in_rsc_RREADY,
      data_in_rsc_RVALID => data_in_rsc_RVALID,
      data_in_rsc_RUSER => data_in_rsc_RUSER,
      data_in_rsc_RLAST => data_in_rsc_RLAST,
      data_in_rsc_RRESP => histogram_hls_struct_inst_data_in_rsc_RRESP,
      data_in_rsc_RDATA => histogram_hls_struct_inst_data_in_rsc_RDATA,
      data_in_rsc_RID => data_in_rsc_RID,
      data_in_rsc_ARREADY => data_in_rsc_ARREADY,
      data_in_rsc_ARVALID => data_in_rsc_ARVALID,
      data_in_rsc_ARUSER => data_in_rsc_ARUSER,
      data_in_rsc_ARREGION => histogram_hls_struct_inst_data_in_rsc_ARREGION,
      data_in_rsc_ARQOS => histogram_hls_struct_inst_data_in_rsc_ARQOS,
      data_in_rsc_ARPROT => histogram_hls_struct_inst_data_in_rsc_ARPROT,
      data_in_rsc_ARCACHE => histogram_hls_struct_inst_data_in_rsc_ARCACHE,
      data_in_rsc_ARLOCK => data_in_rsc_ARLOCK,
      data_in_rsc_ARBURST => histogram_hls_struct_inst_data_in_rsc_ARBURST,
      data_in_rsc_ARSIZE => histogram_hls_struct_inst_data_in_rsc_ARSIZE,
      data_in_rsc_ARLEN => histogram_hls_struct_inst_data_in_rsc_ARLEN,
      data_in_rsc_ARADDR => histogram_hls_struct_inst_data_in_rsc_ARADDR,
      data_in_rsc_ARID => data_in_rsc_ARID,
      data_in_rsc_BREADY => data_in_rsc_BREADY,
      data_in_rsc_BVALID => data_in_rsc_BVALID,
      data_in_rsc_BUSER => data_in_rsc_BUSER,
      data_in_rsc_BRESP => histogram_hls_struct_inst_data_in_rsc_BRESP,
      data_in_rsc_BID => data_in_rsc_BID,
      data_in_rsc_WREADY => data_in_rsc_WREADY,
      data_in_rsc_WVALID => data_in_rsc_WVALID,
      data_in_rsc_WUSER => data_in_rsc_WUSER,
      data_in_rsc_WLAST => data_in_rsc_WLAST,
      data_in_rsc_WSTRB => histogram_hls_struct_inst_data_in_rsc_WSTRB,
      data_in_rsc_WDATA => histogram_hls_struct_inst_data_in_rsc_WDATA,
      data_in_rsc_AWREADY => data_in_rsc_AWREADY,
      data_in_rsc_AWVALID => data_in_rsc_AWVALID,
      data_in_rsc_AWUSER => data_in_rsc_AWUSER,
      data_in_rsc_AWREGION => histogram_hls_struct_inst_data_in_rsc_AWREGION,
      data_in_rsc_AWQOS => histogram_hls_struct_inst_data_in_rsc_AWQOS,
      data_in_rsc_AWPROT => histogram_hls_struct_inst_data_in_rsc_AWPROT,
      data_in_rsc_AWCACHE => histogram_hls_struct_inst_data_in_rsc_AWCACHE,
      data_in_rsc_AWLOCK => data_in_rsc_AWLOCK,
      data_in_rsc_AWBURST => histogram_hls_struct_inst_data_in_rsc_AWBURST,
      data_in_rsc_AWSIZE => histogram_hls_struct_inst_data_in_rsc_AWSIZE,
      data_in_rsc_AWLEN => histogram_hls_struct_inst_data_in_rsc_AWLEN,
      data_in_rsc_AWADDR => histogram_hls_struct_inst_data_in_rsc_AWADDR,
      data_in_rsc_AWID => data_in_rsc_AWID,
      data_in_rsc_req_vz => data_in_rsc_req_vz,
      data_in_rsc_rls_lz => data_in_rsc_rls_lz,
      hist_out_rsc_s_tdone => hist_out_rsc_s_tdone,
      hist_out_rsc_tr_write_done => hist_out_rsc_tr_write_done,
      hist_out_rsc_RREADY => hist_out_rsc_RREADY,
      hist_out_rsc_RVALID => hist_out_rsc_RVALID,
      hist_out_rsc_RUSER => hist_out_rsc_RUSER,
      hist_out_rsc_RLAST => hist_out_rsc_RLAST,
      hist_out_rsc_RRESP => histogram_hls_struct_inst_hist_out_rsc_RRESP,
      hist_out_rsc_RDATA => histogram_hls_struct_inst_hist_out_rsc_RDATA,
      hist_out_rsc_RID => hist_out_rsc_RID,
      hist_out_rsc_ARREADY => hist_out_rsc_ARREADY,
      hist_out_rsc_ARVALID => hist_out_rsc_ARVALID,
      hist_out_rsc_ARUSER => hist_out_rsc_ARUSER,
      hist_out_rsc_ARREGION => histogram_hls_struct_inst_hist_out_rsc_ARREGION,
      hist_out_rsc_ARQOS => histogram_hls_struct_inst_hist_out_rsc_ARQOS,
      hist_out_rsc_ARPROT => histogram_hls_struct_inst_hist_out_rsc_ARPROT,
      hist_out_rsc_ARCACHE => histogram_hls_struct_inst_hist_out_rsc_ARCACHE,
      hist_out_rsc_ARLOCK => hist_out_rsc_ARLOCK,
      hist_out_rsc_ARBURST => histogram_hls_struct_inst_hist_out_rsc_ARBURST,
      hist_out_rsc_ARSIZE => histogram_hls_struct_inst_hist_out_rsc_ARSIZE,
      hist_out_rsc_ARLEN => histogram_hls_struct_inst_hist_out_rsc_ARLEN,
      hist_out_rsc_ARADDR => histogram_hls_struct_inst_hist_out_rsc_ARADDR,
      hist_out_rsc_ARID => hist_out_rsc_ARID,
      hist_out_rsc_BREADY => hist_out_rsc_BREADY,
      hist_out_rsc_BVALID => hist_out_rsc_BVALID,
      hist_out_rsc_BUSER => hist_out_rsc_BUSER,
      hist_out_rsc_BRESP => histogram_hls_struct_inst_hist_out_rsc_BRESP,
      hist_out_rsc_BID => hist_out_rsc_BID,
      hist_out_rsc_WREADY => hist_out_rsc_WREADY,
      hist_out_rsc_WVALID => hist_out_rsc_WVALID,
      hist_out_rsc_WUSER => hist_out_rsc_WUSER,
      hist_out_rsc_WLAST => hist_out_rsc_WLAST,
      hist_out_rsc_WSTRB => hist_out_rsc_WSTRB,
      hist_out_rsc_WDATA => histogram_hls_struct_inst_hist_out_rsc_WDATA,
      hist_out_rsc_AWREADY => hist_out_rsc_AWREADY,
      hist_out_rsc_AWVALID => hist_out_rsc_AWVALID,
      hist_out_rsc_AWUSER => hist_out_rsc_AWUSER,
      hist_out_rsc_AWREGION => histogram_hls_struct_inst_hist_out_rsc_AWREGION,
      hist_out_rsc_AWQOS => histogram_hls_struct_inst_hist_out_rsc_AWQOS,
      hist_out_rsc_AWPROT => histogram_hls_struct_inst_hist_out_rsc_AWPROT,
      hist_out_rsc_AWCACHE => histogram_hls_struct_inst_hist_out_rsc_AWCACHE,
      hist_out_rsc_AWLOCK => hist_out_rsc_AWLOCK,
      hist_out_rsc_AWBURST => histogram_hls_struct_inst_hist_out_rsc_AWBURST,
      hist_out_rsc_AWSIZE => histogram_hls_struct_inst_hist_out_rsc_AWSIZE,
      hist_out_rsc_AWLEN => histogram_hls_struct_inst_hist_out_rsc_AWLEN,
      hist_out_rsc_AWADDR => histogram_hls_struct_inst_hist_out_rsc_AWADDR,
      hist_out_rsc_AWID => hist_out_rsc_AWID,
      hist_out_rsc_req_vz => hist_out_rsc_req_vz,
      hist_out_rsc_rls_lz => hist_out_rsc_rls_lz
    );
  data_in_rsc_RRESP <= histogram_hls_struct_inst_data_in_rsc_RRESP;
  data_in_rsc_RDATA <= histogram_hls_struct_inst_data_in_rsc_RDATA;
  histogram_hls_struct_inst_data_in_rsc_ARREGION <= data_in_rsc_ARREGION;
  histogram_hls_struct_inst_data_in_rsc_ARQOS <= data_in_rsc_ARQOS;
  histogram_hls_struct_inst_data_in_rsc_ARPROT <= data_in_rsc_ARPROT;
  histogram_hls_struct_inst_data_in_rsc_ARCACHE <= data_in_rsc_ARCACHE;
  histogram_hls_struct_inst_data_in_rsc_ARBURST <= data_in_rsc_ARBURST;
  histogram_hls_struct_inst_data_in_rsc_ARSIZE <= data_in_rsc_ARSIZE;
  histogram_hls_struct_inst_data_in_rsc_ARLEN <= data_in_rsc_ARLEN;
  histogram_hls_struct_inst_data_in_rsc_ARADDR <= data_in_rsc_ARADDR;
  data_in_rsc_BRESP <= histogram_hls_struct_inst_data_in_rsc_BRESP;
  histogram_hls_struct_inst_data_in_rsc_WSTRB <= data_in_rsc_WSTRB;
  histogram_hls_struct_inst_data_in_rsc_WDATA <= data_in_rsc_WDATA;
  histogram_hls_struct_inst_data_in_rsc_AWREGION <= data_in_rsc_AWREGION;
  histogram_hls_struct_inst_data_in_rsc_AWQOS <= data_in_rsc_AWQOS;
  histogram_hls_struct_inst_data_in_rsc_AWPROT <= data_in_rsc_AWPROT;
  histogram_hls_struct_inst_data_in_rsc_AWCACHE <= data_in_rsc_AWCACHE;
  histogram_hls_struct_inst_data_in_rsc_AWBURST <= data_in_rsc_AWBURST;
  histogram_hls_struct_inst_data_in_rsc_AWSIZE <= data_in_rsc_AWSIZE;
  histogram_hls_struct_inst_data_in_rsc_AWLEN <= data_in_rsc_AWLEN;
  histogram_hls_struct_inst_data_in_rsc_AWADDR <= data_in_rsc_AWADDR;
  hist_out_rsc_RRESP <= histogram_hls_struct_inst_hist_out_rsc_RRESP;
  hist_out_rsc_RDATA <= histogram_hls_struct_inst_hist_out_rsc_RDATA;
  histogram_hls_struct_inst_hist_out_rsc_ARREGION <= hist_out_rsc_ARREGION;
  histogram_hls_struct_inst_hist_out_rsc_ARQOS <= hist_out_rsc_ARQOS;
  histogram_hls_struct_inst_hist_out_rsc_ARPROT <= hist_out_rsc_ARPROT;
  histogram_hls_struct_inst_hist_out_rsc_ARCACHE <= hist_out_rsc_ARCACHE;
  histogram_hls_struct_inst_hist_out_rsc_ARBURST <= hist_out_rsc_ARBURST;
  histogram_hls_struct_inst_hist_out_rsc_ARSIZE <= hist_out_rsc_ARSIZE;
  histogram_hls_struct_inst_hist_out_rsc_ARLEN <= hist_out_rsc_ARLEN;
  histogram_hls_struct_inst_hist_out_rsc_ARADDR <= hist_out_rsc_ARADDR;
  hist_out_rsc_BRESP <= histogram_hls_struct_inst_hist_out_rsc_BRESP;
  histogram_hls_struct_inst_hist_out_rsc_WDATA <= hist_out_rsc_WDATA;
  histogram_hls_struct_inst_hist_out_rsc_AWREGION <= hist_out_rsc_AWREGION;
  histogram_hls_struct_inst_hist_out_rsc_AWQOS <= hist_out_rsc_AWQOS;
  histogram_hls_struct_inst_hist_out_rsc_AWPROT <= hist_out_rsc_AWPROT;
  histogram_hls_struct_inst_hist_out_rsc_AWCACHE <= hist_out_rsc_AWCACHE;
  histogram_hls_struct_inst_hist_out_rsc_AWBURST <= hist_out_rsc_AWBURST;
  histogram_hls_struct_inst_hist_out_rsc_AWSIZE <= hist_out_rsc_AWSIZE;
  histogram_hls_struct_inst_hist_out_rsc_AWLEN <= hist_out_rsc_AWLEN;
  histogram_hls_struct_inst_hist_out_rsc_AWADDR <= hist_out_rsc_AWADDR;

END v1;



