<module name="R5FSS_COMMON0_EVNT_BUS_VBUSP_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="EVNT_BUS__VBUSP__MMRS_DISABLE_CR" acronym="EVNT_BUS__VBUSP__MMRS_DISABLE_CR" offset="0x0" width="32" description="">
		<bitfield id="COMBINE_TCM_LOCKSTEP_MODE" width="1" begin="0" end="0" resetval="0x0" description="this bit disables the CR logic to combine TCM in lockstep mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU0_EVNT_BUS_SB_ERR_CNT_STATUS" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU0_EVNT_BUS_SB_ERR_CNT_STATUS" offset="0x4" width="32" description="">
		<bitfield id="EVNT_BUS8" width="2" begin="17" end="16" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 8 single bit error counter." range="17 - 16" rwaccess="R"/> 
		<bitfield id="EVNT_BUS7" width="2" begin="15" end="14" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 7 single bit error counter." range="15 - 14" rwaccess="R"/> 
		<bitfield id="EVNT_BUS6" width="2" begin="13" end="12" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 6 single bit error counter." range="13 - 12" rwaccess="R"/> 
		<bitfield id="EVNT_BUS5" width="2" begin="11" end="10" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 5 single bit error counter." range="11 - 10" rwaccess="R"/> 
		<bitfield id="EVNT_BUS4" width="2" begin="9" end="8" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 4 single bit error counter." range="9 - 8" rwaccess="R"/> 
		<bitfield id="EVNT_BUS3" width="2" begin="7" end="6" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 3 single bit error counter." range="7 - 6" rwaccess="R"/> 
		<bitfield id="EVNT_BUS2" width="2" begin="5" end="4" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 2 single bit error counter." range="5 - 4" rwaccess="R"/> 
		<bitfield id="EVNT_BUS1" width="2" begin="3" end="2" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 1 single bit error counter." range="3 - 2" rwaccess="R"/> 
		<bitfield id="EVNT_BUS0" width="2" begin="1" end="0" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 0 single bit error counter." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU1_EVNT_BUS_SB_ERR_CNT_STATUS" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU1_EVNT_BUS_SB_ERR_CNT_STATUS" offset="0x8" width="32" description="">
		<bitfield id="EVNT_BUS8" width="2" begin="17" end="16" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 8 single bit error counter." range="17 - 16" rwaccess="R"/> 
		<bitfield id="EVNT_BUS7" width="2" begin="15" end="14" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 7 single bit error counter." range="15 - 14" rwaccess="R"/> 
		<bitfield id="EVNT_BUS6" width="2" begin="13" end="12" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 6 single bit error counter." range="13 - 12" rwaccess="R"/> 
		<bitfield id="EVNT_BUS5" width="2" begin="11" end="10" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 5 single bit error counter." range="11 - 10" rwaccess="R"/> 
		<bitfield id="EVNT_BUS4" width="2" begin="9" end="8" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 4 single bit error counter." range="9 - 8" rwaccess="R"/> 
		<bitfield id="EVNT_BUS3" width="2" begin="7" end="6" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 3 single bit error counter." range="7 - 6" rwaccess="R"/> 
		<bitfield id="EVNT_BUS2" width="2" begin="5" end="4" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 2 single bit error counter." range="5 - 4" rwaccess="R"/> 
		<bitfield id="EVNT_BUS1" width="2" begin="3" end="2" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 1 single bit error counter." range="3 - 2" rwaccess="R"/> 
		<bitfield id="EVNT_BUS0" width="2" begin="1" end="0" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 0 single bit error counter." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU0_EVNT_BUS_MB_ERR_CNT_STATUS" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU0_EVNT_BUS_MB_ERR_CNT_STATUS" offset="0xC" width="32" description="">
		<bitfield id="EVNT_BUS6" width="2" begin="13" end="12" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 6 multi bit error counter." range="13 - 12" rwaccess="R"/> 
		<bitfield id="EVNT_BUS5" width="2" begin="11" end="10" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 5 multi bit error counter." range="11 - 10" rwaccess="R"/> 
		<bitfield id="EVNT_BUS4" width="2" begin="9" end="8" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 4 multi bit error counter." range="9 - 8" rwaccess="R"/> 
		<bitfield id="EVNT_BUS3" width="2" begin="7" end="6" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 3 multi bit error counter." range="7 - 6" rwaccess="R"/> 
		<bitfield id="EVNT_BUS2" width="2" begin="5" end="4" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 2 multi bit error counter." range="5 - 4" rwaccess="R"/> 
		<bitfield id="EVNT_BUS1" width="2" begin="3" end="2" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 1 multi bit error counter." range="3 - 2" rwaccess="R"/> 
		<bitfield id="EVNT_BUS0" width="2" begin="1" end="0" resetval="0x0" description="Status bits showing the PULSAR CPU0 EVNT 0 multi bit error counter." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU1_EVNT_BUS_MB_ERR_CNT_STATUS" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_CPU1_EVNT_BUS_MB_ERR_CNT_STATUS" offset="0x10" width="32" description="">
		<bitfield id="EVNT_BUS6" width="2" begin="13" end="12" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 6 multi bit error counter." range="13 - 12" rwaccess="R"/> 
		<bitfield id="EVNT_BUS5" width="2" begin="11" end="10" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 5 multi bit error counter." range="11 - 10" rwaccess="R"/> 
		<bitfield id="EVNT_BUS4" width="2" begin="9" end="8" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 4 multi bit error counter." range="9 - 8" rwaccess="R"/> 
		<bitfield id="EVNT_BUS3" width="2" begin="7" end="6" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 3 multi bit error counter." range="7 - 6" rwaccess="R"/> 
		<bitfield id="EVNT_BUS2" width="2" begin="5" end="4" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 2 multi bit error counter." range="5 - 4" rwaccess="R"/> 
		<bitfield id="EVNT_BUS1" width="2" begin="3" end="2" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 1 multi bit error counter." range="3 - 2" rwaccess="R"/> 
		<bitfield id="EVNT_BUS0" width="2" begin="1" end="0" resetval="0x0" description="Status bits showing the PULSAR CPU1 EVNT 0 multi bit error counter." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_STATUS" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_STATUS" offset="0x14" width="32" description="">
		<bitfield id="CPU1_MULTIPLE_BIT_ERROR" width="1" begin="3" end="3" resetval="0x0" description="ESM status of CPU1 multiple bit errors on EVNT BUS" range="3" rwaccess="R"/> 
		<bitfield id="CPU1_SINGLE_BIT_ERROR" width="1" begin="2" end="2" resetval="0x0" description="ESM status of CPU1 single bit errors on EVNT BUS" range="2" rwaccess="R"/> 
		<bitfield id="CPU0_MULTIPLE_BIT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="ESM status of CPU0 multiple bit errors on EVNT BUS" range="1" rwaccess="R"/> 
		<bitfield id="CPU0_SINGLE_BIT_ERROR" width="1" begin="0" end="0" resetval="0x0" description="ESM status of CPU0 single bit errors on EVNT BUS" range="0" rwaccess="R"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_SET" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_SET" offset="0x18" width="32" description="">
		<bitfield id="CPU1_MULTIPLE_BIT_ERROR" width="1" begin="3" end="3" resetval="0x0" description="SET CPU1 multiple bit errors ESM event" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SINGLE_BIT_ERROR" width="1" begin="2" end="2" resetval="0x0" description="SET CPU1 single bit errors ESM event" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MULTIPLE_BIT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="SET CPU0 multiple bit error ESM event" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SINGLE_BIT_ERROR" width="1" begin="0" end="0" resetval="0x0" description="SET CPU0 single bit error ESM event" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_CLR" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_ESM_CLR" offset="0x1C" width="32" description="">
		<bitfield id="CPU1_EB6_MULTIPLE_BIT_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Decrement CPU1 Event Bus 31 MULTIPLE BIT Error Counter" range="31" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB5_MULTIPLE_BIT_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Decrement CPU1 Event Bus 30 MULTIPLE BIT Error Counter" range="30" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB4_MULTIPLE_BIT_ERROR" width="1" begin="29" end="29" resetval="0x0" description="Decrement CPU1 Event Bus 29 MULTIPLE BIT Error Counter" range="29" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB3_MULTIPLE_BIT_ERROR" width="1" begin="28" end="28" resetval="0x0" description="Decrement CPU1 Event Bus 28 MULTIPLE BIT Error Counter" range="28" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB2_MULTIPLE_BIT_ERROR" width="1" begin="27" end="27" resetval="0x0" description="Decrement CPU1 Event Bus 27 MULTIPLE BIT Error Counter" range="27" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB1_MULTIPLE_BIT_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Decrement CPU1 Event Bus 26 MULTIPLE BIT Error Counter" range="26" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB0_MULTIPLE_BIT_ERROR" width="1" begin="25" end="25" resetval="0x0" description="Decrement CPU1 Event Bus 25 MULTIPLE BIT Error Counter" range="25" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB8_SINGLE_BIT_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Decrement CPU1 Event Bus 24 SINGLE BIT Error Counter" range="24" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB7_SINGLE_BIT_ERROR" width="1" begin="23" end="23" resetval="0x0" description="Decrement CPU1 Event Bus 23 SINGLE BIT Error Counter" range="23" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB6_SINGLE_BIT_ERROR" width="1" begin="22" end="22" resetval="0x0" description="Decrement CPU1 Event Bus 22 SINGLE BIT Error Counter" range="22" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB5_SINGLE_BIT_ERROR" width="1" begin="21" end="21" resetval="0x0" description="Decrement CPU1 Event Bus 21 SINGLE BIT Error Counter" range="21" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB4_SINGLE_BIT_ERROR" width="1" begin="20" end="20" resetval="0x0" description="Decrement CPU1 Event Bus 20 SINGLE BIT Error Counter" range="20" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB3_SINGLE_BIT_ERROR" width="1" begin="19" end="19" resetval="0x0" description="Decrement CPU1 Event Bus 19 SINGLE BIT Error Counter" range="19" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB2_SINGLE_BIT_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Decrement CPU1 Event Bus 18 SINGLE BIT Error Counter" range="18" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB1_SINGLE_BIT_ERROR" width="1" begin="17" end="17" resetval="0x0" description="Decrement CPU1 Event Bus 17 SINGLE BIT Error Counter" range="17" rwaccess="R/W1TD"/> 
		<bitfield id="CPU1_EB0_SINGLE_BIT_ERROR" width="1" begin="16" end="16" resetval="0x0" description="Decrement CPU1 Event Bus 16 SINGLE BIT Error Counter" range="16" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB6_MULTIPLE_BIT_ERROR" width="1" begin="15" end="15" resetval="0x0" description="Decrement CPU0 Event Bus 15 MULTIPLE BIT Error Counter" range="15" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB5_MULTIPLE_BIT_ERROR" width="1" begin="14" end="14" resetval="0x0" description="Decrement CPU0 Event Bus 14 MULTIPLE BIT Error Counter" range="14" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB4_MULTIPLE_BIT_ERROR" width="1" begin="13" end="13" resetval="0x0" description="Decrement CPU0 Event Bus 13 MULTIPLE BIT Error Counter" range="13" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB3_MULTIPLE_BIT_ERROR" width="1" begin="12" end="12" resetval="0x0" description="Decrement CPU0 Event Bus 12 MULTIPLE BIT Error Counter" range="12" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB2_MULTIPLE_BIT_ERROR" width="1" begin="11" end="11" resetval="0x0" description="Decrement CPU0 Event Bus 11 MULTIPLE BIT Error Counter" range="11" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB1_MULTIPLE_BIT_ERROR" width="1" begin="10" end="10" resetval="0x0" description="Decrement CPU0 Event Bus 10 MULTIPLE BIT Error Counter" range="10" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB0_MULTIPLE_BIT_ERROR" width="1" begin="9" end="9" resetval="0x0" description="Decrement CPU0 Event Bus 9 MULTIPLE BIT Error Counter" range="9" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB8_SINGLE_BIT_ERROR" width="1" begin="8" end="8" resetval="0x0" description="Decrement CPU0 Event Bus 8 SINGLE BIT Error Counter" range="8" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB7_SINGLE_BIT_ERROR" width="1" begin="7" end="7" resetval="0x0" description="Decrement CPU0 Event Bus 7 SINGLE BIT Error Counter" range="7" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB6_SINGLE_BIT_ERROR" width="1" begin="6" end="6" resetval="0x0" description="Decrement CPU0 Event Bus 6 SINGLE BIT Error Counter" range="6" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB5_SINGLE_BIT_ERROR" width="1" begin="5" end="5" resetval="0x0" description="Decrement CPU0 Event Bus 5 SINGLE BIT Error Counter" range="5" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB4_SINGLE_BIT_ERROR" width="1" begin="4" end="4" resetval="0x0" description="Decrement CPU0 Event Bus 4 SINGLE BIT Error Counter" range="4" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB3_SINGLE_BIT_ERROR" width="1" begin="3" end="3" resetval="0x0" description="Decrement CPU0 Event Bus 3 SINGLE BIT Error Counter" range="3" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB2_SINGLE_BIT_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Decrement CPU0 Event Bus 2 SINGLE BIT Error Counter" range="2" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB1_SINGLE_BIT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Decrement CPU0 Event Bus 1 SINGLE BIT Error Counter" range="1" rwaccess="R/W1TD"/> 
		<bitfield id="CPU0_EB0_SINGLE_BIT_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Decrement CPU0 Event Bus 0 SINGLE BIT Error Counter" range="0" rwaccess="R/W1TD"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_MASK_ESM_SET" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_MASK_ESM_SET" offset="0x20" width="32" description="">
		<bitfield id="CPU1_MULTIPLE_BIT_ERROR" width="1" begin="3" end="3" resetval="0x0" description="MASK CPU1 multiple bit errors ESM event" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SINGLE_BIT_ERROR" width="1" begin="2" end="2" resetval="0x0" description="MASK CPU1 single bit errors ESM event" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MULTIPLE_BIT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="MASK CPU0 multiple bit error ESM event" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SINGLE_BIT_ERROR" width="1" begin="0" end="0" resetval="0x0" description="MASK CPU0 single bit error ESM event" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_MASK_ESM_CLR" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVNT_BUS_MASK_ESM_CLR" offset="0x24" width="32" description="">
		<bitfield id="CPU1_MULTIPLE_BIT_ERROR" width="1" begin="3" end="3" resetval="0x0" description="UNMASK CPU1 multiple bit errors ESM event" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="CPU1_SINGLE_BIT_ERROR" width="1" begin="2" end="2" resetval="0x0" description="UNMASK CPU1 single bit errors ESM event" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_MULTIPLE_BIT_ERROR" width="1" begin="1" end="1" resetval="0x0" description="UNMASK CPU0 multiple bit error ESM event" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_SINGLE_BIT_ERROR" width="1" begin="0" end="0" resetval="0x0" description="UNMASK CPU0 single bit error ESM event" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="EVNT_BUS__VBUSP__MMRS_PULSAR_EVT_BUS_REVID" acronym="EVNT_BUS__VBUSP__MMRS_PULSAR_EVT_BUS_REVID" offset="0x40" width="32" description="">
		<bitfield id="MODID" width="16" begin="31" end="16" resetval="0x24704" description="Module ID field" range="31 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision. Will vary depending on release" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
</module>