Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Dec 08 19:24:32 2017
| Host             : DESKTOP-TMLJAH8 running 64-bit major release  (build 9200)
| Command          : report_power -file mips_top_power_routed.rpt -pb mips_top_power_summary_routed.pb -rpx mips_top_power_routed.rpx
| Design           : mips_top
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.779 |
| Dynamic (W)              | 4.489 |
| Device Static (W)        | 0.290 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 78.3  |
| Junction Temperature (C) | 31.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.018 |     3308 |       --- |             --- |
|   LUT as Logic           |     0.890 |     1884 |    303600 |            0.62 |
|   CARRY4                 |     0.059 |       70 |     75900 |            0.09 |
|   Register               |     0.037 |      787 |    607200 |            0.13 |
|   BUFG                   |     0.017 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |     0.013 |      142 |    130800 |            0.11 |
|   F7/F8 Muxes            |     0.002 |       78 |    303600 |            0.03 |
|   LUT as Shift Register  |    <0.001 |        3 |    130800 |           <0.01 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     1.150 |     2705 |       --- |             --- |
| Block RAM                |     0.130 |        1 |      1030 |            0.10 |
| MMCM                     |     1.805 |        1 |        14 |            7.14 |
| I/O                      |     0.386 |       38 |       600 |            6.33 |
| Static Power             |     0.290 |          |           |                 |
| Total                    |     4.779 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.557 |       2.381 |      0.176 |
| Vccaux    |       1.800 |     1.047 |       1.008 |      0.039 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.157 |       0.156 |      0.001 |
| Vcco15    |       1.500 |     0.003 |       0.002 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.014 |       0.010 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| mips_top                              |     4.489 |
|   BTN_SCAN                            |     0.096 |
|   CLK_DIFF                            |     0.014 |
|   CLK_GEN                             |     1.903 |
|   DISPLAY                             |     0.017 |
|     P2S_LED                           |     0.005 |
|     P2S_SEG                           |    <0.001 |
|   MIPS                                |     1.023 |
|     DATA_RAM                          |     0.115 |
|     INST_ROM                          |     0.078 |
|     MIPS_CORE                         |     0.830 |
|       CONTROLLER                      |    <0.001 |
|       DATAPATH                        |     0.828 |
|         CP0                           |     0.023 |
|           cP0_REGFILE                 |     0.022 |
|             regfile_reg_r1_0_31_0_5   |    <0.001 |
|             regfile_reg_r1_0_31_12_17 |    <0.001 |
|             regfile_reg_r1_0_31_18_23 |    <0.001 |
|             regfile_reg_r1_0_31_24_29 |    <0.001 |
|             regfile_reg_r1_0_31_30_31 |    <0.001 |
|             regfile_reg_r1_0_31_6_11  |    <0.001 |
|             regfile_reg_r2_0_31_0_5   |    <0.001 |
|             regfile_reg_r2_0_31_12_17 |    <0.001 |
|             regfile_reg_r2_0_31_18_23 |    <0.001 |
|             regfile_reg_r2_0_31_24_29 |    <0.001 |
|             regfile_reg_r2_0_31_30_31 |    <0.001 |
|             regfile_reg_r2_0_31_6_11  |    <0.001 |
|         REGFILE                       |     0.040 |
|           regfile_reg_r1_0_31_0_5     |    <0.001 |
|           regfile_reg_r1_0_31_12_17   |    <0.001 |
|           regfile_reg_r1_0_31_18_23   |    <0.001 |
|           regfile_reg_r1_0_31_24_29   |    <0.001 |
|           regfile_reg_r1_0_31_30_31   |    <0.001 |
|           regfile_reg_r1_0_31_6_11    |    <0.001 |
|           regfile_reg_r2_0_31_0_5     |    <0.001 |
|           regfile_reg_r2_0_31_12_17   |    <0.001 |
|           regfile_reg_r2_0_31_18_23   |    <0.001 |
|           regfile_reg_r2_0_31_24_29   |    <0.001 |
|           regfile_reg_r2_0_31_30_31   |    <0.001 |
|           regfile_reg_r2_0_31_6_11    |    <0.001 |
|           regfile_reg_r3_0_31_0_5     |    <0.001 |
|           regfile_reg_r3_0_31_12_17   |    <0.001 |
|           regfile_reg_r3_0_31_18_23   |    <0.001 |
|           regfile_reg_r3_0_31_24_29   |    <0.001 |
|           regfile_reg_r3_0_31_30_31   |    <0.001 |
|           regfile_reg_r3_0_31_6_11    |    <0.001 |
|   VGA                                 |     0.353 |
|   VGA_DEBUG                           |     0.577 |
|     Mram_data_buf1                    |     0.004 |
|     Mram_data_buf2                    |     0.004 |
|     Mram_data_buf3                    |     0.003 |
|     Mram_data_buf4                    |     0.004 |
|     Mram_data_buf5                    |     0.004 |
|     Mram_data_buf61                   |    <0.001 |
|     Mram_data_buf62                   |    <0.001 |
+---------------------------------------+-----------+


