
*** Running vivado
    with args -log top_rst_zynq_ps_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_rst_zynq_ps_100M_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_rst_zynq_ps_100M_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_vqw05ei5/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/vivado_stitch_proj_95ero8k6/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_bvabty4k/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_sk6idr28/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_ghjcqxhh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_3lp93vkk/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_f39n62ut/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_p7t8h6zn/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_4ns3fwqm/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_7ig0agls/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_kyk41g2s/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_x9cqrhi6/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_kxa8di5u/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_jnovuysy/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_v5ssvrj2/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_zqg25cvk/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3_7we88ln9/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_gnr4oft_/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_999yq6tw/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_st8u4l62/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_4z8up3z8/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_6heqehd5/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_bjsxwwju/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_7fkga1b5/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_sm5ym6zp/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_hb87l2py/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_32i7ul19/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_k4974zzl/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7__5lxys5k/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_g4q1f416/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_m8cliqo_/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_3ad0upa1/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_p3i_nw3i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_mq1wrss2/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_apn_j_dw/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_6pzpxrfe/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_wthopi8l/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_ia5__saq/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_7bbly73_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_s6t7dmur/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8__nw3an1j/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/vivado_stitch_proj_nh6vnu6b/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_2s5l0f0i/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_niels/vivado_stitch_proj_t_ffbxp5/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/niels/Vivado/2020.1/data/ip'.
Command: synth_design -top top_rst_zynq_ps_100M_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12359
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.641 ; gain = 0.000 ; free physical = 755 ; free virtual = 10898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_rst_zynq_ps_100M_0' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/synth/top_rst_zynq_ps_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/synth/top_rst_zynq_ps_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/niels/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/niels/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/home/niels/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'top_rst_zynq_ps_100M_0' (7#1) [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/synth/top_rst_zynq_ps_100M_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.641 ; gain = 0.000 ; free physical = 879 ; free virtual = 11023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.641 ; gain = 0.000 ; free physical = 875 ; free virtual = 11019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.641 ; gain = 0.000 ; free physical = 875 ; free virtual = 11019
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.641 ; gain = 0.000 ; free physical = 869 ; free virtual = 11013
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'U0'
Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.449 ; gain = 0.000 ; free physical = 788 ; free virtual = 10932
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2207.449 ; gain = 0.000 ; free physical = 788 ; free virtual = 10932
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 855 ; free virtual = 10999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 855 ; free virtual = 10999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 857 ; free virtual = 11001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 849 ; free virtual = 10994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 836 ; free virtual = 10983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 712 ; free virtual = 10859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 712 ; free virtual = 10859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 711 ; free virtual = 10858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.449 ; gain = 90.809 ; free physical = 710 ; free virtual = 10857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.449 ; gain = 0.000 ; free physical = 767 ; free virtual = 10914
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2207.457 ; gain = 90.809 ; free physical = 767 ; free virtual = 10914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.457 ; gain = 0.000 ; free physical = 760 ; free virtual = 10907
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.457 ; gain = 0.000 ; free physical = 778 ; free virtual = 10925
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2207.457 ; gain = 90.836 ; free physical = 919 ; free virtual = 11066
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/top_rst_zynq_ps_100M_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_rst_zynq_ps_100M_0, cache-ID = 85a7e5d880ac9f68
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_niels/vivado_zynq_proj_olxzksv9/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/top_rst_zynq_ps_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_rst_zynq_ps_100M_0_utilization_synth.rpt -pb top_rst_zynq_ps_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  5 10:10:31 2021...
