Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 23:26:20 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Graphics_control_sets_placed.rpt
| Design       : Graphics
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------+---------------------+------------------+----------------+
|            Clock Signal            |   Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------+---------------------+------------------+----------------+
|  inst_BRAM_VGA_Clock/inst/clk_out1 |                   |                     |                2 |              2 |
|  inst_BRAM_VGA_Clock/inst/clk_out1 |                   | inst_vga/eqOp2_in   |                2 |             10 |
|  inst_BRAM_VGA_Clock/inst/clk_out1 | inst_vga/eqOp2_in | inst_vga/v_counter0 |                2 |             10 |
+------------------------------------+-------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 10     |                     2 |
+--------+-----------------------+


