

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Aug  8 21:10:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution6
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      289|      289| 11.560 us | 11.560 us |  289|  289|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      288|      288|        24|          -|          -|    12|    no    |
        | + W_Row_Loop                     |       21|       21|        10|          6|          1|     3|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln34_5, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:26]   --->   Operation 23 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i2 %c_0, -2" [conv.cpp:26]   --->   Operation 24 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten21, -4" [conv.cpp:8]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten21, 1" [conv.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [conv.cpp:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%r = add i2 1, %r_0" [conv.cpp:8]   --->   Operation 28 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten, 6" [conv.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 32 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %r, i2 %r_0" [conv.cpp:34]   --->   Operation 33 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)" [conv.cpp:34]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %tmp_1 to i4" [conv.cpp:34]   --->   Operation 35 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%select_ln34_2 = select i1 %icmp_ln11, i2 1, i2 %c" [conv.cpp:34]   --->   Operation 36 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%select_ln34_3 = select i1 %icmp_ln11, i2 -2, i2 %xor_ln26" [conv.cpp:34]   --->   Operation 37 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 38 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 39 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 40 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%add_ln26_2 = add i2 1, %select_ln34" [conv.cpp:26]   --->   Operation 41 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34 = or i1 %and_ln34, %icmp_ln11" [conv.cpp:34]   --->   Operation 43 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %or_ln34, i2 0, i2 %f_0" [conv.cpp:34]   --->   Operation 44 'select' 'select_ln34_4' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln34_5 = select i1 %and_ln34, i2 %add_ln26_2, i2 %select_ln34" [conv.cpp:34]   --->   Operation 45 'select' 'select_ln34_5' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34_5 to i4" [conv.cpp:34]   --->   Operation 46 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln34_1" [conv.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 48 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 49 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 50 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_2" [conv.cpp:34]   --->   Operation 51 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%xor_ln26_1 = xor i2 %select_ln34, -2" [conv.cpp:26]   --->   Operation 52 'xor' 'xor_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34, i2 %xor_ln26_1, i2 %select_ln34_2" [conv.cpp:34]   --->   Operation 53 'select' 'select_ln34_6' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%add_ln26_3 = add i2 -1, %select_ln34" [conv.cpp:26]   --->   Operation 54 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34, i2 %add_ln26_3, i2 %select_ln34_3" [conv.cpp:34]   --->   Operation 55 'select' 'select_ln34_7' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 57 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %select_ln34_4 to i5" [conv.cpp:34]   --->   Operation 58 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_3" [conv.cpp:34]   --->   Operation 59 'add' 'add_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 60 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 61 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %select_ln34_4, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 62 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %select_ln34_4, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 63 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 64 'select' 'select_ln7_i' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_7 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 65 'or' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_7, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 66 'select' 'merge_i' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 67 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 68 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 16.8>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %ifFalse ]"   --->   Operation 69 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3_2_1, %ifFalse ]" [conv.cpp:26]   --->   Operation 70 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 71 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 73 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop" [conv.cpp:18]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 75 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 76 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_6 to i5" [conv.cpp:26]   --->   Operation 77 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 78 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i5 %sub_ln26, %zext_ln34_3" [conv.cpp:26]   --->   Operation 79 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %add_ln26_4 to i64" [conv.cpp:26]   --->   Operation 80 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [9 x float]* @conv_weights_0_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 81 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [9 x float]* @conv_weights_0_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 82 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [9 x float]* @conv_weights_1_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 83 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [9 x float]* @conv_weights_1_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 84 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [9 x float]* @conv_weights_2_0, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 85 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [9 x float]* @conv_weights_2_1, i64 0, i64 %sext_ln26" [conv.cpp:26]   --->   Operation 86 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wr_0, %select_ln34_1" [conv.cpp:26]   --->   Operation 87 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %add_ln26, i2 %select_ln34_5, i1 false)" [conv.cpp:26]   --->   Operation 88 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %add_ln26, i2 %select_ln34_5, i1 false)" [conv.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_2" [conv.cpp:26]   --->   Operation 90 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln26 = or i7 %tmp_10_cast, 1" [conv.cpp:26]   --->   Operation 91 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %or_ln26 to i64" [conv.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_2" [conv.cpp:26]   --->   Operation 93 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (2.66ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv.cpp:26]   --->   Operation 94 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 95 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 95 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 96 [2/2] (2.66ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv.cpp:26]   --->   Operation 96 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 97 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 97 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 98 [2/2] (2.66ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv.cpp:26]   --->   Operation 98 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 99 [2/2] (2.66ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv.cpp:26]   --->   Operation 99 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 100 [2/2] (2.66ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv.cpp:26]   --->   Operation 100 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 101 [2/2] (2.66ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv.cpp:26]   --->   Operation 101 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 102 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 13.6>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %add_ln26, i2 %select_ln34_6, i1 false)" [conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %add_ln26, i2 %select_ln34_6, i1 false)" [conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_7" [conv.cpp:26]   --->   Operation 105 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i7 %tmp_13_cast, 1" [conv.cpp:26]   --->   Operation 106 'or' 'or_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %or_ln26_1 to i64" [conv.cpp:26]   --->   Operation 107 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 108 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (2.66ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv.cpp:26]   --->   Operation 109 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 110 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 110 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 111 [2/2] (10.9ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv.cpp:26]   --->   Operation 111 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (2.66ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv.cpp:26]   --->   Operation 112 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 113 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 113 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 114 [1/2] (2.66ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv.cpp:26]   --->   Operation 114 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 115 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 115 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 116 [1/2] (2.66ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv.cpp:26]   --->   Operation 116 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 117 [2/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 117 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 118 [1/2] (2.66ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv.cpp:26]   --->   Operation 118 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_4 : Operation 119 [1/2] (2.66ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv.cpp:26]   --->   Operation 119 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>

State 5 <SV = 4> <Delay = 26.9>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1(i59 0, i2 %add_ln26, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %add_ln26, i2 %select_ln34_7, i1 false)" [conv.cpp:26]   --->   Operation 121 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_8" [conv.cpp:26]   --->   Operation 122 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i7 %tmp_16_cast, 1" [conv.cpp:26]   --->   Operation 123 'or' 'or_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %or_ln26_2 to i64" [conv.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 125 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 126 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_load" [conv.cpp:26]   --->   Operation 126 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [2/2] (16.8ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv.cpp:26]   --->   Operation 127 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [2/2] (10.9ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv.cpp:26]   --->   Operation 128 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 129 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 130 [1/2] (2.66ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv.cpp:26]   --->   Operation 130 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 131 [2/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 131 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 132 [2/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 132 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 32.8>
ST_6 : Operation 133 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_0, %tmp_s" [conv.cpp:26]   --->   Operation 133 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (10.1ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1" [conv.cpp:26]   --->   Operation 134 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/2] (16.8ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/2] (10.9ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_2" [conv.cpp:26]   --->   Operation 136 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/2] (2.66ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv.cpp:26]   --->   Operation 137 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 138 [1/2] (2.66ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv.cpp:26]   --->   Operation 138 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 32.8>
ST_7 : Operation 139 [1/2] (15.9ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv.cpp:26]   --->   Operation 139 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_load_2" [conv.cpp:26]   --->   Operation 140 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/2] (16.8ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 141 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [2/2] (10.9ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_3" [conv.cpp:26]   --->   Operation 142 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 32.8>
ST_8 : Operation 143 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 143 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/2] (10.1ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_load_3" [conv.cpp:26]   --->   Operation 144 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [2/2] (16.8ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 145 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [2/2] (10.9ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_4" [conv.cpp:26]   --->   Operation 146 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 32.8>
ST_9 : Operation 147 [1/2] (15.9ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv.cpp:26]   --->   Operation 147 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_load_4" [conv.cpp:26]   --->   Operation 148 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [2/2] (16.8ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 149 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [2/2] (10.9ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_5" [conv.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.61ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv.cpp:18]   --->   Operation 151 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv.cpp:18]   --->   Operation 152 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 32.8>
ST_10 : Operation 153 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_1, %tmp_1_2" [conv.cpp:26]   --->   Operation 153 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/2] (10.1ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_load_5" [conv.cpp:26]   --->   Operation 154 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/2] (16.8ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 155 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 32.8>
ST_11 : Operation 156 [1/2] (15.9ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv.cpp:26]   --->   Operation 156 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_3_2_1, %merge_i" [conv.cpp:30]   --->   Operation 157 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 33.7>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 159 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [conv.cpp:20]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv.cpp:29]   --->   Operation 161 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 162 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_3_2_1, %merge_i" [conv.cpp:30]   --->   Operation 162 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 163 'bitcast' 'bitcast_ln33' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 164 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 165 'trunc' 'trunc_ln33' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 166 'icmp' 'icmp_ln33' <Predicate = (icmp_ln18_1)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 167 'icmp' 'icmp_ln33_1' <Predicate = (icmp_ln18_1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 168 'or' 'or_ln33' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 169 'fcmp' 'tmp_4' <Predicate = (icmp_ln18_1)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_4" [conv.cpp:33]   --->   Operation 170 'and' 'and_ln33' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 171 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 172 'store' <Predicate = (icmp_ln18_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 173 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.01>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 174 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.00ns)   --->   "%f = add i2 %select_ln34_4, 1" [conv.cpp:14]   --->   Operation 175 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (1.36ns)   --->   "%add_ln11 = add i4 %indvar_flatten, 1" [conv.cpp:11]   --->   Operation 176 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.65ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i4 1, i4 %add_ln11" [conv.cpp:11]   --->   Operation 177 'select' 'select_ln11' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:14]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000]
br_ln8               (br               ) [ 01111111111111]
indvar_flatten21     (phi              ) [ 00100000000000]
r_0                  (phi              ) [ 00100000000000]
indvar_flatten       (phi              ) [ 00111111111111]
c_0                  (phi              ) [ 00100000000000]
f_0                  (phi              ) [ 00100000000000]
c                    (add              ) [ 00000000000000]
xor_ln26             (xor              ) [ 00000000000000]
icmp_ln8             (icmp             ) [ 00111111111111]
add_ln8              (add              ) [ 01111111111111]
br_ln8               (br               ) [ 00000000000000]
r                    (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
empty_6              (speclooptripcount) [ 00000000000000]
icmp_ln11            (icmp             ) [ 00011111111111]
select_ln34          (select           ) [ 00000000000000]
select_ln34_1        (select           ) [ 01111111111111]
tmp_1                (bitconcatenate   ) [ 00000000000000]
zext_ln34            (zext             ) [ 00000000000000]
select_ln34_2        (select           ) [ 00000000000000]
select_ln34_3        (select           ) [ 00000000000000]
xor_ln34             (xor              ) [ 00000000000000]
icmp_ln14            (icmp             ) [ 00000000000000]
and_ln34             (and              ) [ 00000000000000]
add_ln26_2           (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
or_ln34              (or               ) [ 00000000000000]
select_ln34_4        (select           ) [ 00011111111111]
select_ln34_5        (select           ) [ 01111111111111]
zext_ln34_1          (zext             ) [ 00000000000000]
add_ln34             (add              ) [ 00000000000000]
zext_ln34_2          (zext             ) [ 00000000000000]
trunc_ln34           (trunc            ) [ 00000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000]
sub_ln34             (sub              ) [ 00000000000000]
xor_ln26_1           (xor              ) [ 00000000000000]
select_ln34_6        (select           ) [ 00011111111110]
add_ln26_3           (add              ) [ 00000000000000]
select_ln34_7        (select           ) [ 00011111111110]
specloopname_ln15    (specloopname     ) [ 00000000000000]
tmp_3                (specregionbegin  ) [ 00011111111111]
zext_ln34_3          (zext             ) [ 00011111111110]
add_ln34_1           (add              ) [ 00000000000000]
zext_ln34_4          (zext             ) [ 00000000000000]
conv_out_addr        (getelementptr    ) [ 00011111111110]
icmp_ln7             (icmp             ) [ 00000000000000]
icmp_ln7_1           (icmp             ) [ 00000000000000]
select_ln7_i         (select           ) [ 00000000000000]
empty_7              (or               ) [ 00000000000000]
merge_i              (select           ) [ 00011111111110]
br_ln18              (br               ) [ 00111111111111]
ret_ln41             (ret              ) [ 00000000000000]
wr_0                 (phi              ) [ 00011111111110]
w_sum_0              (phi              ) [ 00011110000010]
icmp_ln18            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
wr                   (add              ) [ 00111111111111]
br_ln18              (br               ) [ 00000000000000]
zext_ln26            (zext             ) [ 00000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000]
zext_ln26_1          (zext             ) [ 00000000000000]
sub_ln26             (sub              ) [ 00000000000000]
add_ln26_4           (add              ) [ 00000000000000]
sext_ln26            (sext             ) [ 00000000000000]
conv_weights_0_0_add (getelementptr    ) [ 00001000000000]
conv_weights_0_1_add (getelementptr    ) [ 00001000000000]
conv_weights_1_0_add (getelementptr    ) [ 00001000000000]
conv_weights_1_1_add (getelementptr    ) [ 00001000000000]
conv_weights_2_0_add (getelementptr    ) [ 00001000000000]
conv_weights_2_1_add (getelementptr    ) [ 00001000000000]
add_ln26             (add              ) [ 00001100000000]
tmp_2                (bitconcatenate   ) [ 00000000000000]
tmp_10_cast          (bitconcatenate   ) [ 00000000000000]
input_addr           (getelementptr    ) [ 00001000000000]
or_ln26              (or               ) [ 00000000000000]
zext_ln26_2          (zext             ) [ 00000000000000]
input_addr_1         (getelementptr    ) [ 00001000000000]
br_ln0               (br               ) [ 00111111111111]
tmp_7                (bitconcatenate   ) [ 00000000000000]
tmp_13_cast          (bitconcatenate   ) [ 00000000000000]
input_addr_2         (getelementptr    ) [ 00000100000000]
or_ln26_1            (or               ) [ 00000000000000]
zext_ln26_3          (zext             ) [ 00000000000000]
input_addr_3         (getelementptr    ) [ 00000100000000]
conv_weights_0_0_loa (load             ) [ 00000100000000]
input_load           (load             ) [ 00000100000000]
conv_weights_0_1_loa (load             ) [ 00000110000000]
input_load_1         (load             ) [ 00000110000000]
conv_weights_1_0_loa (load             ) [ 00000111000000]
conv_weights_1_1_loa (load             ) [ 00000111100000]
conv_weights_2_0_loa (load             ) [ 00010111110000]
conv_weights_2_1_loa (load             ) [ 00011111111000]
tmp_8                (bitconcatenate   ) [ 00000000000000]
tmp_16_cast          (bitconcatenate   ) [ 00000000000000]
input_addr_4         (getelementptr    ) [ 00000010000000]
or_ln26_2            (or               ) [ 00000000000000]
zext_ln26_4          (zext             ) [ 00000000000000]
input_addr_5         (getelementptr    ) [ 00000010000000]
tmp_s                (fmul             ) [ 00000010000000]
input_load_2         (load             ) [ 00000011000000]
input_load_3         (load             ) [ 00000011100000]
w_sum_3              (fadd             ) [ 00000001000000]
tmp_1_0_1            (fmul             ) [ 00000001000000]
input_load_4         (load             ) [ 00010001110000]
input_load_5         (load             ) [ 00011001111000]
w_sum_3_0_1          (fadd             ) [ 00000000100000]
tmp_1_1              (fmul             ) [ 00000000100000]
w_sum_3_1            (fadd             ) [ 00010000010000]
tmp_1_1_1            (fmul             ) [ 00010000010000]
w_sum_3_1_1          (fadd             ) [ 00001000001000]
tmp_1_2              (fmul             ) [ 00001000001000]
icmp_ln18_1          (icmp             ) [ 00001110001110]
br_ln18              (br               ) [ 00000000000000]
w_sum_3_2            (fadd             ) [ 00000100000100]
tmp_1_2_1            (fmul             ) [ 00000100000100]
w_sum_3_2_1          (fadd             ) [ 00110010000011]
specloopname_ln19    (specloopname     ) [ 00000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000]
specpipeline_ln20    (specpipeline     ) [ 00000000000000]
empty_4              (specregionend    ) [ 00000000000000]
w_sum                (fadd             ) [ 00000000000000]
bitcast_ln33         (bitcast          ) [ 00000000000000]
tmp                  (partselect       ) [ 00000000000000]
trunc_ln33           (trunc            ) [ 00000000000000]
icmp_ln33            (icmp             ) [ 00000000000000]
icmp_ln33_1          (icmp             ) [ 00000000000000]
or_ln33              (or               ) [ 00000000000000]
tmp_4                (fcmp             ) [ 00000000000000]
and_ln33             (and              ) [ 00000000000000]
w_sum_1              (select           ) [ 00000000000000]
store_ln34           (store            ) [ 00000000000000]
br_ln0               (br               ) [ 00000000000000]
empty_5              (specregionend    ) [ 00000000000000]
f                    (add              ) [ 01111111111111]
add_ln11             (add              ) [ 00000000000000]
select_ln11          (select           ) [ 01111111111111]
br_ln14              (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_weights_0_0_add_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_0_add/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_weights_0_1_add_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_1_add/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_weights_1_0_add_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_0_add/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv_weights_1_1_add_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_1_add/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv_weights_2_0_add_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_0_add/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv_weights_2_1_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_1_add/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_0_loa/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/3 input_load_2/4 input_load_3/4 input_load_4/5 input_load_5/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_1_loa/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_0_loa/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_1_loa/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_0_loa/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_1_loa/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_addr_2_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_addr_3_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="input_addr_5_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln34_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="10"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/12 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten21_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten21_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="r_0_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="indvar_flatten_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="4" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="c_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="1"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="c_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="2" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="f_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="1"/>
<pin id="300" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="f_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="2" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="wr_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="wr_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="2" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="w_sum_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="w_sum_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum_3_0_1/6 w_sum_3_1/7 w_sum_3_1_1/8 w_sum_3_2/9 w_sum_3_2_1/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="9"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_0_1/5 tmp_1_1/6 tmp_1_1_1/7 tmp_1_2/8 tmp_1_2_1/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_4 "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_1 tmp_1_1 tmp_1_1_1 tmp_1_2 tmp_1_2_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 w_sum_3_1 w_sum_3_1_1 w_sum_3_2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln26_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln8_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln34_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="2" slack="0"/>
<pin id="417" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln34_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln34_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln34_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="2" slack="0"/>
<pin id="445" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln34_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="2" slack="0"/>
<pin id="453" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln34_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln14_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln34_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln26_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln34_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln34_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="2" slack="0"/>
<pin id="491" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_4/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln34_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="0" index="2" bw="2" slack="0"/>
<pin id="499" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_5/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln34_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln34_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln34_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln34_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_shl_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln34_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln26_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln34_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="2" slack="0"/>
<pin id="544" dir="0" index="2" bw="2" slack="0"/>
<pin id="545" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_6/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln26_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="2" slack="0"/>
<pin id="552" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln34_7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="2" slack="0"/>
<pin id="558" dir="0" index="2" bw="2" slack="0"/>
<pin id="559" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_7/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln34_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln34_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln34_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln7_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln7_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="empty_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="merge_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln18_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="wr_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln26_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_6_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln26_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sub_ln26_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln26_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="2" slack="1"/>
<pin id="649" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln26_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln26_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="2" slack="1"/>
<pin id="664" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="2" slack="0"/>
<pin id="670" dir="0" index="3" bw="2" slack="1"/>
<pin id="671" dir="0" index="4" bw="1" slack="0"/>
<pin id="672" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_10_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="2" slack="0"/>
<pin id="682" dir="0" index="3" bw="2" slack="1"/>
<pin id="683" dir="0" index="4" bw="1" slack="0"/>
<pin id="684" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln26_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln26_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_7_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="2" slack="1"/>
<pin id="704" dir="0" index="3" bw="2" slack="2"/>
<pin id="705" dir="0" index="4" bw="1" slack="0"/>
<pin id="706" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_13_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="2" slack="1"/>
<pin id="715" dir="0" index="3" bw="2" slack="2"/>
<pin id="716" dir="0" index="4" bw="1" slack="0"/>
<pin id="717" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_ln26_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln26_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="2" slack="2"/>
<pin id="736" dir="0" index="3" bw="2" slack="3"/>
<pin id="737" dir="0" index="4" bw="1" slack="0"/>
<pin id="738" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_16_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="2" slack="2"/>
<pin id="747" dir="0" index="3" bw="2" slack="3"/>
<pin id="748" dir="0" index="4" bw="1" slack="0"/>
<pin id="749" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_ln26_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_2/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln26_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln18_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="6"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln33_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="0" index="3" bw="6" slack="0"/>
<pin id="778" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln33_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln33_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln33_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="23" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln33_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/12 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln33_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="w_sum_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="f_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="2"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln11_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="2"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln11_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="2"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="4" slack="0"/>
<pin id="835" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/13 "/>
</bind>
</comp>

<comp id="838" class="1005" name="icmp_ln8_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln8_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln11_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="2"/>
<pin id="849" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln34_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="select_ln34_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="2"/>
<pin id="860" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="select_ln34_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="0"/>
<pin id="865" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_5 "/>
</bind>
</comp>

<comp id="870" class="1005" name="select_ln34_6_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2" slack="2"/>
<pin id="872" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34_6 "/>
</bind>
</comp>

<comp id="876" class="1005" name="select_ln34_7_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="3"/>
<pin id="878" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln34_7 "/>
</bind>
</comp>

<comp id="882" class="1005" name="zext_ln34_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="conv_out_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="10"/>
<pin id="889" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="merge_i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="9"/>
<pin id="894" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln18_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="901" class="1005" name="wr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="907" class="1005" name="conv_weights_0_0_add_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_add "/>
</bind>
</comp>

<comp id="912" class="1005" name="conv_weights_0_1_add_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="1"/>
<pin id="914" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_add "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv_weights_1_0_add_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="1"/>
<pin id="919" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_add "/>
</bind>
</comp>

<comp id="922" class="1005" name="conv_weights_1_1_add_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_add "/>
</bind>
</comp>

<comp id="927" class="1005" name="conv_weights_2_0_add_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_add "/>
</bind>
</comp>

<comp id="932" class="1005" name="conv_weights_2_1_add_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="1"/>
<pin id="934" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_add "/>
</bind>
</comp>

<comp id="937" class="1005" name="add_ln26_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="1"/>
<pin id="939" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="945" class="1005" name="input_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="1"/>
<pin id="947" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="1"/>
<pin id="952" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_addr_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="1"/>
<pin id="957" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="input_addr_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="1"/>
<pin id="962" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="conv_weights_0_0_loa_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_loa "/>
</bind>
</comp>

<comp id="970" class="1005" name="conv_weights_0_1_loa_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_loa "/>
</bind>
</comp>

<comp id="975" class="1005" name="conv_weights_1_0_loa_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="2"/>
<pin id="977" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_loa "/>
</bind>
</comp>

<comp id="980" class="1005" name="conv_weights_1_1_loa_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="3"/>
<pin id="982" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_loa "/>
</bind>
</comp>

<comp id="985" class="1005" name="conv_weights_2_0_loa_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="4"/>
<pin id="987" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_loa "/>
</bind>
</comp>

<comp id="990" class="1005" name="conv_weights_2_1_loa_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="5"/>
<pin id="992" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_loa "/>
</bind>
</comp>

<comp id="995" class="1005" name="input_addr_4_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="1"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="input_addr_5_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="1"/>
<pin id="1002" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="input_load_3_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="2"/>
<pin id="1007" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="input_load_5_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="3"/>
<pin id="1012" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln18_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="w_sum_3_2_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="f_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="2" slack="1"/>
<pin id="1027" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1030" class="1005" name="select_ln11_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="1"/>
<pin id="1032" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="113" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="155" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="120" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="162" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="197"><net_src comp="127" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="134" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="141" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="148" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="216" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="232" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="332" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="343" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="348"><net_src comp="169" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="175" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="175" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="364"><net_src comp="175" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="366"><net_src comp="175" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="343" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="375"><net_src comp="332" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="381"><net_src comp="291" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="291" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="257" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="257" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="32" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="268" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="279" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="24" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="291" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="407" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="401" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="268" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="407" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="377" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="407" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="383" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="407" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="302" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="26" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="413" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="407" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="24" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="302" pin="4"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="469" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="475" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="413" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="437" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="24" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="513" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="413" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="28" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="469" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="441" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="50" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="413" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="469" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="449" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="487" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="529" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="582"><net_src comp="487" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="24" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="487" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="26" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="64" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="584" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="578" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="590" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="313" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="313" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="26" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="313" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="313" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="624" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="665"><net_src comp="313" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="673"><net_src comp="74" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="76" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="661" pin="2"/><net_sink comp="666" pin=2"/></net>

<net id="676"><net_src comp="46" pin="0"/><net_sink comp="666" pin=4"/></net>

<net id="677"><net_src comp="666" pin="5"/><net_sink comp="155" pin=2"/></net>

<net id="685"><net_src comp="78" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="24" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="661" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="46" pin="0"/><net_sink comp="678" pin=4"/></net>

<net id="693"><net_src comp="678" pin="5"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="80" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="46" pin="0"/><net_sink comp="700" pin=4"/></net>

<net id="710"><net_src comp="700" pin="5"/><net_sink comp="216" pin=2"/></net>

<net id="718"><net_src comp="78" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="24" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="46" pin="0"/><net_sink comp="711" pin=4"/></net>

<net id="725"><net_src comp="711" pin="5"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="80" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="739"><net_src comp="74" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="76" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="732" pin=4"/></net>

<net id="742"><net_src comp="732" pin="5"/><net_sink comp="232" pin=2"/></net>

<net id="750"><net_src comp="78" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="24" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="46" pin="0"/><net_sink comp="743" pin=4"/></net>

<net id="757"><net_src comp="743" pin="5"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="80" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="338" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="96" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="100" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="786"><net_src comp="769" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="773" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="102" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="783" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="104" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="350" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="338" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="68" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="819"><net_src comp="811" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="824"><net_src comp="26" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="275" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="32" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="32" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="825" pin="2"/><net_sink comp="831" pin=2"/></net>

<net id="841"><net_src comp="389" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="395" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="850"><net_src comp="407" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="855"><net_src comp="421" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="861"><net_src comp="487" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="866"><net_src comp="495" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="666" pin=3"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="678" pin=3"/></net>

<net id="873"><net_src comp="541" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="700" pin=3"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="711" pin=3"/></net>

<net id="879"><net_src comp="555" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="732" pin=3"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="743" pin=3"/></net>

<net id="885"><net_src comp="563" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="890"><net_src comp="106" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="895"><net_src comp="604" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="900"><net_src comp="612" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="618" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="910"><net_src comp="113" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="915"><net_src comp="120" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="920"><net_src comp="127" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="925"><net_src comp="134" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="930"><net_src comp="141" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="935"><net_src comp="148" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="940"><net_src comp="661" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="948"><net_src comp="155" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="953"><net_src comp="162" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="958"><net_src comp="216" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="963"><net_src comp="223" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="968"><net_src comp="169" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="973"><net_src comp="181" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="978"><net_src comp="192" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="983"><net_src comp="198" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="988"><net_src comp="204" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="993"><net_src comp="210" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="998"><net_src comp="232" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1003"><net_src comp="239" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1008"><net_src comp="175" pin="7"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1013"><net_src comp="175" pin="7"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1018"><net_src comp="764" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="332" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1028"><net_src comp="820" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1033"><net_src comp="831" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="279" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {12 }
 - Input state : 
	Port: conv_1 : input_r | {3 4 5 6 }
	Port: conv_1 : conv_weights_0_0 | {3 4 }
	Port: conv_1 : conv_weights_0_1 | {3 4 }
	Port: conv_1 : conv_weights_1_0 | {3 4 }
	Port: conv_1 : conv_weights_1_1 | {3 4 }
	Port: conv_1 : conv_weights_2_0 | {3 4 }
	Port: conv_1 : conv_weights_2_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		c : 1
		xor_ln26 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		tmp_1 : 3
		zext_ln34 : 4
		select_ln34_2 : 2
		select_ln34_3 : 1
		xor_ln34 : 2
		icmp_ln14 : 1
		and_ln34 : 2
		add_ln26_2 : 3
		or_ln34 : 2
		select_ln34_4 : 2
		select_ln34_5 : 2
		zext_ln34_1 : 3
		add_ln34 : 4
		zext_ln34_2 : 5
		trunc_ln34 : 5
		p_shl_cast : 6
		sub_ln34 : 7
		xor_ln26_1 : 3
		select_ln34_6 : 2
		add_ln26_3 : 3
		select_ln34_7 : 2
		zext_ln34_3 : 3
		add_ln34_1 : 8
		zext_ln34_4 : 9
		conv_out_addr : 10
		icmp_ln7 : 3
		icmp_ln7_1 : 3
		select_ln7_i : 4
		empty_7 : 4
		merge_i : 4
	State 3
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_6 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		add_ln26_4 : 4
		sext_ln26 : 5
		conv_weights_0_0_add : 6
		conv_weights_0_1_add : 6
		conv_weights_1_0_add : 6
		conv_weights_1_1_add : 6
		conv_weights_2_0_add : 6
		conv_weights_2_1_add : 6
		add_ln26 : 1
		tmp_2 : 2
		tmp_10_cast : 2
		input_addr : 3
		or_ln26 : 3
		zext_ln26_2 : 3
		input_addr_1 : 4
		conv_weights_0_0_loa : 7
		input_load : 4
		conv_weights_0_1_loa : 7
		input_load_1 : 5
		conv_weights_1_0_loa : 7
		conv_weights_1_1_loa : 7
		conv_weights_2_0_loa : 7
		conv_weights_2_1_loa : 7
	State 4
		input_addr_2 : 1
		or_ln26_1 : 1
		zext_ln26_3 : 1
		input_addr_3 : 2
		tmp_s : 1
		input_load_2 : 2
		input_load_3 : 3
	State 5
		input_addr_4 : 1
		or_ln26_2 : 1
		zext_ln26_4 : 1
		input_addr_5 : 2
		w_sum_3 : 1
		input_load_4 : 2
		input_load_5 : 3
	State 6
		w_sum_3_0_1 : 1
	State 7
		w_sum_3_1 : 1
	State 8
		w_sum_3_1_1 : 1
	State 9
		w_sum_3_2 : 1
		br_ln18 : 1
	State 10
		w_sum_3_2_1 : 1
	State 11
		w_sum : 1
	State 12
		empty_4 : 1
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_4 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5
	State 13
		select_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_332      |    2    |   177   |   198   |
|          |      grp_fu_338      |    2    |   177   |   198   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_343      |    3    |   128   |   138   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_377       |    0    |    0    |    10   |
|          |    add_ln8_fu_395    |    0    |    0    |    13   |
|          |       r_fu_401       |    0    |    0    |    10   |
|          |   add_ln26_2_fu_475  |    0    |    0    |    10   |
|          |    add_ln34_fu_507   |    0    |    0    |    12   |
|    add   |   add_ln26_3_fu_549  |    0    |    0    |    10   |
|          |   add_ln34_1_fu_567  |    0    |    0    |    8    |
|          |       wr_fu_618      |    0    |    0    |    10   |
|          |   add_ln26_4_fu_646  |    0    |    0    |    8    |
|          |    add_ln26_fu_661   |    0    |    0    |    10   |
|          |       f_fu_820       |    0    |    0    |    10   |
|          |    add_ln11_fu_825   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_413  |    0    |    0    |    2    |
|          | select_ln34_1_fu_421 |    0    |    0    |    2    |
|          | select_ln34_2_fu_441 |    0    |    0    |    2    |
|          | select_ln34_3_fu_449 |    0    |    0    |    2    |
|          | select_ln34_4_fu_487 |    0    |    0    |    2    |
|  select  | select_ln34_5_fu_495 |    0    |    0    |    2    |
|          | select_ln34_6_fu_541 |    0    |    0    |    2    |
|          | select_ln34_7_fu_555 |    0    |    0    |    2    |
|          |  select_ln7_i_fu_590 |    0    |    0    |    32   |
|          |    merge_i_fu_604    |    0    |    0    |    32   |
|          |    w_sum_1_fu_811    |    0    |    0    |    32   |
|          |  select_ln11_fu_831  |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_389   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_407   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_463   |    0    |    0    |    8    |
|          |    icmp_ln7_fu_578   |    0    |    0    |    8    |
|   icmp   |   icmp_ln7_1_fu_584  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_612   |    0    |    0    |    8    |
|          |  icmp_ln18_1_fu_764  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_787   |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_793  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_350     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln34_fu_529   |    0    |    0    |    8    |
|          |    sub_ln26_fu_640   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    xor_ln26_fu_383   |    0    |    0    |    2    |
|    xor   |    xor_ln34_fu_457   |    0    |    0    |    2    |
|          |   xor_ln26_1_fu_535  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln34_fu_481    |    0    |    0    |    2    |
|          |    empty_7_fu_598    |    0    |    0    |    2    |
|    or    |    or_ln26_fu_689    |    0    |    0    |    0    |
|          |   or_ln26_1_fu_721   |    0    |    0    |    0    |
|          |   or_ln26_2_fu_753   |    0    |    0    |    0    |
|          |    or_ln33_fu_799    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln34_fu_469   |    0    |    0    |    2    |
|          |    and_ln33_fu_805   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_429     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_521  |    0    |    0    |    0    |
|          |     tmp_6_fu_628     |    0    |    0    |    0    |
|          |     tmp_2_fu_666     |    0    |    0    |    0    |
|bitconcatenate|  tmp_10_cast_fu_678  |    0    |    0    |    0    |
|          |     tmp_7_fu_700     |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_711  |    0    |    0    |    0    |
|          |     tmp_8_fu_732     |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_743  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_437   |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_503  |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_513  |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_563  |    0    |    0    |    0    |
|   zext   |  zext_ln34_4_fu_573  |    0    |    0    |    0    |
|          |   zext_ln26_fu_624   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_636  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_695  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_727  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_759  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_517  |    0    |    0    |    0    |
|          |   trunc_ln33_fu_783  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_651   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_773      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   482   |   959   |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|conv_weights_0_0|    0   |   32   |    5   |
|conv_weights_0_1|    0   |   32   |    5   |
|conv_weights_1_0|    0   |   32   |    5   |
|conv_weights_1_1|    0   |   32   |    5   |
|conv_weights_2_0|    0   |   32   |    5   |
|conv_weights_2_1|    0   |   32   |    5   |
+----------------+--------+--------+--------+
|      Total     |    0   |   192  |   30   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln26_reg_937      |    2   |
|       add_ln8_reg_842      |    4   |
|         c_0_reg_287        |    2   |
|    conv_out_addr_reg_887   |    4   |
|conv_weights_0_0_add_reg_907|    4   |
|conv_weights_0_0_loa_reg_965|   32   |
|conv_weights_0_1_add_reg_912|    4   |
|conv_weights_0_1_loa_reg_970|   32   |
|conv_weights_1_0_add_reg_917|    4   |
|conv_weights_1_0_loa_reg_975|   32   |
|conv_weights_1_1_add_reg_922|    4   |
|conv_weights_1_1_loa_reg_980|   32   |
|conv_weights_2_0_add_reg_927|    4   |
|conv_weights_2_0_loa_reg_985|   32   |
|conv_weights_2_1_add_reg_932|    4   |
|conv_weights_2_1_loa_reg_990|   32   |
|         f_0_reg_298        |    2   |
|         f_reg_1025         |    2   |
|      icmp_ln11_reg_847     |    1   |
|    icmp_ln18_1_reg_1015    |    1   |
|      icmp_ln18_reg_897     |    1   |
|      icmp_ln8_reg_838      |    1   |
|  indvar_flatten21_reg_253  |    4   |
|   indvar_flatten_reg_275   |    4   |
|    input_addr_1_reg_950    |    5   |
|    input_addr_2_reg_955    |    5   |
|    input_addr_3_reg_960    |    5   |
|    input_addr_4_reg_995    |    5   |
|    input_addr_5_reg_1000   |    5   |
|     input_addr_reg_945     |    5   |
|    input_load_3_reg_1005   |   32   |
|    input_load_5_reg_1010   |   32   |
|       merge_i_reg_892      |   32   |
|         r_0_reg_264        |    2   |
|           reg_356          |   32   |
|           reg_361          |   32   |
|           reg_367          |   32   |
|           reg_372          |   32   |
|    select_ln11_reg_1030    |    4   |
|    select_ln34_1_reg_852   |    2   |
|    select_ln34_4_reg_858   |    2   |
|    select_ln34_5_reg_863   |    2   |
|    select_ln34_6_reg_870   |    2   |
|    select_ln34_7_reg_876   |    2   |
|       w_sum_0_reg_320      |   32   |
|    w_sum_3_2_1_reg_1019    |   32   |
|        wr_0_reg_309        |    2   |
|         wr_reg_901         |    2   |
|     zext_ln34_3_reg_882    |    5   |
+----------------------------+--------+
|            Total           |   587  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_169   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_175   |  p0  |   6  |   5  |   30   ||    33   |
|    grp_access_fu_175   |  p2  |   6  |   0  |    0   ||    33   |
|    grp_access_fu_181   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_192   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_198   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_204   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_210   |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten_reg_275 |  p0  |   2  |   4  |    8   ||    9    |
|     w_sum_0_reg_320    |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_332       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_332       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_338       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_343       |  p0  |   7  |  32  |   224  ||    38   |
|       grp_fu_343       |  p1  |   5  |  32  |   160  ||    27   |
|         reg_361        |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   822  || 19.8612 ||   245   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   482  |   959  |
|   Memory  |    0   |    -   |    -   |   192  |   30   |
|Multiplexer|    -   |    -   |   19   |    -   |   245  |
|  Register |    -   |    -   |    -   |   587  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   19   |  1261  |  1234  |
+-----------+--------+--------+--------+--------+--------+
