
                            PrimeTime (R)
           Version J-2014.06-SP3 for RHEL64 -- Oct 16, 2014
                Copyright (c) 1988-2014 Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

set PJ_PATH [ getenv PJ_PATH ] ;# /mnt/app1/ray/project/can1127
/mnt/app1/ray/project/can1127
set set_net ./syn/chiptop_1127a0_2.v
./syn/chiptop_1127a0_2.v
set set_sdf ./chiptop_1127a0_pre.sdf
./chiptop_1127a0_pre.sdf
ls -l $set_net $set_sdf
-rw-r----- 1 ray canyon 15122834 Mar 28 18:26 ./chiptop_1127a0_pre.sdf
-rw-r----- 1 ray canyon  1954875 Mar 28 18:26 ./syn/chiptop_1127a0_2.v
set search_path [ list .                 ${synopsys_root}/libraries/syn    ]
. /mnt/tools/eda_tool/PT14/libraries/syn
set set_top chiptop_1127a0
chiptop_1127a0
read_verilog -hdl_compiler $PJ_PATH/macro/anatop_1127a0_empty.v
Beginning read_verilog...
Variable                Value     Type    Default    Constraints
----------------------- --------- ------- ---------- ----------------------- 
verilogout_equation     false     string  false
verilogout_higher_designs_first true string FALSE
verilogout_ignore_case  false     string  false
verilogout_include_files          string  
verilogout_indirect_inout_connection FALSE string FALSE
verilogout_inout_is_in  false     string  false
verilogout_no_tri       false     string  false
verilogout_show_unconnected_pins true string FALSE
verilogout_single_bit   false     string  false
verilogout_unconnected_prefix _UNCNTD_ string SYNOPSYS_UNCONNECTED_
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db * MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/gtech.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/standard.sldb'
  Loading link library 'MSL18B_1536X8_RW10TM4_16_20221107_worst_syn'
  Loading link library 'worst'
  Loading link library 'STX018SIO1P4M_WORST'
  Loading link library 'ATO0008KX8MX180LBX4DA_SS_1p620v_125c'
  Loading link library 'gtech'
Loading verilog file '/mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v
Presto compilation completed successfully.
Loaded 1 design.
anatop_1127a0
1
read_verilog $set_net
Loading verilog file '/mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v'
Information: tri converted to a wire with no special attributes
	at line 68 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 69 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 70 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 71 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 72 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 73 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 74 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 75 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 76 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 77 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 78 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 79 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 80 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 81 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 82 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 83 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 84 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 85 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 86 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 87 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 88 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
Information: tri converted to a wire with no special attributes
	at line 537 in /mnt/app1/ray/project/can1127/work1/syn/chiptop_1127a0_2.v (SVR-21)
1
current_design $set_top
{"chiptop_1127a0"}
set target_library [ list 		MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db 		std_worst.db 		STX018SIO1P4M_WORST.db 		ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db    ]
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
set synthetic_library [ list dw_foundation.sldb ]
dw_foundation.sldb
set link_library [ concat {*} $target_library $synthetic_library ]
* MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
echo $target_library
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
link
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/dw_foundation.sldb'
Linking design chiptop_1127a0...
Information: 481 (71.79%) library cells are unused in library worst.....
Information: 53 (94.64%) library cells are unused in library STX018SIO1P4M_WORST.....
Information: total 534 library cells are unused.
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
Design 'chiptop_1127a0' was successfully linked.
Information: Removing 614 unneeded designs..... (LNK-034)
1
current_design $set_top
{"chiptop_1127a0"}
report_reference
****************************************
Report : reference
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:40 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ATO0008KX8MX180LBX4DA
                   ATO0008KX8MX180LBX4DA_SS_1p620v_125c
                                 394560.00   2        789120.00    b,n
BUFX12             worst           31.05     1          31.05      
IOBMURUDA_A0       STX018SIO1P4M_WORST
                                    0.00     1           0.00      
IOBMURUDA_A1       STX018SIO1P4M_WORST
                                    0.00     6           0.00      
IODMURUDA_A0       STX018SIO1P4M_WORST
                                    0.00     2           0.00      
MSL18B_1536X8_RW10TM4_16_20221107
                   MSL18B_1536X8_RW10TM4_16_20221107_worst_syn
                                 110710.77   1        110710.77    b,n
anatop_1127a0                       0.00     1           0.00      h
core_a0                          427833.56   1        427833.56    h
--------------------------------------------------------------------------------
Total 8 references                                    1327695.38
1
report_disable_timing -nosplit
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
CASE_INFO: Case analysis arc disabling performed using 4 thread(s).
CASE_INFO: Case analysis arc disabling processed 204 cell(s)
CASE_STATS: TID[10] Cell Count[62]
CASE_STATS: TID[11] Cell Count[19]
CASE_STATS: TID[ 6] Cell Count[30]
CASE_STATS: TID[ 0] Cell Count[93]
Information: Performing logical update. (UITE-499)
****************************************
Report : disable_timing
	-nosplit
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:40 2023
****************************************

Flags :     c  case-analysis
            C  Conditional arc
            d  default conditional arc
            f  false net-arc
            l  loop breaking
            L  db inherited loop breaking
	    m  mode
            p  propagated constant
            u  user-defined
            U  User-defined library arcs

Cell or Port                From    To      Sense           Flag  Reason
--------------------------------------------------------------------------------
PAD_TST                     IE      DI      negative_unate  p     IE = 1
PAD_TST                     IE      DI      positive_unate  p     IE = 1
PAD_TST                     OE      PAD     enable_low      p     OE = 0
PAD_TST                     OE      PAD     disable_high    p     OE = 0
PAD_TST                     DO      PAD     positive_unate  p     DO = 0
U0_CORE/u0_mcu/u_watchdog/U79 A     Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U79 B     Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U79 B     Y       positive_unate  p     B = 0
U0_CORE/u0_i2cslv/db_scl/U5 B       Y       negative_unate  p     B = 0
U0_CORE/u0_i2cslv/db_sda/U6 A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_watchdog/U98 A     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U98 A     Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U98 B     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U100 A    Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U100 A    Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U100 B    Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U117 A    Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U117 B    Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U117 B    Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U161         A       Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_isr/U224   A       Y       negative_unate  p     A = 0
U0_CORE/u0_i2cslv/db_scl/U6 A       Y       negative_unate  p     A = 1
U0_CORE/u0_i2cslv/db_sda/U7 C       Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_isr/U211   C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_watchdog/U126 C    Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_watchdog/U126 D    Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U225   B       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/u0_regDF/U10 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_isr/U97    A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_isr/U6     E       Y       negative_unate  p     E = 0
U0_CORE/u0_regbank/u0_regAE/U10 A   Y       negative_unate  p     A = 1
U0_CORE/u0_mpb/U192         A       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U192         B       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U192         C       Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/U587     A       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/U587     B       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/u0_regAE/U12 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_watchdog/U31 D     Y       negative_unate  p     D = 1
U0_CORE/U882                A       Y       positive_unate  p     A = 0
U0_CORE/U882                B       Y       positive_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U13 D   Y       negative_unate  p     D = 0
U0_CORE/u0_regbank/drstz_reg_0_ C   D       hold_clk_rise   p     D = 1
U0_CORE/u0_regbank/drstz_reg_0_ C   D       setup_clk_rise  p     D = 1
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D hold_clk_rise p D = 0
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D setup_clk_rise p D = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U13 D Y  negative_unate  p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       hold_clk_rise   p     D = 1
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       setup_clk_rise  p     D = 1
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       hold_clk_rise   p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       setup_clk_rise  p     D = 0
U0_CORE/u0_mcu/U86          B       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U226   D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U120   B       Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_isr/U120   C       Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_isr/U115   E       Y       negative_unate  p     E = 1
U0_CORE/u0_mcu/u_isr/U117   B       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U117   C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U121   C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U60    A       Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_isr/U67    A       Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_isr/U67    B       Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U67    C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U109   B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U152         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U152         C       Y       positive_unate  p     C = 0
U0_CORE/u0_regbank/U39      B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U42      B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U38      B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U40      B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U41      B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/srl_133/U3358 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U3375 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U3076 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U3303 A  Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U160         C       Y       negative_unate  p     C = 0
U0_CORE/u0_mpb/U165         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_sfrmux/U199 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U199 D      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mcu/u_sfrmux/U199 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U199 F      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mcu/u_sfrmux/U118 C      Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U118 D      Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U215 A      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U215 B      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U122 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U122 D      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mcu/u_sfrmux/U122 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U122 F      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mcu/u_sfrmux/U124 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U124 F      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U248 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U248 D      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mcu/u_sfrmux/U248 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U248 F      Y       positive_unate  p     C = 0, E = 0
U0_CORE/u0_mpb/U166         A       Y       negative_unate  p     A = 0
U0_CORE/u0_regx/u0_reg10/U2 A       Y       positive_unate  p     A = 1
U0_CORE/u0_regx/u0_reg10/U2 C       Y       positive_unate  p     A = 1, D = 1
U0_CORE/u0_regx/u0_reg10/U2 D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_sfrmux/U293 G      Y       positive_unate  p     G = 0
U0_CORE/u0_mcu/u_sfrmux/U293 H      Y       positive_unate  p     G = 0
U0_CORE/u0_regbank/srl_133/U2982 D0 Y       positive_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U2982 S  Y       negative_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U3055 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3055 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U2628 D0 Y       positive_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U2628 S  Y       negative_unate  c     D0 = 0
U0_CORE/u0_mpb/U158         E       Y       positive_unate  p     E = 1
U0_CORE/u0_mpb/U158         F       Y       positive_unate  p     E = 1
U0_CORE/u0_mpb/U158         G       Y       positive_unate  p     E = 1
U0_CORE/u0_mpb/U235         D1      Y       negative_unate  p     D1 = 0
U0_CORE/u0_mpb/U235         S       Y       negative_unate  c     D1 = 0
U0_CORE/u0_mpb/U188         D       Y       positive_unate  p     D = 1
U0_CORE/u0_mpb/U133         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U171         B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U90          A       Y       negative_unate  c     A = 1; Y = 1
U0_CORE/u0_mpb/U142         A       Y       positive_unate  p     A = 0
U0_CORE/u0_mpb/U99          C       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U128         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U128         C       Y       negative_unate  p     D = 1, B = 1
U0_CORE/u0_mpb/U128         D       Y       negative_unate  p     D = 1
U0_CORE/u0_regbank/u0_regAE/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U25 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U25 C   Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/u0_regAE/U27 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U29 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U25 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U27 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U13 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U30 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U20 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U24 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U26 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U28 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U16 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U18 A   Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U181         B       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U181         C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_i2c/U246   B       Y       negative_unate  p     B = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U30 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U20 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U22 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U24 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U26 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U28 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U16 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U18 A Y  negative_unate  p     A = 0
U0_CORE/u0_mpb/U168         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U168         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U196         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U196         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U201         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U201         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U204         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U204         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U207         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U207         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U216         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U216         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U219         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U219         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_cpu/U2200  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2200  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2201  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2201  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2202  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2202  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2217  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2217  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2218  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2218  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2219  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2219  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2220  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2220  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2094  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2094  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2190  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2190  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2192  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2192  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2194  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2194  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2195  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2195  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2196  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2196  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2197  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2197  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2198  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2198  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2199  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2199  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mpb/U197         A       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U197         B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U13          A       Y       positive_unate  p     A = 1
U0_CORE/u0_mpb/U317         C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U317         D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U50          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U50          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U189         C       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U189         D       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U153         C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U153         D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U193         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U193         C       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U34          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U34          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U170         D2      Y       negative_unate  p     D2 = 0
U0_CORE/u0_mpb/U170         S1      Y       negative_unate  c     D2 = 0
U0_CORE/u0_mpb/U191         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U191         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U14          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U14          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U148         C       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U169         A       Y       negative_unate  p     A = 1
U0_CORE/u0_dacmux/u0_cmpsta/U30 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U26 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U16 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U24 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U20 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U28 B   Y       negative_unate  p     B = 0
U0_CORE/u0_dacmux/u0_cmpsta/U15 E   Y       negative_unate  p     E = 0
U0_CORE/u0_dacmux/u0_cmpsta/U18 B   Y       negative_unate  p     B = 0

1
#  set_wire_load_model -name 60000
set_wire_load_mode top
1
proc setclock0 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name MCLK [ get_pins U0_ANALOG_TOP/OSC_O ]
#	set_propagated_clock *
        set_clock_uncertainty 0.2 [ get_clocks ]
        set_clock_latency 2.5 MCLK
   }
proc setclock1 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name TCLK [ get_ports GPIO3 ]
#	set_propagated_clock *
        set_clock_uncertainty 0.2 [ get_clocks ]
        set_clock_latency 5.0 TCLK
   }
setclock0 50
Warning: Creating a clock on internal pin 'U0_ANALOG_TOP/OSC_O'. (UITE-130)
Warning: Creating 'clock' on a hierarchical pin 'U0_ANALOG_TOP/OSC_O'. (UITE-137)
1
#  set_ideal_network [ get_pins U0_MCLK_ICG/ECK ] ;# if no SDF
read_sdf $set_sdf
Information: Merging of parallel arcs is disabled by read_sdf. (SDF-040)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/U920/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/U905/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OPTO2' to pin 'U0_CORE/U596/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OPTO1' to pin 'U0_CORE/U595/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/U567/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/U564/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OCP_80M' to pin 'U0_CORE/U556/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OCP_160M' to pin 'U0_CORE/U555/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RD_DET' to pin 'U0_CORE/U537/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/DN_COMP' to pin 'U0_CORE/U536/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/DP_COMP' to pin 'U0_CORE/U535/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/SCP' to pin 'U0_CORE/U534/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V5OCP' to pin 'U0_CORE/U533/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/COMP_O' to pin 'U0_CORE/U532/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/UVP' to pin 'U0_CORE/U485/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/IMP_OSC' to pin 'U0_CORE/U484/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/DN_FAULT' to pin 'U0_CORE/U483/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/CC1_DI' to pin 'U0_CORE/U481/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/CC2_DI' to pin 'U0_CORE/U480/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RX_SQL' to pin 'U0_CORE/U479/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OVP' to pin 'U0_CORE/U478/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OTPI' to pin 'U0_CORE/U477/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RX_DAT' to pin 'U0_CORE/U476/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/OCP' to pin 'U0_CORE/U471/B'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/DRP_OSC' to pin 'U0_CORE/U462/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/r_lt_gpi_reg_3_/XG'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/r_lt_gpi_reg_1_/XG'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/r_lt_gpi_reg_2_/XG'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/r_lt_gpi_reg_0_/XG'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB' to pin 'U0_CORE/u0_regbank/U12/A'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RD_DET' to pin 'U0_CORE/U0_DCLKMUX/D0'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/VPP_OTP' to pin 'U0_CODE_1_/VDDP'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/VPP_OTP' to pin 'U0_CODE_0_/VDDP'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/TS_ANA_P' to pin 'PAD_GPIO_TS/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO_TS/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO_TS/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/GP5_ANA_P' to pin 'PAD_GPIO5/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO5/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO5/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/GP4_ANA_P' to pin 'PAD_GPIO4/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO4/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO4/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/GP3_ANA_P' to pin 'PAD_GPIO3/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO3/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO3/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/GP2_ANA_P' to pin 'PAD_GPIO2/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO2/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO2/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/GP1_ANA_P' to pin 'PAD_GPIO1/ANA_P'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_GPIO1/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_GPIO1/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_TST/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_TST/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_SDA/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_SDA/VB'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/RSTB_5' to pin 'PAD_SCL/RSTB_5'. (PTE-014)
Error: No net timing arc from pin 'U0_ANALOG_TOP/V1P1' to pin 'PAD_SCL/VB'. (PTE-014)

****************************************
Report : read_sdf /mnt/app1/ray/project/can1127/work1/chiptop_1127a0_pre.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:40 2023
****************************************

        57 error(s)
        Number of annotated cell delay arcs :     63669
        Number of annotated net delay arcs  :     60579
        Number of annotated timing checks   :     44417
        Number of annotated constraints     :         2
        TEMPERATURE: 125.00 (min)  125.00 (max)
        VOLTAGE    : 1.62 (min)  1.62 (max)
        PROCESS    : PVT_1P62V_125C (min)  PVT_1P62V_125C (max)
1
#  set_output_delay 10 -clock hclk [ remove_from_collection [ all_outputs ] [ get_ports {XDAT_*}]]
#  set_output_delay 5  -clock hclk [ get_ports {XDAT_WEB XDAT_CEB}]
#  set_output_delay 3  -clock hclk [ get_ports {XDAT_A*}]
#  set_output_delay 6  -clock hclk [ get_ports {XDAT_D*}]
set_disable_timing U0_CORE/U0_MCK_BUF -to Y -from A
1
set_disable_timing U0_CORE/U0_TCK_BUF -to Y -from A
1
set_disable_timing [ get_lib_cells -of PAD_* ] -to DI -from IE
1
set_multicycle_path 1 -to { U0_CODE_*/CSB U0_CODE_*/PGM U0_CODE_*/A* U0_CODE_*/RE U0_CODE_*/TWLB* }
1
#  set_disable_timing [ get_timing_arcs -to { U0_CODE/PDIN* } -from { U0_CODE/PWE } ]
#  set_disable_timing [ get_timing_arcs -to { U0_CODE/PA* }   -from { U0_CODE/PWE } ]
#  set_false_path -thro U0_CODE/PDOUT*
#  set_false_path -to   U0_CORE/d_dodat_reg*
report_timing -nosplit -delay max -path end -max 10
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/D1 and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
****************************************
Report : timing
	-path_type end
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

No paths with slack less than 0.00.

1
report_timing -nosplit -delay min -path end -max 10
****************************************
Report : timing
	-path_type end
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

No paths with slack less than 0.00.

1
#  report_timing -nosplit -to [ get_ports GPIO* ] ;# scan chain output
#  report_timing -nosplit -to u0_ictlr/neg_r_pulse_reg/D
#  set_false_path -from {i_rstz i_clk atpg_en di_tst } -to DO_GPIO*
report_timing -nosplit -to   [ get_pins { U0_SRAM/WEB U0_SRAM/CEB U0_SRAM/DI* }]
Warning: No pin objects matched 'U0_SRAM/CEB' (SEL-004)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_SRAM (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                         Incr       Path
  ------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                   2.50       2.50
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/C (SDFFQX1)         0.00       2.50 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/Q (SDFFQX1)         0.80 *     3.30 r
  U0_CORE/u0_updphy/u0_updprl/U19/Y (INVX1)                     0.15 *     3.45 f
  U0_CORE/u0_updphy/u0_updprl/U40/Y (NAND21X1)                  0.13 *     3.59 r
  U0_CORE/u0_updphy/u0_updprl/U74/Y (INVX1)                     0.16 *     3.74 f
  U0_CORE/u0_updphy/u0_updprl/U21/Y (NAND21X1)                  0.14 *     3.88 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (INVX1)                     0.16 *     4.04 f
  U0_CORE/u0_updphy/u0_updprl/U13/Y (NAND21X1)                  0.14 *     4.18 r
  U0_CORE/u0_updphy/u0_updprl/U22/Y (INVX1)                     0.16 *     4.33 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (NAND21X1)                  0.14 *     4.47 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (INVX1)                     0.16 *     4.63 f
  U0_CORE/u0_updphy/u0_updprl/U17/Y (NAND21X1)                  0.14 *     4.76 r
  U0_CORE/u0_updphy/u0_updprl/U16/Y (INVX1)                     0.16 *     4.92 f
  U0_CORE/u0_updphy/u0_updprl/U23/Y (NAND21X1)                  0.14 *     5.06 r
  U0_CORE/u0_updphy/u0_updprl/U18/Y (INVX1)                     0.16 *     5.21 f
  U0_CORE/u0_updphy/u0_updprl/U25/Y (NAND21X1)                  0.14 *     5.36 r
  U0_CORE/u0_updphy/u0_updprl/U24/Y (INVX1)                     0.16 *     5.51 f
  U0_CORE/u0_updphy/u0_updprl/U27/Y (NAND21X1)                  0.13 *     5.64 r
  U0_CORE/u0_updphy/u0_updprl/U26/Y (INVX1)                     0.17 *     5.82 f
  U0_CORE/u0_updphy/u0_updprl/U70/Y (AO21X1)                    0.49 *     6.31 f
  U0_CORE/u0_updphy/U6/Y (MUX2X1)                               0.45 *     6.76 f
  U0_CORE/u0_updphy/u0_phytx/U124/Y (INVX1)                     0.14 *     6.90 r
  U0_CORE/u0_updphy/u0_phytx/U234/Y (NAND21X1)                  0.26 *     7.16 r
  U0_CORE/u0_updphy/u0_phytx/U232/Y (OA21X1)                    0.31 *     7.47 r
  U0_CORE/u0_updphy/u0_phytx/U35/Y (GEN2X1)                     0.75 *     8.22 r
  U0_CORE/u0_updphy/u0_phytx/U123/Y (INVX1)                     0.28 *     8.50 f
  U0_CORE/u0_updphy/u0_phytx/U21/Y (GEN2X1)                     0.54 *     9.04 f
  U0_CORE/u0_updphy/u0_phytx/U3/Y (BUFX1)                       0.25 *     9.29 f
  U0_CORE/u0_updphy/u0_phytx/U34/Y (XOR2X1)                     0.35 *     9.64 f
  U0_CORE/u0_updphy/u0_phytx/U125/Y (INVX1)                     0.26 *     9.90 r
  U0_CORE/u0_updphy/u0_phytx/U9/Y (NAND31X1)                    0.24 *    10.15 f
  U0_CORE/u0_updphy/u0_phytx/U122/Y (NAND32X1)                  0.43 *    10.58 f
  U0_CORE/u0_updphy/u0_phytx/U77/Y (INVX1)                      0.20 *    10.78 r
  U0_CORE/u0_updphy/u0_phytx/U6/Y (NAND5XL)                     0.57 *    11.35 f
  U0_CORE/u0_updphy/u0_phytx/U236/Y (NOR6XL)                    0.67 *    12.02 r
  U0_CORE/u0_updphy/u0_phytx/U235/Y (NAND6XL)                   0.67 *    12.69 f
  U0_CORE/u0_updphy/u0_phytx/U7/Y (NAND21X1)                    0.17 *    12.86 r
  U0_CORE/u0_updphy/U32/Y (AND2X1)                              0.24 *    13.10 r
  U0_CORE/u0_updphy/u0_updprl/U62/Y (NAND21X1)                  0.14 *    13.24 f
  U0_CORE/u0_updphy/u0_updprl/U72/Y (OAI22X1)                   0.39 *    13.63 r
  U0_CORE/u0_mpb/U53/Y (INVXL)                                  0.26 *    13.90 f
  U0_CORE/u0_mpb/U5/Y (NAND21X1)                                0.22 *    14.11 r
  U0_CORE/u0_mpb/U8/Y (MUX2IX2)                                 0.29 *    14.41 r
  U0_CORE/u0_mpb/U7/Y (INVX1)                                   0.23 *    14.63 f
  U0_CORE/u0_mpb/U154/Y (OAI211X1)                              0.19 *    14.82 r
  U0_CORE/u0_mpb/U96/Y (INVX1)                                  0.23 *    15.05 f
  U0_CORE/u0_mcu/U30/Y (INVX1)                                  0.18 *    15.23 r
  U0_CORE/u0_mcu/U23/Y (NAND21X2)                               0.16 *    15.39 f
  U0_CORE/u0_mcu/U4/Y (INVX3)                                   0.19 *    15.58 r
  U0_CORE/u0_mcu/U8/Y (MUX2IX2)                                 0.34 *    15.93 r
  U0_CORE/u0_mcu/U7/Y (INVX3)                                   0.21 *    16.14 f
  U0_CORE/u0_regbank/U9/Y (INVX1)                               0.16 *    16.30 r
  U0_CORE/u0_regbank/U10/Y (INVX2)                              0.20 *    16.50 f
  U0_CORE/u0_regbank/srl_133/U2750/Y (INVX1)                    0.14 *    16.64 r
  U0_CORE/u0_regbank/srl_133/U3136/Y (INVX1)                    0.16 *    16.80 f
  U0_CORE/u0_regbank/srl_133/U2958/Y (INVXL)                    0.28 *    17.08 r
  U0_CORE/u0_regbank/srl_133/U2954/Y (INVXL)                    0.49 *    17.57 f
  U0_CORE/u0_regbank/srl_133/U1535/Y (AO22X1)                   0.62 *    18.19 f
  U0_CORE/u0_regbank/srl_133/U1530/Y (AO22X1)                   0.48 *    18.67 f
  U0_CORE/u0_regbank/srl_133/U3207/Y (MUX2X1)                   0.44 *    19.11 f
  U0_CORE/u0_regbank/srl_133/U2748/Y (MUX2AXL)                  0.53 *    19.64 r
  U0_CORE/u0_regbank/srl_133/U3228/Y (MUX2IX1)                  0.26 *    19.90 f
  U0_CORE/u0_regbank/srl_133/U2937/Y (MUX2IX1)                  0.31 *    20.21 r
  U0_CORE/u0_regbank/srl_133/U2837/Y (MUX2IX1)                  0.33 *    20.54 f
  U0_CORE/u0_mcu/u_sfrmux/U239/Y (AOI222XL)                     0.74 *    21.28 r
  U0_CORE/u0_mcu/u_sfrmux/U9/Y (NAND6X1)                        0.65 *    21.92 f
  U0_CORE/u0_mcu/u_cpu/U796/Y (INVX1)                           0.16 *    22.09 r
  U0_CORE/u0_mcu/u_cpu/U18/Y (OA222X1)                          0.65 *    22.73 r
  U0_CORE/u0_mcu/u_cpu/U242/Y (NOR2XL)                          0.25 *    22.99 f
  U0_CORE/u0_mcu/u_cpu/U836/Y (AND2XL)                          0.37 *    23.35 f
  U0_CORE/u0_mcu/u_cpu/U37/Y (OA22X1)                           0.65 *    24.01 f
  U0_CORE/u0_mcu/u_cpu/U830/Y (AND2X1)                          0.30 *    24.31 f
  U0_CORE/u0_mcu/u_cpu/U829/Y (OAI22X1)                         0.42 *    24.73 r
  U0_CORE/u0_mcu/u_cpu/U455/Y (OAI21X1)                         0.37 *    25.10 f
  U0_CORE/u0_mcu/u_cpu/U2936/Y (OAI21BBX1)                      0.26 *    25.36 r
  U0_CORE/u0_mcu/u_cpu/U2933/Y (NOR2X1)                         0.20 *    25.57 f
  U0_CORE/u0_mcu/u_cpu/U822/Y (EORX1)                           0.56 *    26.12 f
  U0_CORE/u0_mcu/u_cpu/U828/Y (AND2X1)                          0.38 *    26.50 f
  U0_CORE/u0_mcu/u_cpu/U827/Y (OAI22X1)                         0.35 *    26.84 r
  U0_CORE/u0_mcu/u_cpu/U459/Y (OR2X1)                           0.37 *    27.21 r
  U0_CORE/u0_mcu/u_cpu/U825/Y (AOI22X1)                         0.17 *    27.39 f
  U0_CORE/u0_mcu/u_cpu/U823/Y (XNOR2XL)                         0.63 *    28.02 f
  U0_CORE/u0_mcu/u_cpu/U1840/Y (AOI22X1)                        0.42 *    28.43 r
  U0_CORE/u0_mcu/u_cpu/U1837/Y (AND3X1)                         0.37 *    28.80 r
  U0_CORE/u0_mcu/u_cpu/U826/Y (OAI222XL)                        0.52 *    29.32 f
  U0_CORE/u0_mpb/U288/Y (AO22XL)                                0.82 *    30.14 f
  U0_CORE/u0_mpb/U298/Y (NAND21X1)                              0.27 *    30.41 f
  U0_CORE/U268/Y (AOI22X1)                                      0.40 *    30.81 r
  U0_CORE/U143/Y (INVX1)                                        0.21 *    31.02 f
  U0_SRAM/DI[7] (MSL18B_1536X8_RW10TM4_16_20221107)             0.00 *    31.02 f
  data arrival time                                                       31.02

  clock MCLK (rise edge)                                       50.00      50.00
  clock network delay (ideal)                                   2.50      52.50
  clock reconvergence pessimism                                 0.00      52.50
  clock uncertainty                                            -0.20      52.30
  U0_SRAM/CK (MSL18B_1536X8_RW10TM4_16_20221107)                          52.30 r
  library setup time                                           -1.90 *    50.40
  data required time                                                      50.40
  ------------------------------------------------------------------------------------
  data required time                                                      50.40
  data arrival time                                                      -31.02
  ------------------------------------------------------------------------------------
  slack (MET)                                                             19.38


1
report_timing -nosplit -from [ get_pins { U0_SRAM/DO* }]
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Warning: There are 8 invalid start points. (UITE-416)

  Startpoint: U0_SRAM (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_
               (rising edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                                 Incr       Path
  --------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                0.00       0.00
  clock network delay (ideal)                                           2.50       2.50
  U0_SRAM/CK (MSL18B_1536X8_RW10TM4_16_20221107)                        0.00       2.50 r
  U0_SRAM/DO[7] (MSL18B_1536X8_RW10TM4_16_20221107) <-                  5.64 *     8.14 r
  U0_CORE/U21/Y (AOI21AX1)                                              0.24 *     8.37 f
  U0_CORE/U27/Y (INVXL)                                                 0.26 *     8.63 r
  U0_CORE/U267/Y (AOI22X1)                                              0.20 *     8.83 f
  U0_CORE/U266/Y (OAI2B11X1)                                            0.28 *     9.11 r
  U0_CORE/u0_mcu/u_cpu/U458/Y (INVX1)                                   0.41 *     9.52 f
  U0_CORE/u0_mcu/u_cpu/U457/Y (AOI21X1)                                 0.52 *    10.04 r
  U0_CORE/u0_mcu/u_cpu/U352/Y (INVX1)                                   0.26 *    10.30 f
  U0_CORE/u0_mcu/u_cpu/U456/Y (OAI22X1)                                 0.64 *    10.94 r
  U0_CORE/u0_mcu/u_cpu/U831/Y (OAI221X1)                                0.70 *    11.64 f
  U0_CORE/u0_mcu/u_cpu/U1776/Y (MUX2XL)                                 0.74 *    12.38 f
  U0_CORE/u0_mpb/U97/Y (OR2X1)                                          0.57 *    12.95 f
  U0_CORE/u0_mpb/U272/Y (AO21XL)                                        0.71 *    13.66 f
  U0_CORE/u0_mpb/U158/Y (GEN3XL)                                        1.46 *    15.12 f
  U0_CORE/u0_mpb/U99/Y (AO21X1)                                         0.70 *    15.82 f
  U0_CORE/u0_mpb/U68/Y (INVX1)                                          0.19 *    16.01 r
  U0_CORE/u0_mpb/U100/Y (NAND32X1)                                      0.32 *    16.34 r
  U0_CORE/u0_mpb/U35/Y (INVX1)                                          0.49 *    16.82 f
  U0_CORE/u0_mpb/U304/Y (AOI222XL)                                      0.96 *    17.78 r
  U0_CORE/u0_mpb/U317/Y (OAI2B11X4)                                     0.83 *    18.60 f
  U0_CORE/u0_regx/U8/Y (INVX3)                                          0.12 *    18.72 r
  U0_CORE/u0_regx/U131/Y (NAND32XL)                                     0.30 *    19.02 r
  U0_CORE/u0_regx/U62/Y (INVXL)                                         0.24 *    19.26 f
  U0_CORE/u0_regx/U51/Y (AND2XL)                                        0.43 *    19.69 f
  U0_CORE/U46/Y (OR2X2)                                                 0.40 *    20.09 f
  U0_CORE/U35/Y (NOR8X1)                                                0.57 *    20.66 r
  U0_CORE/U19/Y (MUX2X1)                                                0.37 *    21.04 r
  U0_CORE/u0_dacmux/U46/Y (BUFX3)                                       0.22 *    21.26 r
  U0_CORE/u0_dacmux/U153/Y (NAND21X1)                                   0.28 *    21.54 r
  U0_CORE/u0_dacmux/U22/Y (INVX3)                                       0.12 *    21.66 f
  U0_CORE/u0_dacmux/U152/Y (AO21X1)                                     0.51 *    22.17 f
  U0_CORE/u0_dacmux/U151/Y (NAND32X1)                                   0.20 *    22.38 r
  U0_CORE/u0_dacmux/U43/Y (INVX2)                                       0.16 *    22.54 f
  U0_CORE/u0_dacmux/u0_shmux/U840/Y (INVX3)                             0.11 *    22.65 r
  U0_CORE/u0_dacmux/u0_shmux/U845/Y (NAND21X4)                          0.12 *    22.76 f
  U0_CORE/u0_dacmux/u0_shmux/U34/Y (INVX2)                              0.09 *    22.85 r
  U0_CORE/u0_dacmux/u0_shmux/U827/Y (NAND32X1)                          0.26 *    23.10 r
  U0_CORE/u0_dacmux/u0_shmux/U828/Y (NAND32X1)                          0.29 *    23.40 r
  U0_CORE/u0_dacmux/u0_shmux/U843/Y (OA222X1)                           0.77 *    24.17 r
  U0_CORE/u0_dacmux/u0_shmux/U8/Y (OAI221X1)                            0.39 *    24.55 f
  U0_CORE/u0_dacmux/u0_shmux/U3/Y (BUFX3)                               0.36 *    24.91 f
  U0_CORE/u0_dacmux/U28/Y (NAND21X1)                                    0.25 *    25.16 f
  U0_CORE/u0_dacmux/U27/Y (INVX2)                                       0.15 *    25.31 r
  U0_CORE/u0_dacmux/U777/Y (NAND21X1)                                   0.15 *    25.46 f
  U0_CORE/u0_dacmux/U799/Y (INVX2)                                      0.13 *    25.59 r
  U0_CORE/u0_dacmux/U805/Y (AO2222X1)                                   0.45 *    26.04 r
  U0_CORE/u0_dacmux/U29/Y (MUX2IX1)                                     0.26 *    26.31 f
  U0_CORE/u0_dacmux/U26/Y (NAND21X1)                                    0.26 *    26.57 r
  U0_CORE/u0_dacmux/U803/Y (NAND2X2)                                    0.16 *    26.73 f
  U0_CORE/u0_dacmux/U789/Y (MUX2IX4)                                    0.21 *    26.94 r
  U0_CORE/u0_dacmux/U278/Y (NAND21X2)                                   0.16 *    27.10 f
  U0_CORE/u0_dacmux/U91/Y (NAND21X2)                                    0.23 *    27.33 r
  U0_CORE/u0_dacmux/u0_dac2sar/U7/Y (INVX3)                             0.20 *    27.53 f
  U0_CORE/u0_dacmux/u0_dac2sar/U9/Y (NAND2X1)                           0.19 *    27.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U89/Y (NOR2X1)                   0.24 *    27.96 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U110/Y (OR2X1)                   0.50 *    28.46 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U109/Y (AOI21BX1)                0.30 *    28.76 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U23/Y (OAI21X1)                  0.34 *    29.11 r
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U96/Y (AOI21X1)                  0.32 *    29.43 f
  U0_CORE/u0_dacmux/u0_dac2sar/add_310/U150/Y (XOR2XL)                  0.39 *    29.83 f
  U0_CORE/u0_dacmux/u0_dac2sar/U27/Y (MUX2X2)                           0.48 *    30.31 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_/D (SDFFRQXL)         0.00 *    30.31 f
  data arrival time                                                               30.31

  clock MCLK (rise edge)                                               50.00      50.00
  clock network delay (ideal)                                           2.50      52.50
  clock reconvergence pessimism                                         0.00      52.50
  clock uncertainty                                                    -0.20      52.30
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_8_/C (SDFFRQXL)                   52.30 r
  library setup time                                                   -0.79 *    51.51
  data required time                                                              51.51
  --------------------------------------------------------------------------------------------
  data required time                                                              51.51
  data arrival time                                                              -30.31
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                     21.20


1
report_timing -path_type full_clock_expanded -nosplit
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by MCLK)
  Path Group: MCLK
  Path Type: max

  Point                                                         Incr       Path
  ------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                   2.50       2.50
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/C (SDFFQX1)         0.00       2.50 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/Q (SDFFQX1)         0.80 *     3.30 r
  U0_CORE/u0_updphy/u0_updprl/U19/Y (INVX1)                     0.15 *     3.45 f
  U0_CORE/u0_updphy/u0_updprl/U40/Y (NAND21X1)                  0.13 *     3.59 r
  U0_CORE/u0_updphy/u0_updprl/U74/Y (INVX1)                     0.16 *     3.74 f
  U0_CORE/u0_updphy/u0_updprl/U21/Y (NAND21X1)                  0.14 *     3.88 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (INVX1)                     0.16 *     4.04 f
  U0_CORE/u0_updphy/u0_updprl/U13/Y (NAND21X1)                  0.14 *     4.18 r
  U0_CORE/u0_updphy/u0_updprl/U22/Y (INVX1)                     0.16 *     4.33 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (NAND21X1)                  0.14 *     4.47 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (INVX1)                     0.16 *     4.63 f
  U0_CORE/u0_updphy/u0_updprl/U17/Y (NAND21X1)                  0.14 *     4.76 r
  U0_CORE/u0_updphy/u0_updprl/U16/Y (INVX1)                     0.16 *     4.92 f
  U0_CORE/u0_updphy/u0_updprl/U23/Y (NAND21X1)                  0.14 *     5.06 r
  U0_CORE/u0_updphy/u0_updprl/U18/Y (INVX1)                     0.16 *     5.21 f
  U0_CORE/u0_updphy/u0_updprl/U25/Y (NAND21X1)                  0.14 *     5.36 r
  U0_CORE/u0_updphy/u0_updprl/U24/Y (INVX1)                     0.16 *     5.51 f
  U0_CORE/u0_updphy/u0_updprl/U27/Y (NAND21X1)                  0.13 *     5.64 r
  U0_CORE/u0_updphy/u0_updprl/U26/Y (INVX1)                     0.18 *     5.82 f
  U0_CORE/u0_updphy/u0_updprl/U70/Y (AO21X1)                    0.49 *     6.31 f
  U0_CORE/u0_updphy/U6/Y (MUX2X1)                               0.45 *     6.76 f
  U0_CORE/u0_updphy/u0_phytx/U124/Y (INVX1)                     0.14 *     6.90 r
  U0_CORE/u0_updphy/u0_phytx/U234/Y (NAND21X1)                  0.26 *     7.16 r
  U0_CORE/u0_updphy/u0_phytx/U232/Y (OA21X1)                    0.31 *     7.47 r
  U0_CORE/u0_updphy/u0_phytx/U35/Y (GEN2X1)                     0.75 *     8.22 r
  U0_CORE/u0_updphy/u0_phytx/U123/Y (INVX1)                     0.28 *     8.50 f
  U0_CORE/u0_updphy/u0_phytx/U21/Y (GEN2X1)                     0.54 *     9.04 f
  U0_CORE/u0_updphy/u0_phytx/U3/Y (BUFX1)                       0.25 *     9.29 f
  U0_CORE/u0_updphy/u0_phytx/U34/Y (XOR2X1)                     0.35 *     9.64 f
  U0_CORE/u0_updphy/u0_phytx/U125/Y (INVX1)                     0.26 *     9.90 r
  U0_CORE/u0_updphy/u0_phytx/U9/Y (NAND31X1)                    0.24 *    10.15 f
  U0_CORE/u0_updphy/u0_phytx/U122/Y (NAND32X1)                  0.44 *    10.58 f
  U0_CORE/u0_updphy/u0_phytx/U77/Y (INVX1)                      0.20 *    10.78 r
  U0_CORE/u0_updphy/u0_phytx/U6/Y (NAND5XL)                     0.57 *    11.35 f
  U0_CORE/u0_updphy/u0_phytx/U236/Y (NOR6XL)                    0.67 *    12.02 r
  U0_CORE/u0_updphy/u0_phytx/U235/Y (NAND6XL)                   0.67 *    12.69 f
  U0_CORE/u0_updphy/u0_phytx/U7/Y (NAND21X1)                    0.17 *    12.86 r
  U0_CORE/u0_updphy/U32/Y (AND2X1)                              0.24 *    13.10 r
  U0_CORE/u0_updphy/u0_updprl/U62/Y (NAND21X1)                  0.14 *    13.24 f
  U0_CORE/u0_updphy/u0_updprl/U72/Y (OAI22X1)                   0.39 *    13.63 r
  U0_CORE/u0_mpb/U53/Y (INVXL)                                  0.26 *    13.90 f
  U0_CORE/u0_mpb/U5/Y (NAND21X1)                                0.22 *    14.12 r
  U0_CORE/u0_mpb/U8/Y (MUX2IX2)                                 0.21 *    14.32 f
  U0_CORE/u0_mpb/U59/Y (AO21XL)                                 0.84 *    15.16 f
  U0_CORE/u0_mpb/U56/Y (OR2X2)                                  0.52 *    15.68 f
  U0_CORE/u0_mpb/U152/Y (NAND43X1)                              0.63 *    16.30 f
  U0_CORE/u0_mpb/U95/Y (INVX1)                                  0.15 *    16.45 r
  U0_CORE/u0_mpb/U157/Y (AOI21X1)                               0.13 *    16.57 f
  U0_CORE/u0_mpb/U9/Y (NOR2X1)                                  0.25 *    16.83 r
  U0_CORE/u0_mcu/u_cpu/U790/Y (NAND21X1)                        0.30 *    17.13 r
  U0_CORE/u0_mcu/u_cpu/U35/Y (NAND42X1)                         0.20 *    17.33 f
  U0_CORE/u0_mcu/u_cpu/U446/Y (INVX1)                           0.23 *    17.56 r
  U0_CORE/u0_mcu/u_cpu/U1752/Y (AND2X1)                         0.26 *    17.82 r
  U0_CORE/u0_mcu/U83/Y (NAND21X1)                               0.11 *    17.93 f
  U0_CORE/u0_mcu/U9/Y (INVX1)                                   0.10 *    18.03 r
  U0_CORE/u0_mcu/U25/Y (AO21XL)                                 0.52 *    18.55 r
  U0_CORE/u0_regbank/U400/Y (NAND21X1)                          0.21 *    18.77 f
  U0_CORE/u0_regbank/U359/Y (NAND32X1)                          0.43 *    19.19 f
  U0_CORE/u0_regbank/U8/Y (NOR3X1)                              0.31 *    19.50 r
  U0_CORE/u0_regbank/U475/Y (AND3X1)                            0.36 *    19.86 r
  U0_CORE/U11/Y (AND2X1)                                        0.25 *    20.12 r
  U0_CORE/u0_ictlr/U37/Y (NAND21X1)                             0.31 *    20.43 r
  U0_CORE/u0_ictlr/U169/Y (INVX1)                               0.22 *    20.65 f
  U0_CORE/u0_ictlr/U6/Y (NOR21XL)                               0.31 *    20.96 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQXL)                     0.00 *    20.96 f
  data arrival time                                                       20.96

  clock MCLK (fall edge)                                       25.00      25.00
  clock network delay (ideal)                                   2.50      27.50
  clock reconvergence pessimism                                 0.00      27.50
  clock uncertainty                                            -0.20      27.30
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQXL)                              27.30 f
  library setup time                                           -0.91 *    26.39
  data required time                                                      26.39
  ------------------------------------------------------------------------------------
  data required time                                                      26.39
  data arrival time                                                      -20.96
  ------------------------------------------------------------------------------------
  slack (MET)                                                              5.43


1
report_timing -path_type full_clock_expanded -nosplit -delay_type min
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************


  Startpoint: U0_CORE/u0_regbank/drstz_reg_1_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_
               (removal check against rising-edge clock MCLK)
  Path Group: **async_default**
  Path Type: min

  Point                                                                  Incr       Path
  ---------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                 0.00       0.00
  clock network delay (ideal)                                            2.50       2.50
  U0_CORE/u0_regbank/drstz_reg_1_/C (SDFFRQX1)                           0.00       2.50 r
  U0_CORE/u0_regbank/drstz_reg_1_/Q (SDFFRQX1)                           0.75 *     3.25 r
  U0_CORE/u0_regbank/U513/Y (INVX1)                                      0.16 *     3.42 f
  U0_CORE/u0_regbank/U434/Y (OAI21X1)                                    0.22 *     3.64 r
  U0_CORE/U175/Y (INVX1)                                                 0.00 *     3.64 f
  U0_CORE/U108/Y (INVX1)                                                 0.00 *     3.64 r
  U0_CORE/u0_dacmux/U201/Y (INVX1)                                       0.00 *     3.64 f
  U0_CORE/u0_dacmux/U172/Y (INVX1)                                       0.00 *     3.64 r
  U0_CORE/u0_dacmux/u0_dac2sar/U31/Y (INVX1)                             0.00 *     3.64 f
  U0_CORE/u0_dacmux/u0_dac2sar/U30/Y (INVX1)                             0.00 *     3.64 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_/XR (SDFFRQXL)         0.00 *     3.64 r
  data arrival time                                                                 3.64

  clock MCLK (rise edge)                                                 0.00       0.00
  clock network delay (ideal)                                            2.50       2.50
  clock reconvergence pessimism                                          0.00       2.50
  clock uncertainty                                                      0.20       2.70
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_0_/C (SDFFRQXL)                     2.70 r
  library removal time                                                   0.45 *     3.15
  data required time                                                                3.15
  ---------------------------------------------------------------------------------------------
  data required time                                                                3.15
  data arrival time                                                                -3.64
  ---------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.49


1
#  set power_enable_analysis true
#  report_power ;# Information: Checked out license 'PrimeTime-PX' (PT-019)
setclock1 50
Information: Abandoning fast timing updates. (PTE-018)
Warning: Creating a clock source on inout port 'GPIO3'. (UITE-123)
1
report_timing -path_type full_clock_expanded -nosplit
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/D0 and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/S and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/D0 and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/S and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/D0 and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by TCLK)
  Path Group: TCLK
  Path Type: max

  Point                                                         Incr       Path
  ------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                   5.00       5.00
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/C (SDFFQX1)         0.00       5.00 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_0_/Q (SDFFQX1)         0.80 *     5.80 r
  U0_CORE/u0_updphy/u0_updprl/U19/Y (INVX1)                     0.15 *     5.95 f
  U0_CORE/u0_updphy/u0_updprl/U40/Y (NAND21X1)                  0.13 *     6.09 r
  U0_CORE/u0_updphy/u0_updprl/U74/Y (INVX1)                     0.16 *     6.24 f
  U0_CORE/u0_updphy/u0_updprl/U21/Y (NAND21X1)                  0.14 *     6.38 r
  U0_CORE/u0_updphy/u0_updprl/U20/Y (INVX1)                     0.16 *     6.54 f
  U0_CORE/u0_updphy/u0_updprl/U13/Y (NAND21X1)                  0.14 *     6.68 r
  U0_CORE/u0_updphy/u0_updprl/U22/Y (INVX1)                     0.16 *     6.83 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (NAND21X1)                  0.14 *     6.97 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (INVX1)                     0.16 *     7.13 f
  U0_CORE/u0_updphy/u0_updprl/U17/Y (NAND21X1)                  0.14 *     7.26 r
  U0_CORE/u0_updphy/u0_updprl/U16/Y (INVX1)                     0.16 *     7.42 f
  U0_CORE/u0_updphy/u0_updprl/U23/Y (NAND21X1)                  0.14 *     7.56 r
  U0_CORE/u0_updphy/u0_updprl/U18/Y (INVX1)                     0.16 *     7.71 f
  U0_CORE/u0_updphy/u0_updprl/U25/Y (NAND21X1)                  0.14 *     7.86 r
  U0_CORE/u0_updphy/u0_updprl/U24/Y (INVX1)                     0.16 *     8.01 f
  U0_CORE/u0_updphy/u0_updprl/U27/Y (NAND21X1)                  0.13 *     8.14 r
  U0_CORE/u0_updphy/u0_updprl/U26/Y (INVX1)                     0.18 *     8.32 f
  U0_CORE/u0_updphy/u0_updprl/U70/Y (AO21X1)                    0.49 *     8.81 f
  U0_CORE/u0_updphy/U6/Y (MUX2X1)                               0.45 *     9.26 f
  U0_CORE/u0_updphy/u0_phytx/U124/Y (INVX1)                     0.14 *     9.40 r
  U0_CORE/u0_updphy/u0_phytx/U234/Y (NAND21X1)                  0.26 *     9.66 r
  U0_CORE/u0_updphy/u0_phytx/U232/Y (OA21X1)                    0.31 *     9.97 r
  U0_CORE/u0_updphy/u0_phytx/U35/Y (GEN2X1)                     0.75 *    10.72 r
  U0_CORE/u0_updphy/u0_phytx/U123/Y (INVX1)                     0.28 *    11.00 f
  U0_CORE/u0_updphy/u0_phytx/U21/Y (GEN2X1)                     0.54 *    11.54 f
  U0_CORE/u0_updphy/u0_phytx/U3/Y (BUFX1)                       0.25 *    11.79 f
  U0_CORE/u0_updphy/u0_phytx/U34/Y (XOR2X1)                     0.35 *    12.14 f
  U0_CORE/u0_updphy/u0_phytx/U125/Y (INVX1)                     0.26 *    12.40 r
  U0_CORE/u0_updphy/u0_phytx/U9/Y (NAND31X1)                    0.24 *    12.65 f
  U0_CORE/u0_updphy/u0_phytx/U122/Y (NAND32X1)                  0.44 *    13.08 f
  U0_CORE/u0_updphy/u0_phytx/U77/Y (INVX1)                      0.20 *    13.28 r
  U0_CORE/u0_updphy/u0_phytx/U6/Y (NAND5XL)                     0.57 *    13.85 f
  U0_CORE/u0_updphy/u0_phytx/U236/Y (NOR6XL)                    0.67 *    14.52 r
  U0_CORE/u0_updphy/u0_phytx/U235/Y (NAND6XL)                   0.67 *    15.19 f
  U0_CORE/u0_updphy/u0_phytx/U7/Y (NAND21X1)                    0.17 *    15.36 r
  U0_CORE/u0_updphy/U32/Y (AND2X1)                              0.24 *    15.60 r
  U0_CORE/u0_updphy/u0_updprl/U62/Y (NAND21X1)                  0.14 *    15.74 f
  U0_CORE/u0_updphy/u0_updprl/U72/Y (OAI22X1)                   0.39 *    16.13 r
  U0_CORE/u0_mpb/U53/Y (INVXL)                                  0.26 *    16.40 f
  U0_CORE/u0_mpb/U5/Y (NAND21X1)                                0.22 *    16.62 r
  U0_CORE/u0_mpb/U8/Y (MUX2IX2)                                 0.21 *    16.82 f
  U0_CORE/u0_mpb/U59/Y (AO21XL)                                 0.84 *    17.66 f
  U0_CORE/u0_mpb/U56/Y (OR2X2)                                  0.52 *    18.18 f
  U0_CORE/u0_mpb/U152/Y (NAND43X1)                              0.63 *    18.80 f
  U0_CORE/u0_mpb/U95/Y (INVX1)                                  0.15 *    18.95 r
  U0_CORE/u0_mpb/U157/Y (AOI21X1)                               0.13 *    19.07 f
  U0_CORE/u0_mpb/U9/Y (NOR2X1)                                  0.25 *    19.33 r
  U0_CORE/u0_mcu/u_cpu/U790/Y (NAND21X1)                        0.30 *    19.63 r
  U0_CORE/u0_mcu/u_cpu/U35/Y (NAND42X1)                         0.20 *    19.83 f
  U0_CORE/u0_mcu/u_cpu/U446/Y (INVX1)                           0.23 *    20.06 r
  U0_CORE/u0_mcu/u_cpu/U1752/Y (AND2X1)                         0.26 *    20.32 r
  U0_CORE/u0_mcu/U83/Y (NAND21X1)                               0.11 *    20.43 f
  U0_CORE/u0_mcu/U9/Y (INVX1)                                   0.10 *    20.53 r
  U0_CORE/u0_mcu/U25/Y (AO21XL)                                 0.52 *    21.05 r
  U0_CORE/u0_regbank/U400/Y (NAND21X1)                          0.21 *    21.27 f
  U0_CORE/u0_regbank/U359/Y (NAND32X1)                          0.43 *    21.69 f
  U0_CORE/u0_regbank/U8/Y (NOR3X1)                              0.31 *    22.00 r
  U0_CORE/u0_regbank/U475/Y (AND3X1)                            0.36 *    22.36 r
  U0_CORE/U11/Y (AND2X1)                                        0.25 *    22.62 r
  U0_CORE/u0_ictlr/U37/Y (NAND21X1)                             0.31 *    22.93 r
  U0_CORE/u0_ictlr/U169/Y (INVX1)                               0.22 *    23.15 f
  U0_CORE/u0_ictlr/U6/Y (NOR21XL)                               0.31 *    23.46 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQXL)                     0.00 *    23.46 f
  data arrival time                                                       23.46

  clock TCLK (fall edge)                                       25.00      25.00
  clock network delay (ideal)                                   5.00      30.00
  clock reconvergence pessimism                                 0.00      30.00
  clock uncertainty                                            -0.20      29.80
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQXL)                              29.80 f
  library setup time                                           -0.91 *    28.89
  data required time                                                      28.89
  ------------------------------------------------------------------------------------
  data required time                                                      28.89
  data arrival time                                                      -23.46
  ------------------------------------------------------------------------------------
  slack (MET)                                                              5.43


1
report_timing -path_type full_clock_expanded -nosplit -delay_type min
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************


  Startpoint: U0_CORE/u0_regx/d_we16_reg
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_regx/lt_aswk_reg_0_
               (removal check against rising-edge clock TCLK)
  Path Group: **async_default**
  Path Type: min

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock TCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                          5.00       5.00
  U0_CORE/u0_regx/d_we16_reg/C (SDFFQX1)               0.00       5.00 r
  U0_CORE/u0_regx/d_we16_reg/Q (SDFFQX1)               0.63 *     5.63 f
  U0_CORE/u0_regx/U166/Y (INVX1)                       0.09 *     5.73 r
  U0_CORE/u0_regx/U165/Y (OA21X1)                      0.53 *     6.25 r
  U0_CORE/u0_regx/lt_aswk_reg_0_/XR (SDFFRQX1)         0.00 *     6.25 r
  data arrival time                                               6.25

  clock TCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                          5.00       5.00
  clock reconvergence pessimism                        0.00       5.00
  clock uncertainty                                    0.20       5.20
  U0_CORE/u0_regx/lt_aswk_reg_0_/C (SDFFRQX1)                     5.20 r
  library removal time                                 0.65 *     5.85
  data required time                                              5.85
  ---------------------------------------------------------------------------
  data required time                                              5.85
  data arrival time                                              -6.25
  ---------------------------------------------------------------------------
  slack (MET)                                                     0.41


1
set output_list [ get_ports { GPIO4 GPIO5 } ]
{"GPIO4", "GPIO5"}
set_output_delay 0 -clock TCLK $output_list
1
foreach_in_collection pp $output_list {
      report_timing -nosplit -delay max -path end -to $pp
      report_timing -nosplit -delay min -path end -to $pp
   }
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                      24.47 f*       54.80         0.00    30.33

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                       8.46 r*        5.20         0.00     3.26

****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                      24.22 f*       54.80         0.00    30.58

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                       8.78 r*        5.20         0.00     3.58

set input_list [ get_ports { SDA SCL GPIO1 } ]
{"SDA", "SCL", "GPIO1"}
set_input_delay 0 -clock TCLK $input_list
1
foreach_in_collection pp $input_list {
      puts [ get_object_name $pp ]
      report_timing -nosplit -delay max -path end -from $pp
      report_timing -nosplit -delay min -path end -from $pp
   }
SDA
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_cpu/cpu_resume_ff1_reg/D (SDFFQX1)    10.21 r*    54.22     0.00    44.01

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_isr/ien0_reg_reg_0_/SIN (SDFFQX1)     6.49 r*     4.87     0.00     1.62

SCL
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg/SIN (SDFFNQX1)     6.80 f*    28.70     0.00    21.91

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_0_/D (SDFFQX1)     6.84 r*     4.83     0.00     2.02

GPIO1
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_ictlr/ck_n_reg_0_/SMC (SDFFNQXL)     7.16 f*    29.02     0.00    21.86

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Tue Mar 28 18:29:41 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_updphy/u0_sqlch_db/clk_gate_db_cnt_reg/latch/SE (CLKDLXL)     6.63 r*     5.02     0.00     1.61

#  exit
Information: Defining new variable 'set_net'. (CMD-041)
Information: Defining new variable 'pp'. (CMD-041)
Information: Defining new variable 'set_sdf'. (CMD-041)
Information: Defining new variable 'output_list'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'set_top'. (CMD-041)
Information: Defining new variable 'PJ_PATH'. (CMD-041)
Information: Defining new variable 'input_list'. (CMD-041)
pt_shell> quit

Timing updates: 5 (5 implicit, 0 explicit) (2 incremental, 2 full, 1 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 609.05 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 20 seconds
Diagnostics summary: 57 errors, 16 warnings, 38 informationals

Thank you for using pt_shell!
