[
  { "BlackBox" :
    { "name" : "NDP.Primitive.ClockStrobe.clockStrobe#"
    , "type" :
"clockStrobe# :: ( HasCallStack                              -- ARG[0]
                 , KnownNat period                           -- ARG[1]
                 , KnownNat stretch                          -- ARG[2]
                 , fastDomain ~ ('Dom fast period)           -- ARG[3]
                 , slowDomain ~ ('Dom slow (period*stretch)) -- ARG[4]
              => Clock fastDomain gated1                     -- ARG[5]
              -> Clock slowDomain  gated2                    -- ARG[6]
              -> SNat offset                                 -- ARG[7]
              -> Signal fastDomain Bool"
    , "templateD" :
"-- clockStrobe# begin
~GENSYM[~COMPNAME_clockStrobe][0] : block
  signal ~GENSYM[synced_clk][1] : ~TYP[6];
  signal ~GENSYM[prev_clk][2] : ~TYP[6];
begin
  -- synchronise the slow clock
  process(~ARG[5])
  begin
    if rising_edge(~ARG[5]) then
      ~SYM[1] <= ~ARG[6];
    enf if;
  end process;

  -- delay the slow clock
  process(~ARG[5])
  begin
    if rising_edge(~ARG[5] then
      ~SYM[2] <= ~SYM[1];
    end if;
  end process;

  -- find the rising edge
  ~RESULT <= (NOT ~SYM[2]) AND ~SYM[1];
end block;
-- clockStrobe# end"
    }
  }
]
