===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.2193 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5670 ( 11.3%)    4.5670 ( 16.2%)  FIR Parser
   23.9313 ( 59.0%)   14.4521 ( 51.2%)  'firrtl.circuit' Pipeline
    2.8485 (  7.0%)    1.5960 (  5.7%)    'firrtl.module' Pipeline
    2.5397 (  6.3%)    1.4266 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3087 (  0.8%)    0.1694 (  0.6%)      LowerCHIRRTL
    0.2834 (  0.7%)    0.2834 (  1.0%)    InferWidths
    1.3438 (  3.3%)    1.3438 (  4.8%)    InferResets
    0.0772 (  0.2%)    0.0772 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0891 (  0.2%)    0.0891 (  0.3%)    PrefixModules
    1.4667 (  3.6%)    1.4667 (  5.2%)    LowerFIRRTLTypes
   10.4960 ( 25.9%)    5.8134 ( 20.6%)    'firrtl.module' Pipeline
    3.4188 (  8.4%)    1.8824 (  6.7%)      ExpandWhens
    7.0771 ( 17.4%)    3.9309 ( 13.9%)      Canonicalizer
    0.2970 (  0.7%)    0.2970 (  1.1%)    Inliner
    1.0735 (  2.6%)    1.0735 (  3.8%)    IMConstProp
    0.0440 (  0.1%)    0.0440 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.6301 (  8.9%)    2.0700 (  7.3%)    'firrtl.module' Pipeline
    3.6301 (  8.9%)    2.0699 (  7.3%)      Canonicalizer
    0.2549 (  0.6%)    0.2549 (  0.9%)    CreateSiFiveMetadata
    0.1526 (  0.4%)    0.1526 (  0.5%)    EmitOMIR
    0.0418 (  0.1%)    0.0418 (  0.1%)      (A) circt::firrtl::InstanceGraph
    1.9621 (  4.8%)    1.9621 (  7.0%)  LowerFIRRTLToHW
    1.0371 (  2.6%)    1.0371 (  3.7%)  HWMemSimImpl
    5.4910 ( 13.5%)    2.8881 ( 10.2%)  'hw.module' Pipeline
    0.1532 (  0.4%)    0.0820 (  0.3%)    HWCleanup
    1.6896 (  4.2%)    0.9188 (  3.3%)    CSE
    0.0056 (  0.0%)    0.0029 (  0.0%)      (A) DominanceInfo
    2.2799 (  5.6%)    1.1443 (  4.1%)    Canonicalizer
    0.0165 (  0.0%)    0.0085 (  0.0%)    HWLegalizeModules
    1.2900 (  3.2%)    0.7037 (  2.5%)    PrettifyVerilog
    3.2971 (  8.1%)    3.2971 ( 11.7%)  ExportVerilog
    0.0037 (  0.0%)    0.0037 (  0.0%)  Rest
   40.5867 (100.0%)   28.2193 (100.0%)  Total

{
  totalTime: 28.258,
  maxMemory: 912977920
}
