

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Mon Oct  7 15:43:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.609 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   330038|   330038|  1.099 ms|  1.099 ms|  330038|  330038|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop8_loop9_loop10  |   330036|   330036|        38|          1|          1|  330000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      437|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    14752|     8930|    -|
|Memory               |       84|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     5229|      576|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       84|   160|    19981|    10033|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|     5|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U24  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U25  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U26  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U27  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U28  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U29  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U30  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U31  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U32  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U46   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U53   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U57   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U58   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U64   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_5ns_9ns_13_1_1_U65              |mul_5ns_9ns_13_1_1              |        0|   0|    0|   49|    0|
    |mul_6ns_9ns_14_1_1_U66              |mul_6ns_9ns_14_1_1              |        0|   0|    0|   49|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 160|14752| 8930|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v26_U    |node2_v26_RAM_AUTO_1R1W  |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |v26_1_U  |node2_v26_RAM_AUTO_1R1W  |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |v26_2_U  |node2_v26_RAM_AUTO_1R1W  |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |v26_3_U  |node2_v26_RAM_AUTO_1R1W  |       21|  0|   0|    0|  11000|   32|     1|       352000|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                         |       84|  0|   0|    0|  44000|  128|     4|      1408000|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_1241_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln81_fu_1250_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln82_1_fu_1270_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln82_fu_1334_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_1376_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln90_fu_1447_p2                 |         +|   0|  0|  20|          13|          13|
    |add_ln94_fu_1550_p2                 |         +|   0|  0|  21|          14|          14|
    |empty_7_fu_1419_p2                  |         +|   0|  0|  17|          11|          11|
    |empty_fu_1413_p2                    |         -|   0|  0|  17|          11|          11|
    |and_ln81_fu_1328_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter37  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_1434_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp60_7_fu_1439_p2                  |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln81_fu_1235_p2                |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln82_fu_1256_p2                |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln83_fu_1322_p2                |      icmp|   0|  0|  15|           8|           7|
    |or_ln81_fu_1312_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln82_1_fu_1346_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln82_fu_1340_p2                  |        or|   0|  0|   2|           1|           1|
    |add50102105112_fu_1946_p3           |    select|   0|  0|  32|           1|          32|
    |add50_123107110_fu_1951_p3          |    select|   0|  0|  32|           1|          32|
    |add50_248114_fu_1941_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln81_1_fu_1262_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln81_fu_1305_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln82_1_fu_1359_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln82_2_fu_1276_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln82_fu_1351_p3              |    select|   0|  0|   8|           1|           1|
    |v35_3_fu_1934_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln81_fu_1317_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 437|         172|         222|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten108_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   14|         28|
    |ap_sig_allocacmp_v27_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v28_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_v29_load                |   9|          2|    8|         16|
    |indvar_flatten108_fu_176                 |   9|          2|   19|         38|
    |indvar_flatten_fu_168                    |   9|          2|   14|         28|
    |v27_fu_172                               |   9|          2|    5|         10|
    |v28_fu_164                               |   9|          2|    6|         12|
    |v29_fu_160                               |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|  104|        208|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add50102105112_reg_2889                           |  32|   0|   32|          0|
    |add50_123107110_reg_2894                          |  32|   0|   32|          0|
    |add50_248114_reg_2884                             |  32|   0|   32|          0|
    |add_ln94_reg_2397                                 |  14|   0|   14|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp34_reg_2297                                    |   1|   0|    1|          0|
    |cmp60_7_reg_2305                                  |   1|   0|    1|          0|
    |icmp_ln81_reg_2199                                |   1|   0|    1|          0|
    |icmp_ln82_reg_2203                                |   1|   0|    1|          0|
    |indvar_flatten108_fu_176                          |  19|   0|   19|          0|
    |indvar_flatten_fu_168                             |  14|   0|   14|          0|
    |mul_ln90_reg_2236                                 |  13|   0|   13|          0|
    |or_ln82_reg_2219                                  |   1|   0|    1|          0|
    |p_cast_reg_2241                                   |  11|   0|   64|         53|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln81_1_reg_2211                            |   5|   0|    5|          0|
    |select_ln81_1_reg_2211_pp0_iter1_reg              |   5|   0|    5|          0|
    |select_ln82_1_reg_2229                            |   6|   0|    6|          0|
    |select_ln82_reg_2223                              |   8|   0|    8|          0|
    |tmp10_reg_3059                                    |  32|   0|   32|          0|
    |tmp11_reg_3109                                    |  32|   0|   32|          0|
    |tmp12_reg_3064                                    |  32|   0|   32|          0|
    |tmp13_reg_3069                                    |  32|   0|   32|          0|
    |tmp14_reg_3114                                    |  32|   0|   32|          0|
    |tmp15_reg_3074                                    |  32|   0|   32|          0|
    |tmp16_reg_3079                                    |  32|   0|   32|          0|
    |tmp17_reg_3119                                    |  32|   0|   32|          0|
    |tmp18_reg_3004                                    |  32|   0|   32|          0|
    |tmp19_reg_3009                                    |  32|   0|   32|          0|
    |tmp1_reg_3029                                     |  32|   0|   32|          0|
    |tmp20_reg_3084                                    |  32|   0|   32|          0|
    |tmp21_reg_3014                                    |  32|   0|   32|          0|
    |tmp22_reg_2879                                    |  32|   0|   32|          0|
    |tmp23_reg_3019                                    |  32|   0|   32|          0|
    |tmp24_reg_3089                                    |  32|   0|   32|          0|
    |tmp2_reg_3094                                     |  32|   0|   32|          0|
    |tmp3_reg_3034                                     |  32|   0|   32|          0|
    |tmp4_reg_3039                                     |  32|   0|   32|          0|
    |tmp5_reg_3099                                     |  32|   0|   32|          0|
    |tmp6_reg_3044                                     |  32|   0|   32|          0|
    |tmp7_reg_3049                                     |  32|   0|   32|          0|
    |tmp8_reg_3104                                     |  32|   0|   32|          0|
    |tmp9_reg_3054                                     |  32|   0|   32|          0|
    |tmp_reg_3024                                      |  32|   0|   32|          0|
    |v26_1_addr_reg_2408                               |  14|   0|   14|          0|
    |v26_2_addr_reg_2414                               |  14|   0|   14|          0|
    |v26_3_addr_reg_2420                               |  14|   0|   14|          0|
    |v26_addr_reg_2402                                 |  14|   0|   14|          0|
    |v27_fu_172                                        |   5|   0|    5|          0|
    |v28_fu_164                                        |   6|   0|    6|          0|
    |v29_fu_160                                        |   8|   0|    8|          0|
    |v34_1_reg_2381                                    |  32|   0|   32|          0|
    |v34_2_reg_2684                                    |  32|   0|   32|          0|
    |v34_3_reg_2692                                    |  32|   0|   32|          0|
    |v34_4_reg_2700                                    |  32|   0|   32|          0|
    |v34_5_reg_2708                                    |  32|   0|   32|          0|
    |v34_6_reg_2716                                    |  32|   0|   32|          0|
    |v34_7_reg_2389                                    |  32|   0|   32|          0|
    |v34_reg_2373                                      |  32|   0|   32|          0|
    |v35_3_reg_2844                                    |  32|   0|   32|          0|
    |v35_7_reg_2449                                    |  32|   0|   32|          0|
    |v35_8_reg_2454                                    |  32|   0|   32|          0|
    |v35_reg_2444                                      |  32|   0|   32|          0|
    |v36_10_reg_2924                                   |  32|   0|   32|          0|
    |v36_11_reg_2854                                   |  32|   0|   32|          0|
    |v36_12_reg_2929                                   |  32|   0|   32|          0|
    |v36_13_reg_2934                                   |  32|   0|   32|          0|
    |v36_14_reg_2939                                   |  32|   0|   32|          0|
    |v36_15_reg_2859                                   |  32|   0|   32|          0|
    |v36_16_reg_2944                                   |  32|   0|   32|          0|
    |v36_17_reg_2949                                   |  32|   0|   32|          0|
    |v36_18_reg_2954                                   |  32|   0|   32|          0|
    |v36_19_reg_2864                                   |  32|   0|   32|          0|
    |v36_1_reg_2432                                    |  32|   0|   32|          0|
    |v36_20_reg_2959                                   |  32|   0|   32|          0|
    |v36_21_reg_2964                                   |  32|   0|   32|          0|
    |v36_22_reg_2969                                   |  32|   0|   32|          0|
    |v36_23_reg_2869                                   |  32|   0|   32|          0|
    |v36_24_reg_2974                                   |  32|   0|   32|          0|
    |v36_25_reg_2979                                   |  32|   0|   32|          0|
    |v36_26_reg_2984                                   |  32|   0|   32|          0|
    |v36_27_reg_2874                                   |  32|   0|   32|          0|
    |v36_28_reg_2989                                   |  32|   0|   32|          0|
    |v36_29_reg_2999                                   |  32|   0|   32|          0|
    |v36_2_reg_2438                                    |  32|   0|   32|          0|
    |v36_30_reg_2464                                   |  32|   0|   32|          0|
    |v36_31_reg_2994                                   |  32|   0|   32|          0|
    |v36_3_reg_2849                                    |  32|   0|   32|          0|
    |v36_4_reg_2899                                    |  32|   0|   32|          0|
    |v36_5_reg_2904                                    |  32|   0|   32|          0|
    |v36_6_reg_2909                                    |  32|   0|   32|          0|
    |v36_7_reg_2459                                    |  32|   0|   32|          0|
    |v36_8_reg_2914                                    |  32|   0|   32|          0|
    |v36_9_reg_2919                                    |  32|   0|   32|          0|
    |v36_reg_2426                                      |  32|   0|   32|          0|
    |v37_3_reg_2834                                    |  32|   0|   32|          0|
    |v37_4_reg_2839                                    |  32|   0|   32|          0|
    |v37_5_reg_3130                                    |  32|   0|   32|          0|
    |v37_6_reg_3136                                    |  32|   0|   32|          0|
    |v37_7_reg_3142                                    |  32|   0|   32|          0|
    |v37_8_reg_3124                                    |  32|   0|   32|          0|
    |v37_8_reg_3124_pp0_iter36_reg                     |  32|   0|   32|          0|
    |v37_reg_2829                                      |  32|   0|   32|          0|
    |v39_0_0_load63_fu_304                             |  32|   0|   32|          0|
    |v39_0_1_load55_fu_288                             |  32|   0|   32|          0|
    |v39_0_2_load47_fu_272                             |  32|   0|   32|          0|
    |v39_0_3_load39_fu_256                             |  32|   0|   32|          0|
    |v39_0_4_load31_fu_240                             |  32|   0|   32|          0|
    |v39_0_5_load23_fu_224                             |  32|   0|   32|          0|
    |v39_0_6_load15_fu_208                             |  32|   0|   32|          0|
    |v39_0_7_load7_fu_192                              |  32|   0|   32|          0|
    |v39_1_0_load61_fu_300                             |  32|   0|   32|          0|
    |v39_1_1_load53_fu_284                             |  32|   0|   32|          0|
    |v39_1_2_load45_fu_268                             |  32|   0|   32|          0|
    |v39_1_3_load37_fu_252                             |  32|   0|   32|          0|
    |v39_1_4_load29_fu_236                             |  32|   0|   32|          0|
    |v39_1_5_load21_fu_220                             |  32|   0|   32|          0|
    |v39_1_6_load13_fu_204                             |  32|   0|   32|          0|
    |v39_1_7_load5_fu_188                              |  32|   0|   32|          0|
    |v39_2_0_load59_fu_296                             |  32|   0|   32|          0|
    |v39_2_1_load51_fu_280                             |  32|   0|   32|          0|
    |v39_2_2_load43_fu_264                             |  32|   0|   32|          0|
    |v39_2_3_load35_fu_248                             |  32|   0|   32|          0|
    |v39_2_4_load27_fu_232                             |  32|   0|   32|          0|
    |v39_2_5_load19_fu_216                             |  32|   0|   32|          0|
    |v39_2_6_load11_fu_200                             |  32|   0|   32|          0|
    |v39_2_7_load3_fu_184                              |  32|   0|   32|          0|
    |v39_3_0_load57_fu_292                             |  32|   0|   32|          0|
    |v39_3_1_load49_fu_276                             |  32|   0|   32|          0|
    |v39_3_2_load41_fu_260                             |  32|   0|   32|          0|
    |v39_3_3_load33_fu_244                             |  32|   0|   32|          0|
    |v39_3_4_load25_fu_228                             |  32|   0|   32|          0|
    |v39_3_5_load17_fu_212                             |  32|   0|   32|          0|
    |v39_3_6_load9_fu_196                              |  32|   0|   32|          0|
    |v39_3_7_load1_fu_180                              |  32|   0|   32|          0|
    |v40_0_load_reg_2333                               |  32|   0|   32|          0|
    |v40_1_load_reg_2338                               |  32|   0|   32|          0|
    |v40_2_load_reg_2629                               |  32|   0|   32|          0|
    |v40_3_load_reg_2634                               |  32|   0|   32|          0|
    |v40_4_load_reg_2639                               |  32|   0|   32|          0|
    |v40_5_load_reg_2644                               |  32|   0|   32|          0|
    |v40_6_load_reg_2649                               |  32|   0|   32|          0|
    |v40_7_load_reg_2343                               |  32|   0|   32|          0|
    |zext_ln90_4_reg_2309                              |  13|   0|   64|         51|
    |cmp34_reg_2297                                    |  64|  32|    1|          0|
    |cmp60_7_reg_2305                                  |  64|  32|    1|          0|
    |icmp_ln81_reg_2199                                |  64|  32|    1|          0|
    |or_ln82_reg_2219                                  |  64|  32|    1|          0|
    |p_cast_reg_2241                                   |  64|  32|   64|         53|
    |select_ln82_1_reg_2229                            |  64|  32|    6|          0|
    |select_ln82_reg_2223                              |  64|  32|    8|          0|
    |v26_1_addr_reg_2408                               |  64|  32|   14|          0|
    |v26_2_addr_reg_2414                               |  64|  32|   14|          0|
    |v26_3_addr_reg_2420                               |  64|  32|   14|          0|
    |v26_addr_reg_2402                                 |  64|  32|   14|          0|
    |v34_1_reg_2381                                    |  64|  32|   32|          0|
    |v34_7_reg_2389                                    |  64|  32|   32|          0|
    |v34_reg_2373                                      |  64|  32|   32|          0|
    |v36_1_reg_2432                                    |  64|  32|   32|          0|
    |v36_2_reg_2438                                    |  64|  32|   32|          0|
    |v36_reg_2426                                      |  64|  32|   32|          0|
    |zext_ln90_4_reg_2309                              |  64|  32|   64|         51|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |5229| 576| 4575|        208|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v44_0_din             |  out|   32|     ap_fifo|         v44_0|       pointer|
|v44_0_num_data_valid  |   in|   15|     ap_fifo|         v44_0|       pointer|
|v44_0_fifo_cap        |   in|   15|     ap_fifo|         v44_0|       pointer|
|v44_0_full_n          |   in|    1|     ap_fifo|         v44_0|       pointer|
|v44_0_write           |  out|    1|     ap_fifo|         v44_0|       pointer|
|v44_1_din             |  out|   32|     ap_fifo|         v44_1|       pointer|
|v44_1_num_data_valid  |   in|   15|     ap_fifo|         v44_1|       pointer|
|v44_1_fifo_cap        |   in|   15|     ap_fifo|         v44_1|       pointer|
|v44_1_full_n          |   in|    1|     ap_fifo|         v44_1|       pointer|
|v44_1_write           |  out|    1|     ap_fifo|         v44_1|       pointer|
|v44_2_din             |  out|   32|     ap_fifo|         v44_2|       pointer|
|v44_2_num_data_valid  |   in|   15|     ap_fifo|         v44_2|       pointer|
|v44_2_fifo_cap        |   in|   15|     ap_fifo|         v44_2|       pointer|
|v44_2_full_n          |   in|    1|     ap_fifo|         v44_2|       pointer|
|v44_2_write           |  out|    1|     ap_fifo|         v44_2|       pointer|
|v44_3_din             |  out|   32|     ap_fifo|         v44_3|       pointer|
|v44_3_num_data_valid  |   in|   15|     ap_fifo|         v44_3|       pointer|
|v44_3_fifo_cap        |   in|   15|     ap_fifo|         v44_3|       pointer|
|v44_3_full_n          |   in|    1|     ap_fifo|         v44_3|       pointer|
|v44_3_write           |  out|    1|     ap_fifo|         v44_3|       pointer|
|v40_0_address0        |  out|   13|   ap_memory|         v40_0|         array|
|v40_0_ce0             |  out|    1|   ap_memory|         v40_0|         array|
|v40_0_q0              |   in|   32|   ap_memory|         v40_0|         array|
|v40_1_address0        |  out|   13|   ap_memory|         v40_1|         array|
|v40_1_ce0             |  out|    1|   ap_memory|         v40_1|         array|
|v40_1_q0              |   in|   32|   ap_memory|         v40_1|         array|
|v40_2_address0        |  out|   13|   ap_memory|         v40_2|         array|
|v40_2_ce0             |  out|    1|   ap_memory|         v40_2|         array|
|v40_2_q0              |   in|   32|   ap_memory|         v40_2|         array|
|v40_3_address0        |  out|   13|   ap_memory|         v40_3|         array|
|v40_3_ce0             |  out|    1|   ap_memory|         v40_3|         array|
|v40_3_q0              |   in|   32|   ap_memory|         v40_3|         array|
|v40_4_address0        |  out|   13|   ap_memory|         v40_4|         array|
|v40_4_ce0             |  out|    1|   ap_memory|         v40_4|         array|
|v40_4_q0              |   in|   32|   ap_memory|         v40_4|         array|
|v40_5_address0        |  out|   13|   ap_memory|         v40_5|         array|
|v40_5_ce0             |  out|    1|   ap_memory|         v40_5|         array|
|v40_5_q0              |   in|   32|   ap_memory|         v40_5|         array|
|v40_6_address0        |  out|   13|   ap_memory|         v40_6|         array|
|v40_6_ce0             |  out|    1|   ap_memory|         v40_6|         array|
|v40_6_q0              |   in|   32|   ap_memory|         v40_6|         array|
|v40_7_address0        |  out|   13|   ap_memory|         v40_7|         array|
|v40_7_ce0             |  out|    1|   ap_memory|         v40_7|         array|
|v40_7_q0              |   in|   32|   ap_memory|         v40_7|         array|
|v39_0_0_address0      |  out|   11|   ap_memory|       v39_0_0|         array|
|v39_0_0_ce0           |  out|    1|   ap_memory|       v39_0_0|         array|
|v39_0_0_q0            |   in|   32|   ap_memory|       v39_0_0|         array|
|v39_0_1_address0      |  out|   11|   ap_memory|       v39_0_1|         array|
|v39_0_1_ce0           |  out|    1|   ap_memory|       v39_0_1|         array|
|v39_0_1_q0            |   in|   32|   ap_memory|       v39_0_1|         array|
|v39_0_2_address0      |  out|   11|   ap_memory|       v39_0_2|         array|
|v39_0_2_ce0           |  out|    1|   ap_memory|       v39_0_2|         array|
|v39_0_2_q0            |   in|   32|   ap_memory|       v39_0_2|         array|
|v39_0_3_address0      |  out|   11|   ap_memory|       v39_0_3|         array|
|v39_0_3_ce0           |  out|    1|   ap_memory|       v39_0_3|         array|
|v39_0_3_q0            |   in|   32|   ap_memory|       v39_0_3|         array|
|v39_0_4_address0      |  out|   11|   ap_memory|       v39_0_4|         array|
|v39_0_4_ce0           |  out|    1|   ap_memory|       v39_0_4|         array|
|v39_0_4_q0            |   in|   32|   ap_memory|       v39_0_4|         array|
|v39_0_5_address0      |  out|   11|   ap_memory|       v39_0_5|         array|
|v39_0_5_ce0           |  out|    1|   ap_memory|       v39_0_5|         array|
|v39_0_5_q0            |   in|   32|   ap_memory|       v39_0_5|         array|
|v39_0_6_address0      |  out|   11|   ap_memory|       v39_0_6|         array|
|v39_0_6_ce0           |  out|    1|   ap_memory|       v39_0_6|         array|
|v39_0_6_q0            |   in|   32|   ap_memory|       v39_0_6|         array|
|v39_0_7_address0      |  out|   11|   ap_memory|       v39_0_7|         array|
|v39_0_7_ce0           |  out|    1|   ap_memory|       v39_0_7|         array|
|v39_0_7_q0            |   in|   32|   ap_memory|       v39_0_7|         array|
|v39_1_0_address0      |  out|   11|   ap_memory|       v39_1_0|         array|
|v39_1_0_ce0           |  out|    1|   ap_memory|       v39_1_0|         array|
|v39_1_0_q0            |   in|   32|   ap_memory|       v39_1_0|         array|
|v39_1_1_address0      |  out|   11|   ap_memory|       v39_1_1|         array|
|v39_1_1_ce0           |  out|    1|   ap_memory|       v39_1_1|         array|
|v39_1_1_q0            |   in|   32|   ap_memory|       v39_1_1|         array|
|v39_1_2_address0      |  out|   11|   ap_memory|       v39_1_2|         array|
|v39_1_2_ce0           |  out|    1|   ap_memory|       v39_1_2|         array|
|v39_1_2_q0            |   in|   32|   ap_memory|       v39_1_2|         array|
|v39_1_3_address0      |  out|   11|   ap_memory|       v39_1_3|         array|
|v39_1_3_ce0           |  out|    1|   ap_memory|       v39_1_3|         array|
|v39_1_3_q0            |   in|   32|   ap_memory|       v39_1_3|         array|
|v39_1_4_address0      |  out|   11|   ap_memory|       v39_1_4|         array|
|v39_1_4_ce0           |  out|    1|   ap_memory|       v39_1_4|         array|
|v39_1_4_q0            |   in|   32|   ap_memory|       v39_1_4|         array|
|v39_1_5_address0      |  out|   11|   ap_memory|       v39_1_5|         array|
|v39_1_5_ce0           |  out|    1|   ap_memory|       v39_1_5|         array|
|v39_1_5_q0            |   in|   32|   ap_memory|       v39_1_5|         array|
|v39_1_6_address0      |  out|   11|   ap_memory|       v39_1_6|         array|
|v39_1_6_ce0           |  out|    1|   ap_memory|       v39_1_6|         array|
|v39_1_6_q0            |   in|   32|   ap_memory|       v39_1_6|         array|
|v39_1_7_address0      |  out|   11|   ap_memory|       v39_1_7|         array|
|v39_1_7_ce0           |  out|    1|   ap_memory|       v39_1_7|         array|
|v39_1_7_q0            |   in|   32|   ap_memory|       v39_1_7|         array|
|v39_2_0_address0      |  out|   11|   ap_memory|       v39_2_0|         array|
|v39_2_0_ce0           |  out|    1|   ap_memory|       v39_2_0|         array|
|v39_2_0_q0            |   in|   32|   ap_memory|       v39_2_0|         array|
|v39_2_1_address0      |  out|   11|   ap_memory|       v39_2_1|         array|
|v39_2_1_ce0           |  out|    1|   ap_memory|       v39_2_1|         array|
|v39_2_1_q0            |   in|   32|   ap_memory|       v39_2_1|         array|
|v39_2_2_address0      |  out|   11|   ap_memory|       v39_2_2|         array|
|v39_2_2_ce0           |  out|    1|   ap_memory|       v39_2_2|         array|
|v39_2_2_q0            |   in|   32|   ap_memory|       v39_2_2|         array|
|v39_2_3_address0      |  out|   11|   ap_memory|       v39_2_3|         array|
|v39_2_3_ce0           |  out|    1|   ap_memory|       v39_2_3|         array|
|v39_2_3_q0            |   in|   32|   ap_memory|       v39_2_3|         array|
|v39_2_4_address0      |  out|   11|   ap_memory|       v39_2_4|         array|
|v39_2_4_ce0           |  out|    1|   ap_memory|       v39_2_4|         array|
|v39_2_4_q0            |   in|   32|   ap_memory|       v39_2_4|         array|
|v39_2_5_address0      |  out|   11|   ap_memory|       v39_2_5|         array|
|v39_2_5_ce0           |  out|    1|   ap_memory|       v39_2_5|         array|
|v39_2_5_q0            |   in|   32|   ap_memory|       v39_2_5|         array|
|v39_2_6_address0      |  out|   11|   ap_memory|       v39_2_6|         array|
|v39_2_6_ce0           |  out|    1|   ap_memory|       v39_2_6|         array|
|v39_2_6_q0            |   in|   32|   ap_memory|       v39_2_6|         array|
|v39_2_7_address0      |  out|   11|   ap_memory|       v39_2_7|         array|
|v39_2_7_ce0           |  out|    1|   ap_memory|       v39_2_7|         array|
|v39_2_7_q0            |   in|   32|   ap_memory|       v39_2_7|         array|
|v39_3_0_address0      |  out|   11|   ap_memory|       v39_3_0|         array|
|v39_3_0_ce0           |  out|    1|   ap_memory|       v39_3_0|         array|
|v39_3_0_q0            |   in|   32|   ap_memory|       v39_3_0|         array|
|v39_3_1_address0      |  out|   11|   ap_memory|       v39_3_1|         array|
|v39_3_1_ce0           |  out|    1|   ap_memory|       v39_3_1|         array|
|v39_3_1_q0            |   in|   32|   ap_memory|       v39_3_1|         array|
|v39_3_2_address0      |  out|   11|   ap_memory|       v39_3_2|         array|
|v39_3_2_ce0           |  out|    1|   ap_memory|       v39_3_2|         array|
|v39_3_2_q0            |   in|   32|   ap_memory|       v39_3_2|         array|
|v39_3_3_address0      |  out|   11|   ap_memory|       v39_3_3|         array|
|v39_3_3_ce0           |  out|    1|   ap_memory|       v39_3_3|         array|
|v39_3_3_q0            |   in|   32|   ap_memory|       v39_3_3|         array|
|v39_3_4_address0      |  out|   11|   ap_memory|       v39_3_4|         array|
|v39_3_4_ce0           |  out|    1|   ap_memory|       v39_3_4|         array|
|v39_3_4_q0            |   in|   32|   ap_memory|       v39_3_4|         array|
|v39_3_5_address0      |  out|   11|   ap_memory|       v39_3_5|         array|
|v39_3_5_ce0           |  out|    1|   ap_memory|       v39_3_5|         array|
|v39_3_5_q0            |   in|   32|   ap_memory|       v39_3_5|         array|
|v39_3_6_address0      |  out|   11|   ap_memory|       v39_3_6|         array|
|v39_3_6_ce0           |  out|    1|   ap_memory|       v39_3_6|         array|
|v39_3_6_q0            |   in|   32|   ap_memory|       v39_3_6|         array|
|v39_3_7_address0      |  out|   11|   ap_memory|       v39_3_7|         array|
|v39_3_7_ce0           |  out|    1|   ap_memory|       v39_3_7|         array|
|v39_3_7_q0            |   in|   32|   ap_memory|       v39_3_7|         array|
+----------------------+-----+-----+------------+--------------+--------------+

