<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="PMSA">
    <gui_name language="en">PMSA</gui_name>
    <description language="en">PMSA</description>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hmpuir.html" name="HMPUIR" size="4">
      <gui_name language="en">Hypervisor MPU Type Register</gui_name>
      <description language="en">Identifies the number of regions supported by the EL2-controlled MPU.</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">The number of EL2-controlled MPU regions implemented.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbar.html" name="HPRBAR" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Register</gui_name>
      <description language="en">Provides indirect access to the base address of the EL2-controlled MPU region currently defined by HPRSELR.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR0" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR1" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR2" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR3" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR4" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR5" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR6" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR7" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR8" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR9" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR10" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR11" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR12" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR13" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR14" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR15" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR16" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR17" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR18" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR19" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR20" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR21" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR22" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR23" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR24" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR25" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR26" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR27" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR28" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR29" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR30" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprbarn.html" name="HPRBAR31" size="4">
      <gui_name language="en">Hypervisor Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprenr.html" name="HPRENR" size="4">
      <gui_name language="en">Hypervisor Protection Region Enable Register</gui_name>
      <description language="en">Provides direct access to the HPRLAR.EN bits for EL2-controlled MPU regions 0 to 31.</description>
      <bitField conditional="false" name="ENABLE_bits">
        <gui_name language="en">ENABLE_bits</gui_name>
        <description language="en">An alias of the HPRLAR[31:0].EN bits.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlar.html" name="HPRLAR" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Register</gui_name>
      <description language="en">Provides indirect access to the limit address of the EL2-controlled MPU region currently defined by HPRSELR.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR0" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR1" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR2" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR3" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR4" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR5" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR6" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR7" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR8" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR9" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR10" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR11" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR12" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR13" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR14" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR15" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR16" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR17" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR18" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR19" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR20" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR21" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR22" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR23" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR24" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR25" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR26" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR27" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR28" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR29" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR30" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprlarn.html" name="HPRLAR31" size="4">
      <gui_name language="en">Hypervisor Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL2-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Hyp Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HPRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hprselr.html" name="HPRSELR" size="4">
      <gui_name language="en">Hypervisor Protection Region Selector Register</gui_name>
      <description language="en">Selects the region number for the EL2-controlled MPU region associated with the HPRBAR and HPRLAR registers.</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">The region number, HPRSELR&lt;N:0&gt;, where the value is zero extended if N &lt; 7.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-mpuir.html" name="MPUIR" size="4">
      <gui_name language="en">MPU Type register</gui_name>
      <description language="en">Identifies the number of regions supported by the EL1-controlled MPU...</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">The number of EL1-controlled MPU regions implemented.</description>
        <definition>[15:8]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbar.html" name="PRBAR" size="4">
      <gui_name language="en">Protection Region Base Address Register</gui_name>
      <description language="en">Provides indirect access to the base address of the EL1-controlled MPU region currently defined by PRSELR.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR0" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR1" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR2" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR3" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR4" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR5" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR6" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR7" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR8" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR9" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR10" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR11" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR12" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR13" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR14" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR15" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR16" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR17" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR18" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR19" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR20" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR21" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR22" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR23" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR24" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR25" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR26" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR27" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR28" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR29" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR30" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prbarn.html" name="PRBAR31" size="4">
      <gui_name language="en">Protection Region Base Address Registers</gui_name>
      <description language="en">Provides access to the base addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Address[31:6] concatenated with zeroes to form Address[31:0], the lower inclusive limit used as the base address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_SH_1_0" name="SH_1_0">
        <gui_name language="en">SH_1_0</gui_name>
        <description language="en">Shareability attribute:</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRBAR_n_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions attribute:</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute never.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlar.html" name="PRLAR" size="4">
      <gui_name language="en">Protection Region Limit Address Register</gui_name>
      <description language="en">Provides indirect access to the limit address of the EL1-controlled MPU region currently defined by PRSELR.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR0" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR1" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR2" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR3" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR4" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR5" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR6" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR7" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR8" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR9" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR10" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR11" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR12" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR13" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR14" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR15" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR16" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR17" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR18" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR19" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR20" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR21" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR22" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR23" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR24" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR25" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR26" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR27" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR28" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR29" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR30" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prlarn.html" name="PRLAR31" size="4">
      <gui_name language="en">Protection Region Limit Address Registers</gui_name>
      <description language="en">Provides access to the limit addresses for the first 32 defined EL1-controlled MPU regions.</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Address[31:6] concatenated with the value 0x3F to form Address[31:0], the upper inclusive limit address for the selected memory region.</description>
        <definition>[31:6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_AttrIndx_2_0" name="AttrIndx_2_0">
        <gui_name language="en">AttrIndx_2_0</gui_name>
        <description language="en">Selects attributes from within the associated Memory Attribute Indirection Register:</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="PRLAR_n_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Region enable:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-prselr.html" name="PRSELR" size="4">
      <gui_name language="en">Protection Region Selector Register</gui_name>
      <description language="en">Selects the region number for the EL1-controlled MPU region associated with the PRBAR and PRLAR registers.</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">The region number, PRSELR&lt;N:0&gt;, where the value is zero extended if N &lt; 7.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-vsctlr.html" name="VSCTLR" size="4">
      <gui_name language="en">Virtualization System Control register</gui_name>
      <description language="en">Provides control and configuration information for PMSA virtualization.</description>
      <bitField conditional="false" name="VMID">
        <gui_name language="en">VMID</gui_name>
        <description language="en">Virtual machine identifier.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VSCTLR_S2NIE" name="S2NIE">
        <gui_name language="en">S2NIE</gui_name>
        <description language="en">Stage 2 Normal Interrupt Enable.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VSCTLR_S2DMAD" name="S2DMAD">
        <gui_name language="en">S2DMAD</gui_name>
        <description language="en">Stage 2 Device Multiword Access Disable.</description>
        <definition>[1]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="HPRBAR_SH_1_0">
    <tcf:enumItem description="Non-shareable." name="Non_shareable" number="0"/>
    <tcf:enumItem description="Reserved, CONSTRAINED UNPREDICTABLE." name="Reserved_CONSTRAINED_UNPREDICTABLE" number="1"/>
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRBAR_AP_2_1">
    <tcf:enumItem description="Read/write at EL2, no access at EL1 or EL0." name="Read_write_at_EL2_no_access_at_EL1_or_EL0" number="0"/>
    <tcf:enumItem description="Read/write at EL2, EL1 and EL0." name="Read_write_at_EL2_EL1_and_EL0" number="1"/>
    <tcf:enumItem description="Read-only at EL2, no access at EL1 or EL0." name="Read_only_at_EL2_no_access_at_EL1_or_EL0" number="2"/>
    <tcf:enumItem description="Read-only at EL2, EL1 and EL0." name="Read_only_at_EL2_EL1_and_EL0" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRBAR_n_SH_1_0">
    <tcf:enumItem description="Non-shareable." name="Non_shareable" number="0"/>
    <tcf:enumItem description="Reserved, CONSTRAINED UNPREDICTABLE." name="Reserved_CONSTRAINED_UNPREDICTABLE" number="1"/>
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRBAR_n_AP_2_1">
    <tcf:enumItem description="Read/write at EL2, no access at EL1 or EL0." name="Read_write_at_EL2_no_access_at_EL1_or_EL0" number="0"/>
    <tcf:enumItem description="Read/write at EL2, EL1 and EL0." name="Read_write_at_EL2_EL1_and_EL0" number="1"/>
    <tcf:enumItem description="Read-only at EL2, no access at EL1 or EL0." name="Read_only_at_EL2_no_access_at_EL1_or_EL0" number="2"/>
    <tcf:enumItem description="Read-only at EL2, EL1 and EL0." name="Read_only_at_EL2_EL1_and_EL0" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRLAR_AttrIndx_2_0">
    <tcf:enumItem description="Select the Attr0 field from HMAIR0." name="Select_the_Attr0_field_from_HMAIR0" number="0"/>
    <tcf:enumItem description="Select the Attr1 field from HMAIR0." name="Select_the_Attr1_field_from_HMAIR0" number="1"/>
    <tcf:enumItem description="Select the Attr2 field from HMAIR0." name="Select_the_Attr2_field_from_HMAIR0" number="2"/>
    <tcf:enumItem description="Select the Attr3 field from HMAIR0." name="Select_the_Attr3_field_from_HMAIR0" number="3"/>
    <tcf:enumItem description="Select the Attr4 field from HMAIR1." name="Select_the_Attr4_field_from_HMAIR1" number="4"/>
    <tcf:enumItem description="Select the Attr5 field from HMAIR1." name="Select_the_Attr5_field_from_HMAIR1" number="5"/>
    <tcf:enumItem description="Select the Attr6 field from HMAIR1." name="Select_the_Attr6_field_from_HMAIR1" number="6"/>
    <tcf:enumItem description="Select the Attr7 field from HMAIR1." name="Select_the_Attr7_field_from_HMAIR1" number="7"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRLAR_EN">
    <tcf:enumItem description="Region disabled." name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled." name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRLAR_n_AttrIndx_2_0">
    <tcf:enumItem description="Select the Attr0 field from HMAIR0." name="Select_the_Attr0_field_from_HMAIR0" number="0"/>
    <tcf:enumItem description="Select the Attr1 field from HMAIR0." name="Select_the_Attr1_field_from_HMAIR0" number="1"/>
    <tcf:enumItem description="Select the Attr2 field from HMAIR0." name="Select_the_Attr2_field_from_HMAIR0" number="2"/>
    <tcf:enumItem description="Select the Attr3 field from HMAIR0." name="Select_the_Attr3_field_from_HMAIR0" number="3"/>
    <tcf:enumItem description="Select the Attr4 field from HMAIR1." name="Select_the_Attr4_field_from_HMAIR1" number="4"/>
    <tcf:enumItem description="Select the Attr5 field from HMAIR1." name="Select_the_Attr5_field_from_HMAIR1" number="5"/>
    <tcf:enumItem description="Select the Attr6 field from HMAIR1." name="Select_the_Attr6_field_from_HMAIR1" number="6"/>
    <tcf:enumItem description="Select the Attr7 field from HMAIR1." name="Select_the_Attr7_field_from_HMAIR1" number="7"/>
  </tcf:enumeration>
  <tcf:enumeration name="HPRLAR_n_EN">
    <tcf:enumItem description="Region disabled." name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled." name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRBAR_SH_1_0">
    <tcf:enumItem description="Non-shareable." name="Non_shareable" number="0"/>
    <tcf:enumItem description="Reserved, CONSTRAINED UNPREDICTABLE." name="Reserved_CONSTRAINED_UNPREDICTABLE" number="1"/>
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRBAR_AP_2_1">
    <tcf:enumItem description="Read/write at EL1, no access at EL0." name="Read_write_at_EL1_no_access_at_EL0" number="0"/>
    <tcf:enumItem description="Read/write, at EL1 or EL0." name="Read_write_at_EL1_or_EL0" number="1"/>
    <tcf:enumItem description="Read-only at EL1, no access at EL0." name="Read_only_at_EL1_no_access_at_EL0" number="2"/>
    <tcf:enumItem description="Read-only at EL1 and EL0." name="Read_only_at_EL1_and_EL0" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRBAR_n_SH_1_0">
    <tcf:enumItem description="Non-shareable." name="Non_shareable" number="0"/>
    <tcf:enumItem description="Reserved, CONSTRAINED UNPREDICTABLE." name="Reserved_CONSTRAINED_UNPREDICTABLE" number="1"/>
    <tcf:enumItem description="Outer Shareable." name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable." name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRBAR_n_AP_2_1">
    <tcf:enumItem description="Read/write at EL1, no access at EL0." name="Read_write_at_EL1_no_access_at_EL0" number="0"/>
    <tcf:enumItem description="Read/write, at EL1 or EL0." name="Read_write_at_EL1_or_EL0" number="1"/>
    <tcf:enumItem description="Read-only at EL1, no access at EL0." name="Read_only_at_EL1_no_access_at_EL0" number="2"/>
    <tcf:enumItem description="Read-only at EL1 and EL0." name="Read_only_at_EL1_and_EL0" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRLAR_AttrIndx_2_0">
    <tcf:enumItem description="Select the Attr0 field from MAIR0." name="Select_the_Attr0_field_from_MAIR0" number="0"/>
    <tcf:enumItem description="Select the Attr1 field from MAIR0." name="Select_the_Attr1_field_from_MAIR0" number="1"/>
    <tcf:enumItem description="Select the Attr2 field from MAIR0." name="Select_the_Attr2_field_from_MAIR0" number="2"/>
    <tcf:enumItem description="Select the Attr3 field from MAIR0." name="Select_the_Attr3_field_from_MAIR0" number="3"/>
    <tcf:enumItem description="Select the Attr4 field from MAIR1." name="Select_the_Attr4_field_from_MAIR1" number="4"/>
    <tcf:enumItem description="Select the Attr5 field from MAIR1." name="Select_the_Attr5_field_from_MAIR1" number="5"/>
    <tcf:enumItem description="Select the Attr6 field from MAIR1." name="Select_the_Attr6_field_from_MAIR1" number="6"/>
    <tcf:enumItem description="Select the Attr7 field from MAIR1." name="Select_the_Attr7_field_from_MAIR1" number="7"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRLAR_EN">
    <tcf:enumItem description="Region disabled." name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled." name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRLAR_n_AttrIndx_2_0">
    <tcf:enumItem description="Select the Attr0 field from MAIR0." name="Select_the_Attr0_field_from_MAIR0" number="0"/>
    <tcf:enumItem description="Select the Attr1 field from MAIR0." name="Select_the_Attr1_field_from_MAIR0" number="1"/>
    <tcf:enumItem description="Select the Attr2 field from MAIR0." name="Select_the_Attr2_field_from_MAIR0" number="2"/>
    <tcf:enumItem description="Select the Attr3 field from MAIR0." name="Select_the_Attr3_field_from_MAIR0" number="3"/>
    <tcf:enumItem description="Select the Attr4 field from MAIR1." name="Select_the_Attr4_field_from_MAIR1" number="4"/>
    <tcf:enumItem description="Select the Attr5 field from MAIR1." name="Select_the_Attr5_field_from_MAIR1" number="5"/>
    <tcf:enumItem description="Select the Attr6 field from MAIR1." name="Select_the_Attr6_field_from_MAIR1" number="6"/>
    <tcf:enumItem description="Select the Attr7 field from MAIR1." name="Select_the_Attr7_field_from_MAIR1" number="7"/>
  </tcf:enumeration>
  <tcf:enumeration name="PRLAR_n_EN">
    <tcf:enumItem description="Region disabled." name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled." name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VSCTLR_S2NIE">
    <tcf:enumItem description="Feature disabled." name="Feature_disabled" number="0"/>
    <tcf:enumItem description="Feature enabled. Multiword accesses are interruptable, regardless of stage 1 attributes, where the access: " name="Feature_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VSCTLR_S2DMAD">
    <tcf:enumItem description="Feature disabled." name="Feature_disabled" number="0"/>
    <tcf:enumItem description="Feature enabled. Multiword accesses at EL1 or EL0, where the memory region is marked as Device in the corresponding EL2-controlled MPU region, generate a Permission Fault." name="Feature_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
