// Seed: 372660053
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1'b0] = {1, ~1'd0};
  id_5(
      .id_0(1), .id_1(id_1)
  );
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri id_5,
    output wand id_6,
    output wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri id_11,
    output wire id_12,
    input wire id_13
);
  final id_6 = id_2 - 1;
  module_0 modCall_1 ();
endmodule
