<p align="left">
  <img width="100" src="https://user-images.githubusercontent.com/22325319/85179004-38513880-b256-11ea-9a1a-4d204183bb13.png">
</p>
<h2 align="left">About Steel Core</h2>
Steel is a RISC-V microprocessor softcore designed to be simple and easy to use. It can be used as processing unit in microcontrollers and embedded systems.
<br>
<br>
**Key features:**
* RV32IZicsr implementation
* Small and easy to use
* 3 pipeline stages
* Single-issue
* M-mode support
* Targeted for use in FPGAs
* Full documentation

## Licence

Steel is distributed under the MIT License. To read it, see the `LICENCE.md` file.

## Documentation

Steel documentation is in the file `steel_docs.pdf` and provides the following information:
* Steel configuration
* Memory alignment rules
* Integration with other devices
* Implemented extensions and CSRs
* Supported exceptions and interrupts
* Trap handling
* Implementation details
* Timing diagrams for instruction fetch, data fetch, data writing and interrupt request processes
* Input and output signals

Read the docs carefully before using the core.

## About the author

The author is a computer engineering student at UFRGS (graduates at the end of 2020) and developed Steel Core for his undergraduate thesis.

Contact: rafaelcalcada@gmail.com / rafaelcalcada@hotmail.com

## Acknowledgements

My colleague [Francisco Knebel](https://github.com/FranciscoKnebel) deserves special thanks for his collaboration with this work.
