#!/usr/bin/env python

import copy
import difflib
import glob
import hashlib
import math
import os
#import Levenshtein
import pickle
import subprocess
import sys

import C_TO_LOGIC
import MODELSIM
import SW_LIB
import SYN
import VHDL

TOOL_EXE = "vivado"
# Default to path if there
ENV_TOOL_PATH = C_TO_LOGIC.GET_TOOL_PATH(TOOL_EXE)
if ENV_TOOL_PATH:
  VIVADO_PATH = ENV_TOOL_PATH
  VIVADO_DIR = os.path.abspath(os.path.dirname(VIVADO_PATH)+"/../")
else:
  # Environment variable maybe?
  ENV_VIVADO_DIR = os.environ.get('XILINX_VIVADO')
  if ENV_VIVADO_DIR:
    VIVADO_DIR = ENV_VIVADO_DIR
  else:
    # then fallback to hardcoded 
    VIVADO_DIR = "/media/1TB/Programs/Linux/Xilinx/Vivado/2019.2"
  VIVADO_PATH = VIVADO_DIR+"/bin/vivado"
  
FIXED_PKG_PATH = VIVADO_DIR + "/scripts/rt/data/fixed_pkg_2008.vhd"

# Do full place and route for timing results
# for "all" modules or just the "top" module
DO_PNR = None # None|"all"|"top"
  
class ParsedTimingReport:
  def __init__(self, syn_output):
    
    # Split into timing report and not
    split_marker = "Max Delay Paths\n--------------------------------------------------------------------------------------"
    split_marker_toks = syn_output.split(split_marker)
    single_timing_report = split_marker_toks[0]
    
    self.orig_text = syn_output
    #self.reg_merged_into = dict() # dict[orig_sig] = new_sig
    self.reg_merged_with = dict() # dict[new_sig] = [orig,sigs]
    self.has_loops = True
    self.has_latch_loops = True
    
    # Parsing:  
    syn_output_lines = single_timing_report.split("\n")
    prev_line=""
    for syn_output_line in syn_output_lines:
      # LOOPS!
      if "There are 0 combinational loops in the design." in syn_output_line:
        self.has_loops = False
      if "There are 0 combinational latch loops in the design" in syn_output_line:
        self.has_latch_loops = False
      if "[Synth 8-295] found timing loop." in syn_output_line:
        #print single_timing_report
        print(syn_output_line)
        #print "FOUND TIMING LOOPS!"
        #print
        # Do debug?
        #latency=0
        #do_debug=True
        #print "ASSUMING LATENCY=",latency
        #MODELSIM.DO_OPTIONAL_DEBUG(do_debug, latency)
        #sys.exit(-1)
      if "inferred exception to break timing loop" in syn_output_line:
        print(syn_output_line)
        #sys.exit(-1)
      
      # OK so apparently mult by self results in constants
      # See scratch notes "wtf_multiply_by_self" dir
      #if ( (("propagating constant" in syn_output_line) and ("across sequential element" in syn_output_line) and ("_output_reg_reg" in syn_output_line)) or
      #     (("propagating constant" in syn_output_line) and ("across sequential element" in syn_output_line) and ("_intput_reg_reg" in syn_output_line)) ):
      #print(syn_output_line)
        
        
      # Constant outputs? 
      #if (("port return_output[" in syn_output_line) and ("] driven by constant " in syn_output_line)):
      #  #print single_timing_report
      #  #print "Unconnected or constant ports!? Wtf man"
      #  #print(syn_output_line)
      #  # Do debug?
      #  #latency=1
      #  #do_debug=True
      #  #print "ASSUMING LATENCY=",latency
      #  #MODELSIM.DO_OPTIONAL_DEBUG(do_debug, latency)
      #  #sys.exit(-1)

      # Unconnected ports are maybe problem?
      if ("design " in syn_output_line) and (" has unconnected port " in syn_output_line):
        if syn_output_line.endswith("unconnected port clk"):
          # Clock NOT OK to disconnect
          print("WARNING: Disconnected clock!?",syn_output_line)
          #sys.exit(-1)
        #else:
        #  print syn_output_line
        
      # No driver?
      if (("Net " in syn_output_line) and (" does not have driver" in syn_output_line)):
        print(syn_output_line)
        
        
      # REG MERGING
      # INFO: [Synth 8-4471] merging register 
      # Build dict of per bit renames
      tok1 = "INFO: [Synth 8-4471] merging register"
      if tok1 in syn_output_line:
        # Get left and right names
        '''
        INFO: [Synth 8-4471] merging register 'main_registers_r_reg[submodules][BIN_OP_GT_main_c_12_registers][self][0][same_sign]' into 'main_registers_r_reg[submodules][BIN_OP_GT_main_c_8_registers][self][0][same_sign]' [/media/1TB/Dropbox/HaramNailuj/ZYBO/idea/single_timing_report/main/main_4CLK.vhd:25]
        INFO: [Synth 8-4471] merging register 'main_registers_r_reg[submodules][BIN_OP_GT_main_c_12_registers][self][1][left][31:0]' into 'main_registers_r_reg[submodules][BIN_OP_GT_main_c_8_registers][self][1][left][31:0]' [/media/1TB/Dropbox/HaramNailuj/ZYBO/idea/single_timing_report/main/main_4CLK.vhd:25]
        '''
        # Split left and right on "into"
        line_toks = syn_output_line.split("' into '")
        left_text = line_toks[0]
        right_text = line_toks[1]
        left_reg_text = left_text.split("'")[1]
        right_reg_text = right_text.split("'")[0]
        # Do regs have a bit width or signal name?
        left_has_bit_width = ":" in left_reg_text
        right_has_bit_width = ":" in right_reg_text
        
        # Break a part brackets
        left_reg_toks = left_reg_text.split("[")
        right_reg_toks = right_reg_text.split("[")
         
        
        # Get left and right signal names per bit (if applicable)
        left_names = []
        if left_has_bit_width:
          # What is bit width
          
          #print left_reg_toks
          width_str = left_reg_toks[len(left_reg_toks)-1].strip("]")
          width_toks = width_str.split(":")
          left_index = int(width_toks[0])
          right_index = int(width_toks[1])
          start_index = min(left_index,right_index)
          end_index = max(left_index,right_index)
          # What is signal base name?
          #print "width_str",width_str
          left_name_no_bitwidth = left_reg_text.replace("["+width_str+"]","")
          #print left_reg_text
          #print "left_name_no_bitwidth",left_name_no_bitwidth
          # Add to left names list
          for i in range(start_index,end_index+1):
            left_name_with_bit = left_name_no_bitwidth + "[" + str(i) + "]"
            left_names.append(left_name_with_bit)
        else:
          # No bit width on signal
          left_names.append(left_reg_text)
            
      
            
        right_names = []
        if right_has_bit_width:
          # What is bit width
          #print right_reg_text
          #print right_reg_toks
          width_str = right_reg_toks[len(right_reg_toks)-1].strip("]")
          width_toks = width_str.split(":")
          left_index = int(width_toks[0])
          right_index = int(width_toks[1])
          start_index = min(left_index,right_index)
          end_index = max(left_index,right_index)
          # What is signal base name?
          right_name_no_bitwidth = right_reg_text.replace("["+width_str+"]","")
          # Add to right names list
          for i in range(start_index,end_index+1):
            right_name_with_bit = right_name_no_bitwidth + "[" + str(i) + "]"
            right_names.append(right_name_with_bit)
        else:
          # No bit width on signal
          right_names.append(right_reg_text)
          
          
        #print left_names[0:2]
        #print right_names[0:2]
        
        # Need same count
        if len(left_names) != len(right_names):
          print("Reg merge len(left_names) != len(right_names) ??")
          print("left_names",left_names)
          print("right_names",right_names)
          sys.exit(-1)
        
        for i in range(0, len(left_names)):
          #if left_names[i] in self.reg_merged_into and (self.reg_merged_into[left_names[i]] != right_names[i]):
          # print "How to deal with ",left_names[i], "merged in to " ,self.reg_merged_into[left_names[i]] , "and ", right_names[i]
          # sys.exit(-1)
          
          #self.reg_merged_into = dict() # dict[orig_sig] = new_sig
          #self.reg_merged_with = dict() # dict[new_sig] = [orig,sigs]
          #self.reg_merged_into[left_names[i]] = right_names[i]
          if not(right_names[i] in self.reg_merged_with):
            self.reg_merged_with[right_names[i]] = []
          self.reg_merged_with[right_names[i]].append(left_names[i])
    
    
      # SAVE PREV LINE
      prev_line = syn_output_line
      
    #LOOPS
    if self.has_loops or self.has_latch_loops:
      #print single_timing_report
      #print syn_output_line
      print("TIMING LOOPS!")
      ## Do debug?
      #latency=0
      #do_debug=True
      #print "ASSUMING LATENCY=",latency
      #MODELSIM.DO_OPTIONAL_DEBUG(do_debug, latency)
      #sys.exit(-1)
      
      
    # Parse multiple path reports
    self.path_reports = dict()
    path_report_texts = split_marker_toks[1:]
    for path_report_text in path_report_texts:
      if "(required time - arrival time)" in path_report_text:
        path_report = PathReport(path_report_text)
        self.path_reports[path_report.path_group] = path_report
        
    if len(self.path_reports) == 0:
      print("Bad synthesis log?:",syn_output)
      sys.exit(-1)
    
class PathReport:
  def __init__(self, single_timing_report):    
    # SINGLE TIMING REPORT STUFF  (single path report)
    self.logic_levels = 0
    self.slack_ns = None
    self.source_ns_per_clock = 0.0
    self.start_reg_name = None
    self.end_reg_name = None
    self.path_delay_ns = None
    self.logic_delay = None
    self.path_group = None
    self.netlist_resources = set() # Set of strings
    
    # Parsing state
    in_netlist_resources = False
    
    # Parsing:  
    syn_output_lines = single_timing_report.split("\n")
    prev_line=""
    for syn_output_line in syn_output_lines:
      # LOGIC LEVELS
      tok1="Logic Levels:           "
      if tok1 in syn_output_line:
        self.logic_levels = int(syn_output_line.replace(tok1,"").split("(")[0].strip())
        
      # SLACK_NS
      tok1="Slack ("
      tok2="  (required time - arrival time)"
      if (tok1 in syn_output_line) and (tok2 in syn_output_line):
        slack_w_unit = syn_output_line.replace(tok1,"").replace(tok2,"").split(":")[1].strip()
        slack_ns_str = slack_w_unit.strip("ns")
        self.slack_ns = float(slack_ns_str)
        
        
      # CLOCK PERIOD
      tok1="Source:                 "
      #tok2="                            (rising edge-triggered"
      tok2="{rise@0.000ns fall@"
      tok3="period="
      if (tok1 in prev_line) and (tok2 in syn_output_line):
        #print("Start reg?",prev_line)
        toks = syn_output_line.split(tok3)
        per_and_trash = toks[len(toks)-1]
        period = per_and_trash.strip("ns})")
        self.source_ns_per_clock = float(period)
        # START REG
        self.start_reg_name = prev_line.replace(tok1,"").strip()
        # Remove everything after last "/"
        toks = self.start_reg_name.split("/")
        self.start_reg_name = "/".join(toks[0:len(toks)-1])
        #print("self.start_reg_name",self.start_reg_name)
        
        
      
      # END REG
      tok1="Destination:            "
      if (tok1 in prev_line) and (tok2 in syn_output_line):
        self.end_reg_name = prev_line.replace(tok1,"").strip()
        # Remove everything after last "/"
        toks = self.end_reg_name.split("/")
        self.end_reg_name = "/".join(toks[0:len(toks)-1])       
        
      # Path group
      tok1="Path Group:"
      if tok1 in syn_output_line:
        self.path_group = syn_output_line.replace(tok1,"").strip()
        
      #####################################################################################################
      # Data path delay in report is not the total delay in the path
      # OMG slack is not jsut a funciton of slack=goal-delay
      # Wow so dumb of me
      # VIVADO prints out for 1ns clock
      '''
      Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
      Source:                 add0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SML_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                  (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
      Destination:            add0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[0]
                  (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
      Path Group:             clk
      Path Type:              Setup (Max at Slow Process Corner)
      Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
      Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
      '''
      # ^ Actual operating freq period = goal - slack
      # period = 1.0 - (-1.021) = 2.021 ns
      ''' Another example from own program
      Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
      Source:                 main_registers_r_reg[submodules][BIN_OP_PLUS_main_c_9_registers][submodules][uint24_negate_BIN_OP_PLUS_main_c_9_c_108_registers][submodules][BIN_OP_PLUS_bit_math_h_17_registers][self][0][left_resized][11]/C
                  (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
      Destination:            main_registers_r_reg[submodules][BIN_OP_PLUS_main_c_9_registers][submodules][int26_abs_BIN_OP_PLUS_main_c_9_c_123_registers][self][0][rv_bit_math_h_58_0][21]/D
                  (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
      Path Group:             sys_clk_pin
      Path Type:              Setup (Max at Slow Process Corner)
      Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
      Data Path Delay:        1.757ns  (logic 1.258ns (71.599%)  route 0.499ns (28.401%))
      '''
      # 1.0 - (-0.738) = 1.738ns
      tok1="Data Path Delay:        "
      if tok1 in syn_output_line:
        self.path_delay_ns = self.source_ns_per_clock - self.slack_ns
      #####################################################################################################
      
      
      # LOGIC DELAY
      tok1="Data Path Delay:        "
      if tok1 in syn_output_line:
        self.logic_delay = float(syn_output_line.split("  (logic ")[1].split("ns (")[0])
        
      # Netlist resources
      tok1 = "    Location             Delay type                Incr(ns)  Path(ns)    "
      #   Set
      if tok1 in prev_line:
        in_netlist_resources = True
      if in_netlist_resources:
        # Parse resource
        start_offset = len(tok1)
        if len(syn_output_line) > start_offset:
          resource_str = syn_output_line[start_offset:].strip()
          if len(resource_str) > 0:
            if "/" in resource_str:           
              #print "Resource: '",resource_str,"'"
              self.netlist_resources.add(resource_str)
        # Reset
        tok1 = "                         slack"
        if tok1 in syn_output_line:
          in_netlist_resources = False        
      
      # SAVE PREV LINE
      prev_line = syn_output_line
    
    # Catch problems
    if self.slack_ns is None:
      print("Something is wrong with this timing report?")
      print(single_timing_report)
      #latency=0
      #do_debug=True
      #print "ASSUMING LATENCY=",latency
      #MODELSIM.DO_OPTIONAL_DEBUG(do_debug, latency)          
      sys.exit(-1)
  
# inst_name=None means multimain
def GET_SYN_IMP_AND_REPORT_TIMING_TCL(multimain_timing_params, parser_state, inst_name=None, is_final_top=False):
  rv = ""
  
  # Add in VHDL 2008 fixed/float support?
  rv += "add_files -norecurse " + FIXED_PKG_PATH + "\n"
  rv += "set_property library ieee_proposed [get_files " + FIXED_PKG_PATH + "]\n"
  
  # Bah tcl doesnt like brackets in file names
  # Becuase dumb
  
  # Single read vhdl line
  files_txt,top_entity_name = SYN.GET_VHDL_FILES_TCL_TEXT_AND_TOP(multimain_timing_params, parser_state, inst_name, is_final_top)
  rv += "read_vhdl -vhdl2008 -library work {" + files_txt + "}\n"
    
  # Write clock xdc and include it
  clk_xdc_filepath = SYN.WRITE_CLK_CONSTRAINTS_FILE(parser_state, inst_name)
  # Single xdc with single clock for now
  rv += 'read_xdc {' + clk_xdc_filepath + '}\n'
  
  ################
  # MSG Config
  #
  # ERROR WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call
  rv += "set_msg_config -id {Synth 8-312} -new_severity ERROR" + "\n"
  # ERROR WARNING: [Synth 8-614] signal is read in the process but is not in the sensitivity list
  rv += "set_msg_config -id {Synth 8-614} -new_severity ERROR" + "\n"
  # ERROR WARNING: [Synth 8-2489] overwriting existing secondary unit arch
  rv += "set_msg_config -id {Synth 8-2489} -new_severity ERROR" + "\n"
  # ERROR WARNING: [Vivado 12-584] No ports matched
  rv += "set_msg_config -id {Vivado 12-584} -new_severity ERROR" + "\n"
  # ERROR WARNING: [Vivado 12-507] No nets matched
  rv += "set_msg_config -id {Vivado 12-507} -new_severity ERROR" + "\n"
  
  # CRITICAL WARNING WARNING: [Synth 8-326] inferred exception to break timing loop:
  rv += 'set_msg_config -id {Synth 8-326} -new_severity "CRITICAL WARNING"' + "\n"
  
  # Set high limit for these msgs
  # [Synth 8-4471] merging register
  rv += "set_msg_config -id {Synth 8-4471} -limit 10000" + "\n"
  # [Synth 8-3332] Sequential element removed
  rv += "set_msg_config -id {Synth 8-3332} -limit 10000" + "\n"
  # [Synth 8-3331] design has unconnected port
  rv += "set_msg_config -id {Synth 8-3331} -limit 10000" + "\n"
  # [Synth 8-5546] ROM won't be mapped to RAM because it is too sparse
  rv += "set_msg_config -id {Synth 8-5546} -limit 10000" + "\n"
  # [Synth 8-3848] Net in module/entity does not have driver.
  rv += "set_msg_config -id {Synth 8-3848} -limit 10000" + "\n"
  # [Synth 8-223] decloning instance
  rv += "set_msg_config -id {Synth 8-223} -limit 10000" + "\n"
  
  # Multi threading help? max is 8?
  rv += "set_param general.maxThreads 8" + "\n" 
  
  # SYN OPTIONS
  retiming = ""
  use_retiming = False
  if use_retiming:
    retiming = " -retiming"
  
  flatten_hierarchy_none = ""
  use_flatten_hierarchy_none = False
  if use_flatten_hierarchy_none:
    flatten_hierarchy_none = " -flatten_hierarchy none"
  
  # SYNTHESIS@@@@@@@@@@@@@@!@!@@@!@
  rv += "synth_design -mode out_of_context -top " + top_entity_name + " -part " + parser_state.part + flatten_hierarchy_none + retiming + "\n"
  doing_pnr = DO_PNR=="all" or (DO_PNR=="top" and inst_name is None)
  if not doing_pnr:
    rv += "report_utilization\n"
  # Output dir
  if inst_name is None:
    output_dir = SYN.SYN_OUTPUT_DIRECTORY + "/" + "top"
  else:
    output_dir = SYN.GET_OUTPUT_DIRECTORY(parser_state.LogicInstLookupTable[inst_name])
  
  # Synthesis Timing report maybe to file
  rv += "report_timing_summary -setup"
  # Put syn log in separate file if doing pnr
  if doing_pnr:
    rv += " -file " + output_dir + "/" + top_entity_name + ".syn.timing.log"
  rv += "\n"
  
  # Place and route
  if doing_pnr:
    rv += "place_design\n"
    rv += "route_design\n"
    rv += "report_utilization\n"
    rv += "report_timing_summary -setup\n"
    
  # Write checkpoint for top - not individual inst runs
  if inst_name is None:
    rv += "write_checkpoint " + output_dir + "/" + top_entity_name + ".dcp\n"
  
  return rv
  
# return path to tcl file
def WRITE_SYN_IMP_AND_REPORT_TIMING_TCL_FILE_MULTIMAIN(multimain_timing_params, parser_state):
  syn_imp_and_report_timing_tcl = GET_SYN_IMP_AND_REPORT_TIMING_TCL(multimain_timing_params, parser_state)
  hash_ext = multimain_timing_params.GET_HASH_EXT(parser_state)
  out_filename = "top" + hash_ext + ".tcl"
  out_filepath = SYN.SYN_OUTPUT_DIRECTORY +"/top/"+out_filename
  f=open(out_filepath,"w")
  f.write(syn_imp_and_report_timing_tcl)
  f.close()
  return out_filepath


# return path to tcl file
def WRITE_SYN_IMP_AND_REPORT_TIMING_TCL_FILE(inst_name, Logic,output_directory,TimingParamsLookupTable, parser_state):
  # Make fake multimain params
  multimain_timing_params = SYN.MultiMainTimingParams()
  multimain_timing_params.TimingParamsLookupTable = TimingParamsLookupTable
  syn_imp_and_report_timing_tcl = GET_SYN_IMP_AND_REPORT_TIMING_TCL(multimain_timing_params, parser_state, inst_name)
  timing_params = TimingParamsLookupTable[inst_name]
  hash_ext = timing_params.GET_HASH_EXT(TimingParamsLookupTable, parser_state)  
  out_filename = Logic.func_name + "_" +  str(timing_params.GET_TOTAL_LATENCY(parser_state,TimingParamsLookupTable)) + "CLK"+ hash_ext + ".syn.tcl"
  out_filepath = output_directory+"/"+out_filename
  f=open(out_filepath,"w")
  f.write(syn_imp_and_report_timing_tcl)
  f.close()
  return out_filepath
  
# Returns parsed timing report
def SYN_AND_REPORT_TIMING_MULTIMAIN(parser_state, multimain_timing_params):
  # First create directory for this logic
  output_directory = SYN.SYN_OUTPUT_DIRECTORY + "/" + "top"
  if not os.path.exists(output_directory):
    os.makedirs(output_directory)
  
  # Set log path
  # Hash for multi main is just hash of main pipes
  hash_ext = multimain_timing_params.GET_HASH_EXT(parser_state)
  log_path = output_directory + "/vivado" + hash_ext + ".log"
  
  # If log file exists dont run syn
  if os.path.exists(log_path):
    print("Reading log", log_path)
    f = open(log_path, "r")
    log_text = f.read()
    f.close()
  else:
    # O@O@()(@)Q@$*@($_!@$(@_$(
    # Here stands a moument to "[Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call"
    # meaning "procedure is named the same as the entity"
    VHDL.WRITE_MULTIMAIN_TOP(parser_state, multimain_timing_params)
    
    # Write a syn tcl into there
    syn_imp_tcl_filepath = WRITE_SYN_IMP_AND_REPORT_TIMING_TCL_FILE_MULTIMAIN(multimain_timing_params, parser_state)
    
    # Execute vivado sourcing the tcl
    syn_imp_bash_cmd = (
      VIVADO_PATH + " "
      "-log " + log_path + " " +
      '-source "' + syn_imp_tcl_filepath + '" ' +
      "-journal " + output_directory + "/vivado.jou" + " " + 
      "-mode batch")  # Quotes since I want to keep brackets in inst names
    
    print("Running:", log_path, flush=True)
    log_text = C_TO_LOGIC.GET_SHELL_CMD_OUTPUT(syn_imp_bash_cmd)

  return ParsedTimingReport(log_text)
  
# Returns parsed timing report
def SYN_AND_REPORT_TIMING(inst_name, Logic, parser_state, TimingParamsLookupTable, total_latency=None, hash_ext = None, use_existing_log_file = True):
  # Timing params for this logic
  timing_params = TimingParamsLookupTable[inst_name]
  
  # First create syn/imp directory for this logic
  output_directory = SYN.GET_OUTPUT_DIRECTORY(Logic)  

  
  if not os.path.exists(output_directory):
    os.makedirs(output_directory)
    
  
  # Set log path
  if hash_ext is None:
    hash_ext = timing_params.GET_HASH_EXT(TimingParamsLookupTable, parser_state)
  if total_latency is None:
    total_latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
  log_path = output_directory + "/vivado" + "_" +  str(total_latency) + "CLK" + hash_ext + ".log"
  #vivado -mode batch -source <your_Tcl_script>
      
  # Use same configs based on to speed up run time?
  log_to_read = log_path
  
  # If log file exists dont run syn
  if os.path.exists(log_to_read) and use_existing_log_file:
    #print "SKIPPED:", syn_imp_bash_cmd
    print("Reading log", log_to_read,flush=True)
    f = open(log_path, "r")
    log_text = f.read()
    f.close()
  else:
    # O@O@()(@)Q@$*@($_!@$(@_$(
    # Here stands a moument to "[Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call"
    # meaning "procedure is named the same as the entity"
    #VHDL.GENERATE_PACKAGE_FILE(Logic, parser_state, TimingParamsLookupTable, timing_params, output_directory)
    VHDL.WRITE_LOGIC_ENTITY(inst_name, Logic, output_directory, parser_state, TimingParamsLookupTable)
    VHDL.WRITE_LOGIC_TOP(inst_name, Logic, output_directory, parser_state, TimingParamsLookupTable)
      
    # Write xdc describing clock rate
    
    # Write a syn tcl into there
    syn_imp_tcl_filepath = WRITE_SYN_IMP_AND_REPORT_TIMING_TCL_FILE(inst_name, Logic,output_directory,TimingParamsLookupTable,parser_state)
    
    # Execute vivado sourcing the tcl
    syn_imp_bash_cmd = (
      VIVADO_PATH + " "
      "-log " + log_path + " " +
      '-source "' + syn_imp_tcl_filepath + '" ' + # Quotes since I want to keep brackets in inst names
      "-journal " + output_directory + "/vivado.jou" + " " +
      "-mode batch" )
    
    print("Running:", log_path, flush=True)
    log_text = C_TO_LOGIC.GET_SHELL_CMD_OUTPUT(syn_imp_bash_cmd)
    
  return ParsedTimingReport(log_text)

