\begin{thebibliography}{1}

\bibitem{grannaes}
M.~Grannaes, \emph{Reducing Memory Latency by
Improving Resource Utilization}, \hskip 1em plus
  0.5em minus 0.4em\relax Trondheim, Norway: NTNU, 2010.

\bibitem{user_doc}
\emph{TDT4260 Computer Architecture: M5 simulator system - User documentation}, \hskip 1em plus
  0.5em minus 0.4em\relax Trondheim, Norway: NTNU, 2014.
  
\bibitem{guidelines}
N.~Reissmann, \emph{TDT4260 Computer Architecture: Mini-Project Guidelines}, 3rd~ed.\hskip 1em plus
  0.5em minus 0.4em\relax Trondheim, Norway: NTNU, 2014.

\bibitem{dcpt}
M.~Grannaes et al., \emph{Storage Efficient Hardware Prefetching using
Delta-Correlating Prediction Tables}, \hskip 1em plus
  0.5em minus 0.4em\relax Trondheim, Norway: NTNU, 2011.

\end{thebibliography}