Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 04:10:10 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /mnt/hgfs/shared_folder/LAB4-1/lab-exmem_fir/project_1/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.339        0.000                      0                   33        0.207        0.000                      0                   33        1.056        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.339        0.000                      0                   33        0.207        0.000                      0                   33        1.056        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.904ns (54.014%)  route 1.621ns (45.986%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.980 r  mprj/delayed_count0_carry__1/O[3]
                         net (fo=1, unplaced)         0.618     6.598    mprj/data0[12]
                                                                      r  mprj/delayed_count[12]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.905 r  mprj/delayed_count[12]_i_1/O
                         net (fo=1, unplaced)         0.000     6.905    mprj/delayed_count_0[12]
                         FDRE                                         r  mprj/delayed_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[12]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.792ns (52.613%)  route 1.614ns (47.387%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.869 r  mprj/delayed_count0_carry__0/O[1]
                         net (fo=1, unplaced)         0.611     6.480    mprj/data0[6]
                                                                      r  mprj/delayed_count[6]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     6.786 r  mprj/delayed_count[6]_i_1/O
                         net (fo=1, unplaced)         0.000     6.786    mprj/delayed_count_0[6]
                         FDRE                                         r  mprj/delayed_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[6]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.940ns (57.143%)  route 1.455ns (42.857%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  mprj/delayed_count0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    mprj/delayed_count0_carry__1_n_0
                                                                      r  mprj/delayed_count0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.022 r  mprj/delayed_count0_carry__2/O[2]
                         net (fo=1, unplaced)         0.452     6.474    mprj/data0[15]
                                                                      r  mprj/delayed_count[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     6.775 r  mprj/delayed_count[15]_i_2/O
                         net (fo=1, unplaced)         0.000     6.775    mprj/delayed_count_0[15]
                         FDRE                                         r  mprj/delayed_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[15]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[15]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 2.026ns (60.641%)  route 1.315ns (39.359%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  mprj/delayed_count0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    mprj/delayed_count0_carry__1_n_0
                                                                      r  mprj/delayed_count0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.103 r  mprj/delayed_count0_carry__2/O[1]
                         net (fo=1, unplaced)         0.312     6.415    mprj/data0[14]
                                                                      r  mprj/delayed_count[14]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     6.721 r  mprj/delayed_count[14]_i_1/O
                         net (fo=1, unplaced)         0.000     6.721    mprj/delayed_count_0[14]
                         FDRE                                         r  mprj/delayed_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[14]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.823ns (55.613%)  route 1.455ns (44.387%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.905 r  mprj/delayed_count0_carry__1/O[2]
                         net (fo=1, unplaced)         0.452     6.357    mprj/data0[11]
                                                                      r  mprj/delayed_count[11]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     6.658 r  mprj/delayed_count[11]_i_1/O
                         net (fo=1, unplaced)         0.000     6.658    mprj/delayed_count_0[11]
                         FDRE                                         r  mprj/delayed_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[11]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.909ns (59.212%)  route 1.315ns (40.788%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.986 r  mprj/delayed_count0_carry__1/O[1]
                         net (fo=1, unplaced)         0.312     6.298    mprj/data0[10]
                                                                      r  mprj/delayed_count[10]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     6.604 r  mprj/delayed_count[10]_i_1/O
                         net (fo=1, unplaced)         0.000     6.604    mprj/delayed_count_0[10]
                         FDRE                                         r  mprj/delayed_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[10]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.910ns (59.243%)  route 1.314ns (40.757%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  mprj/delayed_count0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.649    mprj/delayed_count0_carry__0_n_0
                                                                      r  mprj/delayed_count0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  mprj/delayed_count0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.766    mprj/delayed_count0_carry__1_n_0
                                                                      r  mprj/delayed_count0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.998 r  mprj/delayed_count0_carry__2/O[0]
                         net (fo=1, unplaced)         0.311     6.309    mprj/data0[13]
                                                                      r  mprj/delayed_count[13]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     6.604 r  mprj/delayed_count[13]_i_1/O
                         net (fo=1, unplaced)         0.000     6.604    mprj/delayed_count_0[13]
                         FDRE                                         r  mprj/delayed_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[13]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.787ns (55.652%)  route 1.424ns (44.348%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.852    mprj/delayed_count[4]
                                                                      r  mprj/delayed_count0_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     5.523 r  mprj/delayed_count0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.532    mprj/delayed_count0_carry_n_0
                                                                      r  mprj/delayed_count0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.863 r  mprj/delayed_count0_carry__0/O[3]
                         net (fo=1, unplaced)         0.421     6.284    mprj/data0[8]
                                                                      r  mprj/delayed_count[8]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.591 r  mprj/delayed_count[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.591    mprj/delayed_count_0[8]
                         FDRE                                         r  mprj/delayed_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[8]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.021ns (32.036%)  route 2.166ns (67.964%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.759     4.617    mprj/delayed_count[0]
                                                                      r  mprj/delayed_count[15]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.912 f  mprj/delayed_count[15]_i_5/O
                         net (fo=1, unplaced)         0.902     5.814    mprj/delayed_count[15]_i_5_n_0
                                                                      f  mprj/delayed_count[15]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.938 f  mprj/delayed_count[15]_i_3/O
                         net (fo=17, unplaced)        0.505     6.443    mprj/delayed_count[15]_i_3_n_0
                                                                      f  mprj/delayed_count[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  mprj/delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.567    mprj/delayed_count_0[0]
                         FDRE                                         r  mprj/delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mprj/delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wb_clk_i rise@4.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.021ns (32.036%)  route 2.166ns (67.964%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 6.988 - 4.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  mprj/delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.759     4.617    mprj/delayed_count[0]
                                                                      r  mprj/delayed_count[15]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.912 f  mprj/delayed_count[15]_i_5/O
                         net (fo=1, unplaced)         0.902     5.814    mprj/delayed_count[15]_i_5_n_0
                                                                      f  mprj/delayed_count[15]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.938 f  mprj/delayed_count[15]_i_3/O
                         net (fo=17, unplaced)        0.505     6.443    mprj/delayed_count[15]_i_3_n_0
                                                                      f  mprj/delayed_count[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  mprj/delayed_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.567    mprj/delayed_count_0[1]
                         FDRE                                         r  mprj/delayed_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     4.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     5.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     6.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     6.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     6.988    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[1]/C
                         clock pessimism              0.248     7.235    
                         clock uncertainty           -0.035     7.200    
                         FDRE (Setup_fdre_C_D)        0.044     7.244    mprj/delayed_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mprj/delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/delayed_count[0]
                                                                      f  mprj/delayed_count[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.510 r  mprj/delayed_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.510    mprj/delayed_count_0[0]
                         FDRE                                         r  mprj/delayed_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    mprj/delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.245ns (37.158%)  route 0.414ns (62.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.414     1.621    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/ready_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.719 r  mprj/ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.719    mprj/ready_i_1_n_0
                         FDRE                                         r  mprj/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    mprj/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 mprj/delayed_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.480ns (59.534%)  route 0.326ns (40.466%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  mprj/delayed_count_reg[0]/Q
                         net (fo=3, unplaced)         0.148     1.355    mprj/delayed_count[0]
                                                                      r  mprj/delayed_count0_carry/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.225     1.580 r  mprj/delayed_count0_carry/O[2]
                         net (fo=1, unplaced)         0.178     1.758    mprj/data0[3]
                                                                      r  mprj/delayed_count[3]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.108     1.866 r  mprj/delayed_count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.866    mprj/delayed_count_0[3]
                         FDRE                                         r  mprj/delayed_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[3]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    mprj/delayed_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[14]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mprj/delayed_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.413%)  route 0.428ns (63.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.206     1.412    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/delayed_count[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.510 r  mprj/delayed_count[15]_i_1/O
                         net (fo=16, unplaced)        0.222     1.732    mprj/ready1
                         FDRE                                         r  mprj/delayed_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/clk
                         FDRE                                         r  mprj/delayed_count_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.168    mprj/delayed_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.565    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056                mprj/user_bram/RAM_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500                mprj/delayed_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    mprj/la_data_in_IBUF[0]
                                                                      r  mprj/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  mprj/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=53, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_0_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_1_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 5.088ns (86.418%)  route 0.800ns (13.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.800     2.695    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.584     3.380    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.834 r  mprj/user_bram/RAM_reg_2_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/clk
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  mprj/ready_reg/Q
                         net (fo=3, unplaced)         0.337     1.544    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.749 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.749    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_0_0/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_1/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_2/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_2/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_1_3/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_2_0/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.736ns (83.741%)  route 0.337ns (16.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.337     0.920    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.114     1.060    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.645 r  mprj/user_bram/RAM_reg_2_0/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           561 Endpoints
Min Delay           561 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_1/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_2/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_2/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_3/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_3/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_0/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_1/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_2/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1_3/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_2_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_0/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_2_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.344ns (34.452%)  route 2.556ns (65.548%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      r  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[19]
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.344    mprj/user_bram/RAM_reg_0_0_i_7_n_0
                                                                      r  mprj/user_bram/RAM_reg_0_0_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 f  mprj/user_bram/RAM_reg_0_0_i_2/O
                         net (fo=19, unplaced)        0.508     2.976    mprj/user_bram/valid
                                                                      f  mprj/user_bram/RAM_reg_0_0_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.100 r  mprj/user_bram/RAM_reg_0_0_i_3/O
                         net (fo=16, unplaced)        0.800     3.900    mprj/user_bram/RAM_reg_0_0_i_3_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.760     2.458    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.439     2.988    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2_1/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[10]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[11]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[11]
                                                                      r  wbs_adr_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[11]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[11]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[12]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[12]
                                                                      r  wbs_adr_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[12]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[12]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      r  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[13]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[1]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[2]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[3]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[4]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  RAM_reg_0_0_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  RAM_reg_0_0_i_5/O
                         net (fo=1, unplaced)         0.355     1.155    RAM_reg_0_0_i_5_n_0
                                                                      r  RAM_reg_0_0_i_1/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  RAM_reg_0_0_i_1/O
                         net (fo=49, unplaced)        0.259     1.443    mprj/user_bram/clk
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0_0/CLKARDCLK





