==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'matmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11292 ; free virtual = 16206
@I [HLS-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11292 ; free virtual = 16206
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11292 ; free virtual = 16206
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11292 ; free virtual = 16206
@I [XFORM-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
@I [XFORM-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
@I [XFORM-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
@I [XFORM-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
@I [XFORM-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
@I [XFORM-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
@I [XFORM-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 3.
@I [XFORM-401] Performing if-conversion on hyperblock from (matmul.cpp:20:36) to (matmul.cpp:31:4) in function 'matmul_hw'... converting 3 basic blocks.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11286 ; free virtual = 16200
@I [XFORM-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11286 ; free virtual = 16200
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matmul_hw' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'matmul_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_col'.
@W [SCHED-69] Unable to schedule 'load' operation ('a_1_load_1', matmul.cpp:33) on array 'a_1' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 88.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 35.72 seconds; current allocated memory: 81.983 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 83.470 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matmul_hw' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'matmul_hw/a_2' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'matmul_hw_fadd_32ns_32ns_32_5_full_dsp' to 'matmul_hw_fadd_32g8j' due to the length limit 20
@I [SYN-210] Renamed object name 'matmul_hw_fmul_32ns_32ns_32_4_max_dsp' to 'matmul_hw_fmul_32hbi' due to the length limit 20
@W [RTGEN-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
@I [RTGEN-100] Generating core module 'matmul_hw_fadd_32g8j': 1 instance(s).
@I [RTGEN-100] Generating core module 'matmul_hw_fmul_32hbi': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matmul_hw'.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 85.391 MB.
@I [RTMG-278] Implementing memory 'matmul_hw_b_copy_0_ram' using distributed RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11301 ; free virtual = 16200
@I [SYSC-301] Generating SystemC RTL for matmul_hw.
@I [VHDL-304] Generating VHDL RTL for matmul_hw.
@I [VLOG-307] Generating Verilog RTL for matmul_hw.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 108.96 seconds; peak allocated memory: 85.391 MB.
