// Seed: 3690901549
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6
);
  always @(id_3) release id_1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    input wire id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri id_11,
    output logic id_12,
    output uwire id_13,
    input supply0 id_14
);
  always @* begin : LABEL_0
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_11,
      id_9,
      id_4,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
