MO INV8_MXILINX_scheme NULL scheme.vf vlg7D/_i_n_v8___m_x_i_l_i_n_x__scheme.bin 1642580355
MO sequenter NULL seqenter.v vlg10/sequenter.bin 1645275182
MO schematic NULL schematic.vf vlg49/schematic.bin 1645275182
MO scheme NULL scheme.vf vlg2D/scheme.bin 1643198060
MO main NULL main.v vlg2D/main.bin 1643198060
MO register NULL register.v vlg29/register.bin 1645275182
MO divider_100kHz_to_1Hz NULL divider_100kHz_to_1Hz.v vlg08/divider__100k_hz__to__1_hz.bin 1645275182
MO dzielnik_100kHz_na_1Hz NULL dzielnik_100kHz_na_1Hz.v vlg4B/dzielnik__100k_hz__na__1_hz.bin 1642336523
