1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/reg_arstn.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/reg_arstn.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/pc.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/pc.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/reg_arstn_en.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/mux_2.v
1713600893 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/cpu.v
1714426693 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/forwarding_unit.v
1714426693 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/mux_3.v
1709729553 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/alu_control.v
1709729553 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/alu.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/mux_2.v
1708333090 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/alu_control.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/sram.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/register_file.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/immediate_extend_unit.v
1708333275 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/alu.v
1709729553 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/control_unit.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/sram.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/branch_unit.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/immediate_extend_unit.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/branch_unit.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/sky130_sram_2rw.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/sky130_sram_2rw.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/register_file.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/reg_arstn_en.v
1708329443 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/cpu_tb.v
1708331154 /users/students/r0795269/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/control_unit.v
1707816050 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/cpu_tb.v
1714426693 /users/students/r0755669/Documents/CA/CA_group21/CA_Exercises/Verilog/RTL/cpu.v
