#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Iverilog\lib\ivl\va_math.vpi";
S_000001dcdf6f9ff0 .scope module, "Lab1Experiment" "Lab1Experiment" 2 5;
 .timescale 0 0;
L_000001dcdf749670 .functor NOT 1, v000001dcdf6f9d40_0, C4<0>, C4<0>, C4<0>;
L_000001dcdf749590 .functor NOT 1, v000001dcdf6f89e0_0, C4<0>, C4<0>, C4<0>;
L_000001dcdf749520 .functor AND 1, v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, C4<1>, C4<1>;
L_000001dcdf7490c0 .functor OR 1, v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, C4<0>, C4<0>;
v000001dcdf744e20_0 .net "and1", 0 0, L_000001dcdf749520;  1 drivers
v000001dcdf6f9d40_0 .var "i1", 0 0;
v000001dcdf6f89e0_0 .var "i2", 0 0;
v000001dcdf712b30_0 .net "not1", 0 0, L_000001dcdf749670;  1 drivers
v000001dcdf712bd0_0 .net "not2", 0 0, L_000001dcdf749590;  1 drivers
v000001dcdf712c70_0 .net "or1", 0 0, L_000001dcdf7490c0;  1 drivers
    .scope S_000001dcdf6f9ff0;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "Experiment1.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb11111111111111111111111111111111, v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, v000001dcdf712b30_0, v000001dcdf712bd0_0, v000001dcdf744e20_0, v000001dcdf712c70_0 {0 0 0};
    %vpi_call 2 18 "$monitor", "%b", v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, v000001dcdf712b30_0, v000001dcdf712bd0_0, v000001dcdf744e20_0, v000001dcdf712c70_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001dcdf6f9ff0;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$display", "NOT Gate" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 23 "$monitor", "x=%b,n=%b", v000001dcdf6f9d40_0, v000001dcdf712b30_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "AND Gate" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 28 "$monitor", "x=%b,y=%b,n=%b", v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, v000001dcdf744e20_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 34 "$display", "OR Gate" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 35 "$monitor", "x=%b,y=%b,n=%b", v000001dcdf6f9d40_0, v000001dcdf6f89e0_0, v000001dcdf712c70_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f9d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcdf6f89e0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Experiment1.v";
