// Seed: 2337152437
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    output wor id_9,
    output supply0 id_10,
    output wor id_11,
    output uwire id_12
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    output tri id_3,
    output tri id_4,
    input wor id_5,
    output supply0 id_6
);
  logic id_8 = 1'b0;
  wire  id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_3,
      id_5,
      id_3,
      id_5,
      id_0,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
endmodule
