Command: vcs -full64 -debug_all -I -R -sverilog +lint=TFIPC-L +lint=PCWM +v2k -P \
/eda/synopsys/verdi_2016/share/PLI/VCS/LINUX64/novas.tab /eda/synopsys/verdi_2016/share/PLI/VCS/LINUX64/pli.a \
+nospecify +notimingcheck -l command.log tb.v
                         Chronologic VCS (TM)
      Version K-2015.09-SP2-1_Full64 -- Tue Apr 17 21:43:28 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'tb.v'
Parsing included file 'Excute.v'.

Warning-[IPDASP] Identifier in ANSI port declaration
Excute.v, 11
  Redeclaration of ANSI ports not allowed for 'AluResult', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
Excute.v, 12
  Redeclaration of ANSI ports not allowed for 'BjBus', this will be an error 
  in a future release

Back to file 'tb.v'.
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o \
_prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /eda/synopsys/vcs_2015/linux64/lib/libzerosoft_rt_stubs.so \
/eda/synopsys/vcs_2015/linux64/lib/libvirsim.so /eda/synopsys/vcs_2015/linux64/lib/liberrorinf.so \
/eda/synopsys/vcs_2015/linux64/lib/libsnpsmalloc.so /eda/synopsys/verdi_2016/share/PLI/VCS/LINUX64/pli.a \
/eda/synopsys/vcs_2015/linux64/lib/libvcsnew.so /eda/synopsys/vcs_2015/linux64/lib/libsimprofile.so \
/eda/synopsys/vcs_2015/linux64/lib/libuclinative.so   -Wl,-whole-archive /eda/synopsys/vcs_2015/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /eda/synopsys/vcs_2015/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
Command: ./simv +lint=TFIPC-L +lint=PCWM +v2k +nospecify +notimingcheck -a command.log
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-1_Full64; Runtime version K-2015.09-SP2-1_Full64;  Apr 17 21:43 2018
*Verdi3* Loading libsscore_vcs201509.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'tb.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
$finish called from file "tb.v", line 35.
$finish at simulation time                   16
           V C S   S i m u l a t i o n   R e p o r t 
Time: 16 ns
CPU Time:      0.400 seconds;       Data structure size:   0.0Mb
Tue Apr 17 21:43:44 2018
CPU time: .223 seconds to compile + .239 seconds to elab + .358 seconds to link + .644 seconds in simulation
