Calling target program-options parser
[15:29:07.008] [bmv2] [D] [thread 4417] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:07.008] [bmv2] [D] [thread 4417] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:07.009] [bmv2] [D] [thread 4417] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:07.009] [bmv2] [D] [thread 4417] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s2-eth1 as port 1
[15:29:07.013] [bmv2] [D] [thread 4417] Adding interface s2-eth1 as port 1
Adding interface s2-eth2 as port 2
[15:29:07.095] [bmv2] [D] [thread 4417] Adding interface s2-eth2 as port 2
Adding interface s2-eth3 as port 3
[15:29:07.130] [bmv2] [D] [thread 4417] Adding interface s2-eth3 as port 3
Server listening on 0.0.0.0:50052
[15:29:07.318] [bmv2] [I] [thread 4417] Starting Thrift server on port 9091
[15:29:07.319] [bmv2] [I] [thread 4417] Thrift server was started
[15:29:07.320] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Processing packet received on port 2
[15:29:07.320] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Parser 'parser': start
[15:29:07.320] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.320] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.320] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.320] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Bytes parsed: 14
[15:29:07.321] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Parser 'parser': end
[15:29:07.321] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.321] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Looking up key:

[15:29:07.321] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.321] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Action entry is basic169 - 
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Action basic169
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.321] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.322] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Looking up key:

[15:29:07.322] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.322] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.322] [bmv2] [T] [thread 4427] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.323] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.323] [bmv2] [D] [thread 4427] [0.0] [cxt 0] Egress port is 0
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Processing packet received on port 2
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Parser 'parser': start
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.323] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Pipeline 'egress': start
[15:29:07.323] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Pipeline 'egress': end
[15:29:07.323] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Deparser 'deparser': start
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.323] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Bytes parsed: 14
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Parser 'parser': end
[15:29:07.323] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.323] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Looking up key:

[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Action entry is basic169 - 
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Action basic169
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.324] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Looking up key:

[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.324] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.325] [bmv2] [T] [thread 4427] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.325] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.325] [bmv2] [D] [thread 4427] [1.0] [cxt 0] Egress port is 0
[15:29:07.323] [bmv2] [T] [thread 4428] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.326] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.326] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.326] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.326] [bmv2] [D] [thread 4428] [0.0] [cxt 0] Deparser 'deparser': end
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Pipeline 'egress': start
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Pipeline 'egress': end
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Deparser 'deparser': start
[15:29:07.326] [bmv2] [T] [thread 4428] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.326] [bmv2] [D] [thread 4432] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.326] [bmv2] [D] [thread 4428] [1.0] [cxt 0] Deparser 'deparser': end
[15:29:07.326] [bmv2] [D] [thread 4432] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.443] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Processing packet received on port 3
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Parser 'parser': start
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.444] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Bytes parsed: 14
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Parser 'parser': end
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.444] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.444] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Looking up key:

[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.444] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Action entry is basic169 - 
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Action basic169
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.445] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Looking up key:

[15:29:07.445] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.445] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.445] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.446] [bmv2] [T] [thread 4427] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.446] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.446] [bmv2] [D] [thread 4427] [2.0] [cxt 0] Egress port is 0
[15:29:07.446] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Processing packet received on port 3
[15:29:07.446] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Parser 'parser': start
[15:29:07.446] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.446] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.447] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Bytes parsed: 14
[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Parser 'parser': end
[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.447] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.447] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.446] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Pipeline 'egress': start
[15:29:07.447] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Pipeline 'egress': end
[15:29:07.447] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Deparser 'deparser': start
[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Looking up key:

[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.447] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Action entry is basic169 - 
[15:29:07.447] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Action basic169
[15:29:07.447] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.448] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Looking up key:

[15:29:07.448] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.448] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.448] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.447] [bmv2] [T] [thread 4428] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.449] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.449] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.449] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.449] [bmv2] [D] [thread 4428] [2.0] [cxt 0] Deparser 'deparser': end
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.449] [bmv2] [T] [thread 4427] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.449] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.449] [bmv2] [D] [thread 4427] [3.0] [cxt 0] Egress port is 0
[15:29:07.449] [bmv2] [D] [thread 4432] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Pipeline 'egress': start
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Pipeline 'egress': end
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Deparser 'deparser': start
[15:29:07.450] [bmv2] [T] [thread 4428] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.450] [bmv2] [D] [thread 4428] [3.0] [cxt 0] Deparser 'deparser': end
[15:29:07.450] [bmv2] [D] [thread 4432] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:07.821] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Processing packet received on port 3
[15:29:07.822] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Parser 'parser': start
[15:29:07.822] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.823] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.823] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.823] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Bytes parsed: 14
[15:29:07.823] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Parser 'parser': end
[15:29:07.824] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.824] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.824] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.824] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Looking up key:

[15:29:07.825] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.825] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Action entry is basic169 - 
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Action basic169
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.825] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.825] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Looking up key:

[15:29:07.825] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.825] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.826] [bmv2] [T] [thread 4427] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.826] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.827] [bmv2] [D] [thread 4427] [4.0] [cxt 0] Egress port is 0
[15:29:07.827] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Processing packet received on port 3
[15:29:07.827] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Parser 'parser': start
[15:29:07.827] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.827] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.828] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.828] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Bytes parsed: 14
[15:29:07.828] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Parser 'parser': end
[15:29:07.828] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.828] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.828] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.828] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Looking up key:

[15:29:07.829] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.829] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Action entry is basic169 - 
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Action basic169
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.827] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Pipeline 'egress': start
[15:29:07.830] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Pipeline 'egress': end
[15:29:07.830] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Deparser 'deparser': start
[15:29:07.830] [bmv2] [T] [thread 4428] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.829] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.830] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Looking up key:

[15:29:07.830] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.830] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.830] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.830] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.830] [bmv2] [T] [thread 4427] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.831] [bmv2] [T] [thread 4427] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.831] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.831] [bmv2] [D] [thread 4427] [5.0] [cxt 0] Egress port is 0
[15:29:07.830] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.831] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.831] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.831] [bmv2] [D] [thread 4428] [4.0] [cxt 0] Deparser 'deparser': end
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Pipeline 'egress': start
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Pipeline 'egress': end
[15:29:07.832] [bmv2] [D] [thread 4432] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Deparser 'deparser': start
[15:29:07.832] [bmv2] [T] [thread 4428] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.832] [bmv2] [D] [thread 4428] [5.0] [cxt 0] Deparser 'deparser': end
[15:29:07.832] [bmv2] [D] [thread 4432] [5.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:07.947] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Processing packet received on port 2
[15:29:07.947] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Parser 'parser': start
[15:29:07.947] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.948] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.948] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.948] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Bytes parsed: 14
[15:29:07.949] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Parser 'parser': end
[15:29:07.949] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.949] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Looking up key:

[15:29:07.949] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.949] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Action entry is basic169 - 
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Action basic169
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.949] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.950] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Looking up key:

[15:29:07.950] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.950] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.950] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.951] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.951] [bmv2] [T] [thread 4427] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.951] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.951] [bmv2] [D] [thread 4427] [6.0] [cxt 0] Egress port is 0
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Processing packet received on port 2
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Parser 'parser': start
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Extracting header 'ethernet'
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:07.951] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Bytes parsed: 14
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Parser 'parser': end
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Pipeline 'ingress': start
[15:29:07.951] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:07.951] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Looking up key:

[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:07.951] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Action entry is basic169 - 
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Action basic169
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:07.952] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Looking up key:

[15:29:07.952] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:07.952] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:07.952] [bmv2] [T] [thread 4427] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:07.952] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Pipeline 'ingress': end
[15:29:07.953] [bmv2] [D] [thread 4427] [7.0] [cxt 0] Egress port is 0
[15:29:07.951] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Pipeline 'egress': start
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Pipeline 'egress': end
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Deparser 'deparser': start
[15:29:07.953] [bmv2] [T] [thread 4428] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.953] [bmv2] [D] [thread 4428] [6.0] [cxt 0] Deparser 'deparser': end
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Pipeline 'egress': start
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Pipeline 'egress': end
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Deparser 'deparser': start
[15:29:07.953] [bmv2] [T] [thread 4428] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:07.953] [bmv2] [D] [thread 4428] [7.0] [cxt 0] Deparser 'deparser': end
[15:29:07.953] [bmv2] [D] [thread 4432] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:07.954] [bmv2] [D] [thread 4432] [7.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.002] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Processing packet received on port 3
[15:29:08.002] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Parser 'parser': start
[15:29:08.002] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.003] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.003] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.004] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Bytes parsed: 14
[15:29:08.004] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Parser 'parser': end
[15:29:08.004] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.004] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.005] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.005] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Looking up key:

[15:29:08.006] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.006] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Action entry is basic169 - 
[15:29:08.006] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Action basic169
[15:29:08.006] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.006] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.006] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.007] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Looking up key:

[15:29:08.007] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.007] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.007] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.008] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.008] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.008] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.008] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.008] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.009] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.009] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.009] [bmv2] [T] [thread 4427] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.010] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.010] [bmv2] [D] [thread 4427] [8.0] [cxt 0] Egress port is 0
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Processing packet received on port 1
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Parser 'parser': start
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.010] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Bytes parsed: 14
[15:29:08.010] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Parser 'parser': end
[15:29:08.011] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.011] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Looking up key:

[15:29:08.010] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Pipeline 'egress': start
[15:29:08.011] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.011] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Action entry is basic169 - 
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Action basic169
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.011] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.012] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Looking up key:

[15:29:08.012] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.012] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.011] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Pipeline 'egress': end
[15:29:08.012] [bmv2] [T] [thread 4427] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.013] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.013] [bmv2] [D] [thread 4427] [9.0] [cxt 0] Egress port is 0
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Processing packet received on port 1
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Parser 'parser': start
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.013] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Bytes parsed: 14
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Parser 'parser': end
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.013] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.013] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Looking up key:

[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.013] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Action entry is basic169 - 
[15:29:08.013] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Action basic169
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.014] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Looking up key:

[15:29:08.014] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.014] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.014] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.015] [bmv2] [T] [thread 4427] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.015] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.015] [bmv2] [D] [thread 4427] [10.0] [cxt 0] Egress port is 0
[15:29:08.013] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Deparser 'deparser': start
[15:29:08.015] [bmv2] [T] [thread 4428] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.015] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.015] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.015] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.015] [bmv2] [D] [thread 4428] [8.0] [cxt 0] Deparser 'deparser': end
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Pipeline 'egress': start
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Pipeline 'egress': end
[15:29:08.015] [bmv2] [D] [thread 4432] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Deparser 'deparser': start
[15:29:08.015] [bmv2] [T] [thread 4428] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.015] [bmv2] [D] [thread 4428] [9.0] [cxt 0] Deparser 'deparser': end
[15:29:08.015] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Pipeline 'egress': start
[15:29:08.015] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Pipeline 'egress': end
[15:29:08.016] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Deparser 'deparser': start
[15:29:08.016] [bmv2] [T] [thread 4428] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.016] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.016] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.016] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.016] [bmv2] [D] [thread 4428] [10.0] [cxt 0] Deparser 'deparser': end
[15:29:08.015] [bmv2] [D] [thread 4432] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.016] [bmv2] [D] [thread 4432] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.041] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Processing packet received on port 2
[15:29:08.042] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Parser 'parser': start
[15:29:08.042] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.042] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.042] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.042] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Bytes parsed: 14
[15:29:08.043] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Parser 'parser': end
[15:29:08.043] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.043] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.043] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.043] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Looking up key:

[15:29:08.044] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.044] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Action entry is basic169 - 
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Action basic169
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.044] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.044] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Looking up key:

[15:29:08.045] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.045] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.045] [bmv2] [T] [thread 4427] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.045] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.045] [bmv2] [D] [thread 4427] [11.0] [cxt 0] Egress port is 0
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Processing packet received on port 2
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Parser 'parser': start
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.045] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Bytes parsed: 14
[15:29:08.045] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Parser 'parser': end
[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Looking up key:

[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Action entry is basic169 - 
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Action basic169
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Looking up key:

[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.046] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.045] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Pipeline 'egress': start
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.046] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.047] [bmv2] [T] [thread 4427] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.046] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Pipeline 'egress': end
[15:29:08.047] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.047] [bmv2] [D] [thread 4427] [12.0] [cxt 0] Egress port is 0
[15:29:08.047] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Deparser 'deparser': start
[15:29:08.047] [bmv2] [T] [thread 4428] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.047] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.047] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.047] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.047] [bmv2] [D] [thread 4428] [11.0] [cxt 0] Deparser 'deparser': end
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Pipeline 'egress': start
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Pipeline 'egress': end
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Deparser 'deparser': start
[15:29:08.047] [bmv2] [T] [thread 4428] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.047] [bmv2] [D] [thread 4428] [12.0] [cxt 0] Deparser 'deparser': end
[15:29:08.047] [bmv2] [D] [thread 4432] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.048] [bmv2] [D] [thread 4432] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:08.298] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Processing packet received on port 1
[15:29:08.299] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Parser 'parser': start
[15:29:08.299] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.300] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.300] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.301] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Bytes parsed: 14
[15:29:08.301] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Parser 'parser': end
[15:29:08.302] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.302] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.303] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.303] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Looking up key:

[15:29:08.303] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.304] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Action entry is basic169 - 
[15:29:08.304] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Action basic169
[15:29:08.304] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.305] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.305] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.305] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.305] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.306] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.306] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Looking up key:

[15:29:08.306] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.306] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.306] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.306] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.306] [bmv2] [T] [thread 4427] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.306] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.307] [bmv2] [T] [thread 4427] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.307] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.307] [bmv2] [D] [thread 4427] [13.0] [cxt 0] Egress port is 0
[15:29:08.307] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Processing packet received on port 3
[15:29:08.307] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Parser 'parser': start
[15:29:08.308] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.308] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.307] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Pipeline 'egress': start
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Pipeline 'egress': end
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Deparser 'deparser': start
[15:29:08.308] [bmv2] [T] [thread 4428] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.308] [bmv2] [D] [thread 4428] [13.0] [cxt 0] Deparser 'deparser': end
[15:29:08.308] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Bytes parsed: 14
[15:29:08.309] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Parser 'parser': end
[15:29:08.309] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.309] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Looking up key:

[15:29:08.309] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.309] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Action entry is basic169 - 
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Action basic169
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.309] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.310] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Looking up key:

[15:29:08.310] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.310] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.310] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.311] [bmv2] [T] [thread 4427] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.311] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.311] [bmv2] [D] [thread 4427] [14.0] [cxt 0] Egress port is 0
[15:29:08.308] [bmv2] [D] [thread 4432] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.311] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Pipeline 'egress': start
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Pipeline 'egress': end
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Deparser 'deparser': start
[15:29:08.312] [bmv2] [T] [thread 4428] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.312] [bmv2] [D] [thread 4428] [14.0] [cxt 0] Deparser 'deparser': end
[15:29:08.312] [bmv2] [D] [thread 4432] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.650] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Processing packet received on port 2
[15:29:08.650] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Parser 'parser': start
[15:29:08.651] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.651] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.651] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.652] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Bytes parsed: 14
[15:29:08.652] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Parser 'parser': end
[15:29:08.652] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.653] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.653] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.654] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Looking up key:

[15:29:08.654] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.655] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Action entry is basic169 - 
[15:29:08.655] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Action basic169
[15:29:08.655] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.655] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.656] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Looking up key:

[15:29:08.656] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.656] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.656] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.657] [bmv2] [T] [thread 4427] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.657] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.657] [bmv2] [D] [thread 4427] [15.0] [cxt 0] Egress port is 0
[15:29:08.657] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Pipeline 'egress': start
[15:29:08.657] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Pipeline 'egress': end
[15:29:08.658] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Deparser 'deparser': start
[15:29:08.658] [bmv2] [T] [thread 4428] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.658] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.658] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.658] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.658] [bmv2] [D] [thread 4428] [15.0] [cxt 0] Deparser 'deparser': end
[15:29:08.658] [bmv2] [D] [thread 4432] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:08.778] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Processing packet received on port 2
[15:29:08.778] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Parser 'parser': start
[15:29:08.778] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:08.779] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Extracting header 'ethernet'
[15:29:08.779] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:08.779] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Bytes parsed: 14
[15:29:08.780] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Parser 'parser': end
[15:29:08.780] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Pipeline 'ingress': start
[15:29:08.780] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:08.780] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:08.781] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Looking up key:

[15:29:08.781] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:08.781] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Action entry is basic169 - 
[15:29:08.781] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Action basic169
[15:29:08.781] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:08.782] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:08.782] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:08.782] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:08.782] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:08.783] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:08.783] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Looking up key:

[15:29:08.783] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:08.783] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:08.783] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:08.783] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:08.783] [bmv2] [T] [thread 4427] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:08.783] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:08.784] [bmv2] [T] [thread 4427] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:08.784] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Pipeline 'ingress': end
[15:29:08.784] [bmv2] [D] [thread 4427] [16.0] [cxt 0] Egress port is 0
[15:29:08.784] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Pipeline 'egress': start
[15:29:08.784] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Pipeline 'egress': end
[15:29:08.785] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Deparser 'deparser': start
[15:29:08.785] [bmv2] [T] [thread 4428] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:08.785] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:29:08.785] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:29:08.785] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:08.785] [bmv2] [D] [thread 4428] [16.0] [cxt 0] Deparser 'deparser': end
[15:29:08.785] [bmv2] [D] [thread 4432] [16.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:29:09.084] [bmv2] [W] [thread 4470] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:29:09.086] [bmv2] [D] [thread 4470] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:29:09.086] [bmv2] [D] [thread 4470] Set default default entry for table 'tbl_basic169': basic169 - 
[15:29:09.086] [bmv2] [D] [thread 4470] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:29:09.087] [bmv2] [D] [thread 4470] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.089] [bmv2] [D] [thread 4470] simple_switch target has been notified of a config swap
[15:29:09.091] [bmv2] [D] [thread 4471] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:29:09.093] [bmv2] [D] [thread 4470] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:29:09.093] [bmv2] [D] [thread 4470] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[15:29:09.095] [bmv2] [D] [thread 4471] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:29:09.095] [bmv2] [D] [thread 4471] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[15:29:09.097] [bmv2] [D] [thread 4470] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:29:09.097] [bmv2] [D] [thread 4470] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[15:29:11.274] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Processing packet received on port 3
[15:29:11.275] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Parser 'parser': start
[15:29:11.275] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.275] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.276] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.276] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Bytes parsed: 14
[15:29:11.277] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Parser 'parser': end
[15:29:11.277] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.277] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.278] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.278] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Looking up key:

[15:29:11.278] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.279] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Action entry is basic169 - 
[15:29:11.279] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Action basic169
[15:29:11.279] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.279] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.279] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.280] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.280] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.280] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.280] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Looking up key:

[15:29:11.280] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.280] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.280] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.281] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.282] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.282] [bmv2] [T] [thread 4427] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.282] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.282] [bmv2] [D] [thread 4427] [17.0] [cxt 0] Egress port is 0
[15:29:11.282] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Pipeline 'egress': start
[15:29:11.282] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Pipeline 'egress': end
[15:29:11.282] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Deparser 'deparser': start
[15:29:11.282] [bmv2] [T] [thread 4428] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.283] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.283] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.283] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.283] [bmv2] [D] [thread 4428] [17.0] [cxt 0] Deparser 'deparser': end
[15:29:11.283] [bmv2] [D] [thread 4432] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.785] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Processing packet received on port 2
[15:29:11.786] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Parser 'parser': start
[15:29:11.786] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.786] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.787] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.787] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Bytes parsed: 14
[15:29:11.788] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Parser 'parser': end
[15:29:11.788] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.788] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.788] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.788] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Looking up key:

[15:29:11.788] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.788] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Action entry is basic169 - 
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Action basic169
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.789] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Looking up key:

[15:29:11.789] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.789] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.789] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.790] [bmv2] [T] [thread 4427] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.790] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.790] [bmv2] [D] [thread 4427] [18.0] [cxt 0] Egress port is 0
[15:29:11.790] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Processing packet received on port 3
[15:29:11.790] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Parser 'parser': start
[15:29:11.790] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:11.790] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Extracting header 'ethernet'
[15:29:11.790] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Bytes parsed: 14
[15:29:11.791] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Parser 'parser': end
[15:29:11.791] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Pipeline 'ingress': start
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:11.791] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Looking up key:

[15:29:11.791] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:11.791] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Action entry is basic169 - 
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Action basic169
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:11.791] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:11.792] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Looking up key:

[15:29:11.792] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:11.792] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:11.792] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:11.793] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:11.793] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:11.793] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:11.790] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Pipeline 'egress': start
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Pipeline 'egress': end
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Deparser 'deparser': start
[15:29:11.793] [bmv2] [T] [thread 4428] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.793] [bmv2] [D] [thread 4428] [18.0] [cxt 0] Deparser 'deparser': end
[15:29:11.793] [bmv2] [T] [thread 4427] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:11.793] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Pipeline 'ingress': end
[15:29:11.793] [bmv2] [D] [thread 4427] [19.0] [cxt 0] Egress port is 0
[15:29:11.793] [bmv2] [D] [thread 4432] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:11.793] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Pipeline 'egress': start
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Pipeline 'egress': end
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Deparser 'deparser': start
[15:29:11.794] [bmv2] [T] [thread 4428] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:11.794] [bmv2] [D] [thread 4428] [19.0] [cxt 0] Deparser 'deparser': end
[15:29:11.794] [bmv2] [D] [thread 4432] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:12.298] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Processing packet received on port 1
[15:29:12.298] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Parser 'parser': start
[15:29:12.299] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:12.299] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Extracting header 'ethernet'
[15:29:12.300] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:12.300] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Bytes parsed: 14
[15:29:12.300] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Parser 'parser': end
[15:29:12.301] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Pipeline 'ingress': start
[15:29:12.301] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:12.301] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:12.302] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Looking up key:

[15:29:12.302] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:12.302] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Action entry is basic169 - 
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Action basic169
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:12.303] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:12.303] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Looking up key:

[15:29:12.304] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:12.304] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:12.304] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:12.305] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:12.305] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:12.305] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:12.305] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:12.305] [bmv2] [T] [thread 4427] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:12.305] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Pipeline 'ingress': end
[15:29:12.305] [bmv2] [D] [thread 4427] [20.0] [cxt 0] Egress port is 0
[15:29:12.305] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Processing packet received on port 2
[15:29:12.305] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Parser 'parser': start
[15:29:12.305] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:12.305] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Extracting header 'ethernet'
[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:12.306] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Bytes parsed: 14
[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Parser 'parser': end
[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Pipeline 'ingress': start
[15:29:12.306] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:12.306] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Looking up key:

[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:12.306] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Action entry is basic169 - 
[15:29:12.306] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Action basic169
[15:29:12.306] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:12.307] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Looking up key:

[15:29:12.307] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:12.307] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:12.307] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:12.308] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:12.309] [bmv2] [T] [thread 4427] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:12.309] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Pipeline 'ingress': end
[15:29:12.309] [bmv2] [D] [thread 4427] [21.0] [cxt 0] Egress port is 0
[15:29:12.305] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Pipeline 'egress': start
[15:29:12.309] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Pipeline 'egress': end
[15:29:12.310] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Deparser 'deparser': start
[15:29:12.310] [bmv2] [T] [thread 4428] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:12.310] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:29:12.310] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:29:12.310] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:12.311] [bmv2] [D] [thread 4428] [20.0] [cxt 0] Deparser 'deparser': end
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Pipeline 'egress': start
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Pipeline 'egress': end
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Deparser 'deparser': start
[15:29:12.311] [bmv2] [T] [thread 4428] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:29:12.311] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:12.312] [bmv2] [D] [thread 4428] [21.0] [cxt 0] Deparser 'deparser': end
[15:29:12.311] [bmv2] [D] [thread 4432] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:12.312] [bmv2] [D] [thread 4432] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.211] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Processing packet received on port 3
[15:29:19.211] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Parser 'parser': start
[15:29:19.211] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.211] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.211] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.212] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Bytes parsed: 14
[15:29:19.212] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Parser 'parser': end
[15:29:19.212] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.212] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.212] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.212] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Looking up key:

[15:29:19.212] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.213] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Action entry is basic169 - 
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Action basic169
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.213] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.213] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Looking up key:

[15:29:19.213] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.214] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.214] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.215] [bmv2] [T] [thread 4427] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.215] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.215] [bmv2] [D] [thread 4427] [22.0] [cxt 0] Egress port is 0
[15:29:19.215] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Pipeline 'egress': start
[15:29:19.215] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Pipeline 'egress': end
[15:29:19.215] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Deparser 'deparser': start
[15:29:19.215] [bmv2] [T] [thread 4428] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.215] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.215] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.216] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.216] [bmv2] [D] [thread 4428] [22.0] [cxt 0] Deparser 'deparser': end
[15:29:19.216] [bmv2] [D] [thread 4432] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.466] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Processing packet received on port 2
[15:29:19.466] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Parser 'parser': start
[15:29:19.467] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.467] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.468] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.468] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Bytes parsed: 14
[15:29:19.468] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Parser 'parser': end
[15:29:19.468] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.468] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.469] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.469] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Looking up key:

[15:29:19.469] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.469] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Action entry is basic169 - 
[15:29:19.469] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Action basic169
[15:29:19.469] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.469] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.470] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Looking up key:

[15:29:19.470] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.470] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.470] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.471] [bmv2] [T] [thread 4427] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.471] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.471] [bmv2] [D] [thread 4427] [23.0] [cxt 0] Egress port is 0
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Pipeline 'egress': start
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Pipeline 'egress': end
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Deparser 'deparser': start
[15:29:19.472] [bmv2] [T] [thread 4428] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.472] [bmv2] [D] [thread 4428] [23.0] [cxt 0] Deparser 'deparser': end
[15:29:19.472] [bmv2] [D] [thread 4432] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:19.978] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Processing packet received on port 3
[15:29:19.978] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Parser 'parser': start
[15:29:19.978] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:19.979] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Extracting header 'ethernet'
[15:29:19.979] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:19.980] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Bytes parsed: 14
[15:29:19.980] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Parser 'parser': end
[15:29:19.980] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Pipeline 'ingress': start
[15:29:19.981] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:19.981] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:19.981] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Looking up key:

[15:29:19.982] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:19.982] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Action entry is basic169 - 
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Action basic169
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:19.982] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:19.983] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Looking up key:

[15:29:19.983] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:19.983] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:19.983] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:19.983] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:19.983] [bmv2] [T] [thread 4427] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:19.984] [bmv2] [T] [thread 4427] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:19.984] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Pipeline 'ingress': end
[15:29:19.985] [bmv2] [D] [thread 4427] [24.0] [cxt 0] Egress port is 0
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Pipeline 'egress': start
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Pipeline 'egress': end
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Deparser 'deparser': start
[15:29:19.985] [bmv2] [T] [thread 4428] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:19.985] [bmv2] [D] [thread 4428] [24.0] [cxt 0] Deparser 'deparser': end
[15:29:19.985] [bmv2] [D] [thread 4432] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:20.749] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Processing packet received on port 1
[15:29:20.749] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Parser 'parser': start
[15:29:20.750] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:20.750] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Extracting header 'ethernet'
[15:29:20.751] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:20.751] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Bytes parsed: 14
[15:29:20.751] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Parser 'parser': end
[15:29:20.752] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Pipeline 'ingress': start
[15:29:20.752] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:20.753] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:20.753] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Looking up key:

[15:29:20.753] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:20.753] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Action entry is basic169 - 
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Action basic169
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:20.754] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:20.754] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Looking up key:

[15:29:20.754] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:20.754] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:20.755] [bmv2] [T] [thread 4427] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:20.755] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Pipeline 'ingress': end
[15:29:20.756] [bmv2] [D] [thread 4427] [25.0] [cxt 0] Egress port is 0
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Processing packet received on port 2
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Parser 'parser': start
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Extracting header 'ethernet'
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:20.756] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Bytes parsed: 14
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Parser 'parser': end
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Pipeline 'ingress': start
[15:29:20.756] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:20.756] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Looking up key:

[15:29:20.756] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:20.757] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Action entry is basic169 - 
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Action basic169
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:20.757] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Looking up key:

[15:29:20.757] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:20.757] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:20.757] [bmv2] [T] [thread 4427] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:20.758] [bmv2] [T] [thread 4427] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:20.758] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Pipeline 'ingress': end
[15:29:20.758] [bmv2] [D] [thread 4427] [26.0] [cxt 0] Egress port is 0
[15:29:20.756] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Pipeline 'egress': start
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Pipeline 'egress': end
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Deparser 'deparser': start
[15:29:20.759] [bmv2] [T] [thread 4428] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:20.759] [bmv2] [D] [thread 4428] [25.0] [cxt 0] Deparser 'deparser': end
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Pipeline 'egress': start
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Pipeline 'egress': end
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Deparser 'deparser': start
[15:29:20.759] [bmv2] [T] [thread 4428] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:29:20.759] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:20.760] [bmv2] [D] [thread 4428] [26.0] [cxt 0] Deparser 'deparser': end
[15:29:20.759] [bmv2] [D] [thread 4432] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:20.760] [bmv2] [D] [thread 4432] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:26.371] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Processing packet received on port 2
[15:29:26.371] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser': start
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Extracting header 'ethernet'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser state 'start': key is 1212
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Bytes parsed: 14
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser' entering state 'parse_int_pai'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Extracting header 'int_pai'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from field 'int_pai.quantidade_filhos' (1)
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser state 'parse_int_pai' has no switch, going to default next state
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Bytes parsed: 24
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser' entering state 'parse_int_filho'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Extracting to header stack 0, next header is 5
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from expression, new value is 0
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser state 'parse_int_filho': key is 00000000
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Bytes parsed: 37
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Extracting header 'ipv4'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Bytes parsed: 57
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Parser 'parser': end
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Pipeline 'ingress': start
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is true
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Applying table 'tbl_add_int_filho'
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Looking up key:

[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Table 'tbl_add_int_filho': miss
[15:29:26.372] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:26.372] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is true
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000222,1,
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] Action MyIngress.ipv4_forward
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[15:29:26.373] [bmv2] [T] [thread 4427] [27.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Pipeline 'ingress': end
[15:29:26.373] [bmv2] [D] [thread 4427] [27.0] [cxt 0] Egress port is 1
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Pipeline 'egress': start
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Pipeline 'egress': end
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparser 'deparser': start
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Updating checksum 'cksum'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparsing header 'int_filho[1]'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparsing header 'ipv4'
[15:29:26.374] [bmv2] [D] [thread 4429] [27.0] [cxt 0] Deparser 'deparser': end
[15:29:26.374] [bmv2] [D] [thread 4432] [27.0] [cxt 0] Transmitting packet of size 95 out of port 1
[15:29:34.574] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Processing packet received on port 3
[15:29:34.576] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Parser 'parser': start
[15:29:34.576] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.577] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.577] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.578] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Bytes parsed: 14
[15:29:34.578] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Parser 'parser': end
[15:29:34.579] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.579] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.579] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.580] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Looking up key:

[15:29:34.580] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.580] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Action entry is basic169 - 
[15:29:34.581] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Action basic169
[15:29:34.581] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.581] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.581] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.582] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.582] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.582] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.583] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Looking up key:

[15:29:34.583] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.583] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.583] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.583] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.583] [bmv2] [T] [thread 4427] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.583] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.583] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.584] [bmv2] [T] [thread 4427] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.584] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.584] [bmv2] [D] [thread 4427] [28.0] [cxt 0] Egress port is 0
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Pipeline 'egress': start
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Pipeline 'egress': end
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Deparser 'deparser': start
[15:29:34.585] [bmv2] [T] [thread 4428] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.585] [bmv2] [D] [thread 4428] [28.0] [cxt 0] Deparser 'deparser': end
[15:29:34.585] [bmv2] [D] [thread 4432] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:34.827] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Processing packet received on port 2
[15:29:34.827] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Parser 'parser': start
[15:29:34.828] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:34.828] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Extracting header 'ethernet'
[15:29:34.828] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:34.828] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Bytes parsed: 14
[15:29:34.829] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Parser 'parser': end
[15:29:34.829] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Pipeline 'ingress': start
[15:29:34.830] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:34.830] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:34.832] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Looking up key:

[15:29:34.832] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:34.832] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Action entry is basic169 - 
[15:29:34.833] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Action basic169
[15:29:34.833] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:34.833] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:34.833] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:34.834] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Looking up key:

[15:29:34.834] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:34.834] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:34.834] [bmv2] [T] [thread 4427] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:34.835] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Pipeline 'ingress': end
[15:29:34.835] [bmv2] [D] [thread 4427] [29.0] [cxt 0] Egress port is 0
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Pipeline 'egress': start
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Pipeline 'egress': end
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Deparser 'deparser': start
[15:29:34.835] [bmv2] [T] [thread 4428] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:34.835] [bmv2] [D] [thread 4428] [29.0] [cxt 0] Deparser 'deparser': end
[15:29:34.835] [bmv2] [D] [thread 4432] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:36.105] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Processing packet received on port 3
[15:29:36.106] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Parser 'parser': start
[15:29:36.106] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:36.108] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Extracting header 'ethernet'
[15:29:36.108] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:36.109] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Bytes parsed: 14
[15:29:36.109] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Parser 'parser': end
[15:29:36.109] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Pipeline 'ingress': start
[15:29:36.109] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:36.110] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:36.110] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Looking up key:

[15:29:36.110] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:36.110] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Action entry is basic169 - 
[15:29:36.110] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Action basic169
[15:29:36.110] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:36.111] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Looking up key:

[15:29:36.111] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:36.111] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:36.111] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:36.112] [bmv2] [T] [thread 4427] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:36.112] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Pipeline 'ingress': end
[15:29:36.112] [bmv2] [D] [thread 4427] [30.0] [cxt 0] Egress port is 0
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Pipeline 'egress': start
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Pipeline 'egress': end
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Deparser 'deparser': start
[15:29:36.112] [bmv2] [T] [thread 4428] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:36.112] [bmv2] [D] [thread 4428] [30.0] [cxt 0] Deparser 'deparser': end
[15:29:36.112] [bmv2] [D] [thread 4432] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:36.618] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Processing packet received on port 2
[15:29:36.618] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Parser 'parser': start
[15:29:36.619] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:36.619] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Extracting header 'ethernet'
[15:29:36.619] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:36.619] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Bytes parsed: 14
[15:29:36.620] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Parser 'parser': end
[15:29:36.620] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Pipeline 'ingress': start
[15:29:36.620] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:36.620] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:36.620] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Looking up key:

[15:29:36.620] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:36.620] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Action entry is basic169 - 
[15:29:36.620] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Action basic169
[15:29:36.620] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:36.621] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Looking up key:

[15:29:36.621] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:36.621] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:36.621] [bmv2] [T] [thread 4427] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:36.621] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Pipeline 'ingress': end
[15:29:36.621] [bmv2] [D] [thread 4427] [31.0] [cxt 0] Egress port is 0
[15:29:36.621] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Pipeline 'egress': start
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Pipeline 'egress': end
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Deparser 'deparser': start
[15:29:36.622] [bmv2] [T] [thread 4428] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:36.622] [bmv2] [D] [thread 4428] [31.0] [cxt 0] Deparser 'deparser': end
[15:29:36.622] [bmv2] [D] [thread 4432] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:29:37.898] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Processing packet received on port 1
[15:29:37.898] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Parser 'parser': start
[15:29:37.898] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:29:37.898] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Extracting header 'ethernet'
[15:29:37.899] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:29:37.899] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Bytes parsed: 14
[15:29:37.899] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Parser 'parser': end
[15:29:37.900] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Pipeline 'ingress': start
[15:29:37.900] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:29:37.900] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:29:37.900] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Looking up key:

[15:29:37.900] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:29:37.900] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Action entry is basic169 - 
[15:29:37.900] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Action basic169
[15:29:37.900] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:29:37.900] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:29:37.901] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Looking up key:

[15:29:37.901] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:29:37.901] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:29:37.901] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:29:37.902] [bmv2] [T] [thread 4427] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:29:37.902] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Pipeline 'ingress': end
[15:29:37.902] [bmv2] [D] [thread 4427] [32.0] [cxt 0] Egress port is 0
[15:29:37.902] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Pipeline 'egress': start
[15:29:37.902] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Pipeline 'egress': end
[15:29:37.902] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Deparser 'deparser': start
[15:29:37.903] [bmv2] [T] [thread 4428] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:29:37.903] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:29:37.903] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:29:37.903] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:29:37.903] [bmv2] [D] [thread 4428] [32.0] [cxt 0] Deparser 'deparser': end
[15:29:37.903] [bmv2] [D] [thread 4432] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:04.523] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Processing packet received on port 2
[15:30:04.523] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Parser 'parser': start
[15:30:04.524] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:04.524] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Extracting header 'ethernet'
[15:30:04.525] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:04.525] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Bytes parsed: 14
[15:30:04.525] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Parser 'parser': end
[15:30:04.526] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Pipeline 'ingress': start
[15:30:04.526] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:04.526] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:04.526] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Looking up key:

[15:30:04.526] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:04.527] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Action entry is basic169 - 
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Action basic169
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:04.527] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Looking up key:

[15:30:04.527] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:04.527] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:04.527] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:04.528] [bmv2] [T] [thread 4427] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:04.528] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Pipeline 'ingress': end
[15:30:04.528] [bmv2] [D] [thread 4427] [33.0] [cxt 0] Egress port is 0
[15:30:04.528] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Pipeline 'egress': start
[15:30:04.529] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Pipeline 'egress': end
[15:30:04.530] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Deparser 'deparser': start
[15:30:04.530] [bmv2] [T] [thread 4428] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:04.530] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:30:04.530] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:30:04.530] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:04.530] [bmv2] [D] [thread 4428] [33.0] [cxt 0] Deparser 'deparser': end
[15:30:04.530] [bmv2] [D] [thread 4432] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:06.570] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Processing packet received on port 3
[15:30:06.570] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Parser 'parser': start
[15:30:06.571] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:06.571] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Extracting header 'ethernet'
[15:30:06.572] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:06.572] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Bytes parsed: 14
[15:30:06.572] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Parser 'parser': end
[15:30:06.573] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Pipeline 'ingress': start
[15:30:06.573] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:06.573] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:06.574] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Looking up key:

[15:30:06.574] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:06.574] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Action entry is basic169 - 
[15:30:06.574] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Action basic169
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:06.575] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Looking up key:

[15:30:06.575] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:06.575] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:06.575] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:06.576] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:06.577] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:06.577] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:06.577] [bmv2] [T] [thread 4427] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:06.577] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Pipeline 'ingress': end
[15:30:06.577] [bmv2] [D] [thread 4427] [34.0] [cxt 0] Egress port is 0
[15:30:06.577] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Pipeline 'egress': start
[15:30:06.577] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Pipeline 'egress': end
[15:30:06.577] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Deparser 'deparser': start
[15:30:06.577] [bmv2] [T] [thread 4428] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:06.577] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:30:06.578] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:30:06.578] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:06.578] [bmv2] [D] [thread 4428] [34.0] [cxt 0] Deparser 'deparser': end
[15:30:06.578] [bmv2] [D] [thread 4432] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:08.618] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Processing packet received on port 2
[15:30:08.618] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Parser 'parser': start
[15:30:08.619] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:08.619] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Extracting header 'ethernet'
[15:30:08.619] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:08.620] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Bytes parsed: 14
[15:30:08.620] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Parser 'parser': end
[15:30:08.620] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Pipeline 'ingress': start
[15:30:08.620] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:08.620] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:08.620] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Looking up key:

[15:30:08.620] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:08.620] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Action entry is basic169 - 
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Action basic169
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:08.621] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:08.621] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Looking up key:

[15:30:08.621] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:08.622] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:08.622] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:08.623] [bmv2] [T] [thread 4427] [35.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:08.623] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Pipeline 'ingress': end
[15:30:08.623] [bmv2] [D] [thread 4427] [35.0] [cxt 0] Egress port is 0
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Processing packet received on port 3
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Parser 'parser': start
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Extracting header 'ethernet'
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:08.623] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Bytes parsed: 14
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Parser 'parser': end
[15:30:08.623] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Pipeline 'ingress': start
[15:30:08.623] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:08.623] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:08.624] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Looking up key:

[15:30:08.624] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:08.624] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Action entry is basic169 - 
[15:30:08.624] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Action basic169
[15:30:08.623] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Pipeline 'egress': start
[15:30:08.624] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Pipeline 'egress': end
[15:30:08.624] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Deparser 'deparser': start
[15:30:08.625] [bmv2] [T] [thread 4428] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:08.625] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Deparsing header 'ethernet'
[15:30:08.625] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Deparsing header 'int_pai'
[15:30:08.625] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:08.625] [bmv2] [D] [thread 4428] [35.0] [cxt 0] Deparser 'deparser': end
[15:30:08.624] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:08.625] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:08.625] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:08.625] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:08.625] [bmv2] [D] [thread 4432] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:08.625] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:08.626] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Looking up key:

[15:30:08.626] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:08.626] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:08.626] [bmv2] [T] [thread 4427] [36.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:08.626] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Pipeline 'ingress': end
[15:30:08.626] [bmv2] [D] [thread 4427] [36.0] [cxt 0] Egress port is 0
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Pipeline 'egress': start
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Pipeline 'egress': end
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Deparser 'deparser': start
[15:30:08.626] [bmv2] [T] [thread 4428] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Deparsing header 'ethernet'
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Deparsing header 'int_pai'
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:08.626] [bmv2] [D] [thread 4428] [36.0] [cxt 0] Deparser 'deparser': end
[15:30:08.627] [bmv2] [D] [thread 4432] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:30:10.666] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Processing packet received on port 1
[15:30:10.666] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Parser 'parser': start
[15:30:10.667] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[15:30:10.667] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Extracting header 'ethernet'
[15:30:10.668] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Parser state 'start': key is 86dd
[15:30:10.668] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Bytes parsed: 14
[15:30:10.669] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Parser 'parser': end
[15:30:10.669] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Pipeline 'ingress': start
[15:30:10.669] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:30:10.669] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Applying table 'tbl_basic169'
[15:30:10.669] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Looking up key:

[15:30:10.670] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Table 'tbl_basic169': miss
[15:30:10.671] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Action entry is basic169 - 
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Action basic169
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:30:10.671] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:30:10.672] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Looking up key:

[15:30:10.672] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:30:10.672] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Action MyIngress.add_int_filho
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:30:10.672] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:30:10.673] [bmv2] [T] [thread 4427] [37.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:30:10.673] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Pipeline 'ingress': end
[15:30:10.674] [bmv2] [D] [thread 4427] [37.0] [cxt 0] Egress port is 0
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Pipeline 'egress': start
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Pipeline 'egress': end
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Deparser 'deparser': start
[15:30:10.674] [bmv2] [T] [thread 4428] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Deparsing header 'ethernet'
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Deparsing header 'int_pai'
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:30:10.674] [bmv2] [D] [thread 4428] [37.0] [cxt 0] Deparser 'deparser': end
[15:30:10.675] [bmv2] [D] [thread 4432] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:01.866] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Processing packet received on port 2
[15:31:01.866] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Parser 'parser': start
[15:31:01.867] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:01.867] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Extracting header 'ethernet'
[15:31:01.867] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:01.869] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Bytes parsed: 14
[15:31:01.869] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Parser 'parser': end
[15:31:01.869] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Pipeline 'ingress': start
[15:31:01.870] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:01.870] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:01.870] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Looking up key:

[15:31:01.871] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:01.871] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Action entry is basic169 - 
[15:31:01.872] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Action basic169
[15:31:01.872] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:01.872] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:01.873] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:01.873] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:01.873] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:01.873] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:01.873] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Looking up key:

[15:31:01.873] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:01.873] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:01.874] [bmv2] [T] [thread 4427] [38.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:01.874] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Pipeline 'ingress': end
[15:31:01.874] [bmv2] [D] [thread 4427] [38.0] [cxt 0] Egress port is 0
[15:31:01.874] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Pipeline 'egress': start
[15:31:01.874] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Pipeline 'egress': end
[15:31:01.875] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Deparser 'deparser': start
[15:31:01.875] [bmv2] [T] [thread 4428] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:01.875] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Deparsing header 'ethernet'
[15:31:01.875] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Deparsing header 'int_pai'
[15:31:01.875] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:01.875] [bmv2] [D] [thread 4428] [38.0] [cxt 0] Deparser 'deparser': end
[15:31:01.875] [bmv2] [D] [thread 4432] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.059] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Processing packet received on port 2
[15:31:10.059] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Parser 'parser': start
[15:31:10.059] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.059] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.059] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.060] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Bytes parsed: 14
[15:31:10.060] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Parser 'parser': end
[15:31:10.060] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.060] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.061] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.061] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Looking up key:

[15:31:10.061] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.061] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Action entry is basic169 - 
[15:31:10.062] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Action basic169
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.063] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Looking up key:

[15:31:10.063] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.063] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.063] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.064] [bmv2] [T] [thread 4427] [39.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.064] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.064] [bmv2] [D] [thread 4427] [39.0] [cxt 0] Egress port is 0
[15:31:10.064] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Processing packet received on port 3
[15:31:10.064] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Parser 'parser': start
[15:31:10.064] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.064] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.064] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Bytes parsed: 14
[15:31:10.065] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Parser 'parser': end
[15:31:10.065] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.065] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Looking up key:

[15:31:10.065] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.065] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Action entry is basic169 - 
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Action basic169
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.065] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.066] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.066] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.066] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.066] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Looking up key:

[15:31:10.066] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.066] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.064] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Pipeline 'egress': start
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Pipeline 'egress': end
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Deparser 'deparser': start
[15:31:10.067] [bmv2] [T] [thread 4428] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.067] [bmv2] [D] [thread 4428] [39.0] [cxt 0] Deparser 'deparser': end
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.067] [bmv2] [D] [thread 4432] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.067] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.068] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.068] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.068] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.068] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.068] [bmv2] [T] [thread 4427] [40.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.068] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.068] [bmv2] [D] [thread 4427] [40.0] [cxt 0] Egress port is 0
[15:31:10.068] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Processing packet received on port 3
[15:31:10.068] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Parser 'parser': start
[15:31:10.068] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:10.068] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Extracting header 'ethernet'
[15:31:10.068] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Pipeline 'egress': start
[15:31:10.068] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Pipeline 'egress': end
[15:31:10.068] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Deparser 'deparser': start
[15:31:10.068] [bmv2] [T] [thread 4428] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.068] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.069] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.069] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.069] [bmv2] [D] [thread 4428] [40.0] [cxt 0] Deparser 'deparser': end
[15:31:10.068] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:10.069] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Bytes parsed: 14
[15:31:10.069] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Parser 'parser': end
[15:31:10.069] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Pipeline 'ingress': start
[15:31:10.069] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:10.069] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:10.069] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Looking up key:

[15:31:10.069] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:10.069] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Action entry is basic169 - 
[15:31:10.069] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Action basic169
[15:31:10.069] [bmv2] [D] [thread 4432] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:10.069] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:10.070] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:10.070] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:10.070] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:10.070] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:10.070] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:10.070] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Looking up key:

[15:31:10.071] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:10.071] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:10.071] [bmv2] [T] [thread 4427] [41.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:10.071] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Pipeline 'ingress': end
[15:31:10.071] [bmv2] [D] [thread 4427] [41.0] [cxt 0] Egress port is 0
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Pipeline 'egress': start
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Pipeline 'egress': end
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Deparser 'deparser': start
[15:31:10.071] [bmv2] [T] [thread 4428] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Deparsing header 'ethernet'
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Deparsing header 'int_pai'
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:10.071] [bmv2] [D] [thread 4428] [41.0] [cxt 0] Deparser 'deparser': end
[15:31:10.072] [bmv2] [D] [thread 4432] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:31:14.154] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Processing packet received on port 1
[15:31:14.154] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Parser 'parser': start
[15:31:14.155] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[15:31:14.155] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Extracting header 'ethernet'
[15:31:14.156] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Parser state 'start': key is 86dd
[15:31:14.157] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Bytes parsed: 14
[15:31:14.157] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Parser 'parser': end
[15:31:14.158] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Pipeline 'ingress': start
[15:31:14.158] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:31:14.158] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Applying table 'tbl_basic169'
[15:31:14.158] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Looking up key:

[15:31:14.158] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Table 'tbl_basic169': miss
[15:31:14.159] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Action entry is basic169 - 
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Action basic169
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:31:14.159] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:31:14.159] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Looking up key:

[15:31:14.159] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:31:14.160] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Action MyIngress.add_int_filho
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:31:14.160] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:31:14.161] [bmv2] [T] [thread 4427] [42.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:31:14.161] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Pipeline 'ingress': end
[15:31:14.161] [bmv2] [D] [thread 4427] [42.0] [cxt 0] Egress port is 0
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Pipeline 'egress': start
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Pipeline 'egress': end
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Deparser 'deparser': start
[15:31:14.161] [bmv2] [T] [thread 4428] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Deparsing header 'ethernet'
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Deparsing header 'int_pai'
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:31:14.161] [bmv2] [D] [thread 4428] [42.0] [cxt 0] Deparser 'deparser': end
[15:31:14.161] [bmv2] [D] [thread 4432] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
