m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vD_pos_edge_gate
Z0 !s110 1596839175
!i10b 1
!s100 F_BdgaY5dVI]g32BmD5[m2
I`[`TTRITD][`Qo5=:eB4[0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate
w1596838857
8C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1596839175.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d_pos_edge_gate
vD_pos_edge_gate_tb
R0
!i10b 1
!s100 Hfl?<;BizllCO27i<FOnE0
I0QRcLMXN5462goJ_4Oc?12
R1
R2
w1596839171
8C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/flip_flop/D_pos_edge_gate/D_pos_edge_gate_tb.v|
!s101 -O0
!i113 1
R5
n@d_pos_edge_gate_tb
