module mod5_counter(
input clk,rst,
output reg [2:0]q
);
always@(posedge clk)
begin
if(rst)
begin
q<=3'b000;
end
else if(q>3'b100)
begin
q<=3'b000;
end
else
begin
q<=q+1;
end
end
endmodule
