-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "06/04/2024 12:09:13"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END top_level;

-- Design Ports Information
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \clk_div_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \clk_div_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \clk_div_counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \clk_div_counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \clk_div_counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \Add0~118\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \clk_div_counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \clk_div_counter[21]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~121_sumout\ : std_logic;
SIGNAL \Add0~122\ : std_logic;
SIGNAL \Add0~125_sumout\ : std_logic;
SIGNAL \Add0~126\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \clk_div_counter[26]~DUPLICATE_q\ : std_logic;
SIGNAL \clk_div_counter[28]~DUPLICATE_q\ : std_logic;
SIGNAL \clk_div_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \clk_div_counter[30]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \clk_div_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \clk_div_counter[31]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \clk~0_combout\ : std_logic;
SIGNAL \clk~feeder_combout\ : std_logic;
SIGNAL \clk~q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage~7_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage.fetch_stage~q\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage~5_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage.execute_stage~q\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage~6_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|current_stage.decode_stage~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux2~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector4~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector4~1_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Equal7~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[2]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[2]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[2]~2_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \recop|datapath_inst|operand[11]~33_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal4~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector6~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux18~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux17~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux16~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux5~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SWITCHES[3]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[4]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[6]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[8]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[10]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[11]~15_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \recop|datapath_inst|operand[14]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[14]~46_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[1]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[1]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~21_sumout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux14~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[1]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~22\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~30\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~26\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~18\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~14\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~10\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~6\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~58\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~54\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~50\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~46\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~42\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~38\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[14]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~34\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~1_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[15]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[15]~1_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \recop|datapath_inst|operand[15]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[15]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux0~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux15~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux15~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux15~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector9~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALU_B_MUX~combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux1~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux1~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux1~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux2~2_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \recop|datapath_inst|operand[13]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux2~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux2~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux3~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux4~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux5~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux6~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux7~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux9~2_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux9~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux9~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux10~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~66_cout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~2\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~6\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~10\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~14\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~18\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~22\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~26\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~30\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~62\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~58\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~54\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~50\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~46\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~42\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~38\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[15]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[9]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[7]~2_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \recop|datapath_inst|operand[7]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[7]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[7]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[14]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux8~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux14~1_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[0]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux15~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[3]~7_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \recop|datapath_inst|operand[3]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux12~1_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[2]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux13~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|LessThan0~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[14]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[5]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[5]~4_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[4]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[4]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[4]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[13]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[13]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[13]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[13]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[12]~11_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[12]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[12]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[12]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[12]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[11]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[10]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[10]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[10]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[3]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[9]~14_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \recop|datapath_inst|operand[9]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[9]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[9]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[9]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[9]~49_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~61_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[8]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[8]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[8]~52_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux8~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux8~3_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[7]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[7]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[7]~53_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[6]~23_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[6]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[6]~57_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[2]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[5]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[5]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[5]~61_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux11~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[4]~19_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SWITCHES[4]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[4]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[4]~65_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux12~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux12~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~17_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[3]~69_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux13~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux13~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[2]~15_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[2]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[2]~73_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[1]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux14~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux14~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[1]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~5_sumout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SWITCHES[1]~feeder_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[1]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[1]~77_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[1]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[11]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[11]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[11]~13_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[10]~13_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[10]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[10]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[10]~14_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_memory_address_out[0]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux15~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Mux15~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[0]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|Add0~1_sumout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|read_data_two_signal_in[0]~81_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[9]~15_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[8]~15_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[8]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[8]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[8]~16_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[7]~3_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|data_too_data_memory[6]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[6]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[6]~4_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \recop|datapath_inst|operand[5]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[5]~5_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux3~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux3~2_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[4]~6_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector2~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[3]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[3]~8_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector1~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector1~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux18~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux10~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux10~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux10~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Selector3~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[2]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[2]~9_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux19~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|prog_mem_address[15]~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|operand[0]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[0]~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux5~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|PC_SRC[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[12]~12_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|program_counter[13]~11_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux2~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux2~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|REG_WRITE~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux19~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|Mux18~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ssop_output[15]~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux6~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux5~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux4~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux3~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux2~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux1~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux6~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux5~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux4~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux3~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux2~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux1~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux6~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux5~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux4~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux3~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux2~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux1~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux6~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux5~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux4~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux3~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux2~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux1~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|Mux0~0_combout\ : std_logic;
SIGNAL \recop|SOP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL SWITCHES : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ssop_output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL clk_div_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|prog_mem_address\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|datapath_inst|rd1_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALU_A_MUX\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|datapath_inst|rd2_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|program_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|next_program_counter_signal\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[7]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[6]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[3]~43_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[2]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[1]~41_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_current_stage.fetch_stage~q\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~3_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[8]~40_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[8]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[9]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[9]~37_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[10]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[10]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[11]~34_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[11]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[12]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[12]~31_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[13]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[14]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[2]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[3]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[1]~26_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[4]~25_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[4]~24_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[5]~23_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[5]~22_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[6]~21_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[7]~20_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[15]~19_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[15]~18_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[0]~17_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[0]~16_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_clk~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \InvertedSevenSegment_HEX0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk~q\ : std_logic;
SIGNAL \recop|ALT_INV_SOP\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL ALT_INV_clk_div_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_SWITCHES : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_clk_div_counter[28]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[26]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[18]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[21]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[30]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[31]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clk_div_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_next_program_counter_signal\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_program_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_prog_mem_address\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_rd2_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_ALU_A_MUX\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_rd1_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|datapath_inst|ALT_INV_ssop_output\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|control_unit_inst|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[8]~16_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[9]~15_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[10]~14_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[11]~13_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[12]~12_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[13]~11_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[14]~10_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[2]~9_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[3]~8_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[1]~7_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[4]~6_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[5]~5_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[6]~4_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[7]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[15]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_program_counter[0]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~51_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~50_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~48_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~45_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~44_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~42_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~41_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~39_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~38_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~36_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~35_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[13]~47_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~33_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~32_combout\ : std_logic;
SIGNAL \recop|datapath_inst|inst_alu|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_operand[14]~46_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~30_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~29_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~28_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~27_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~1_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~0_combout\ : std_logic;
SIGNAL \recop|datapath_inst|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \recop|control_unit_inst|ALT_INV_Equal3~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \recop|datapath_inst|read_data_two_signal_in[15]~31_combout\ & 
\recop|datapath_inst|read_data_two_signal_in[14]~34_combout\ & \recop|datapath_inst|read_data_two_signal_in[13]~37_combout\ & \recop|datapath_inst|read_data_two_signal_in[12]~40_combout\ & \recop|datapath_inst|read_data_two_signal_in[11]~43_combout\ & 
\recop|datapath_inst|read_data_two_signal_in[10]~46_combout\ & \recop|datapath_inst|read_data_two_signal_in[9]~49_combout\ & \recop|datapath_inst|read_data_two_signal_in[8]~52_combout\ & \recop|datapath_inst|read_data_two_signal_in[7]~53_combout\ & 
\recop|datapath_inst|read_data_two_signal_in[6]~57_combout\ & \recop|datapath_inst|read_data_two_signal_in[5]~61_combout\ & \recop|datapath_inst|read_data_two_signal_in[4]~65_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~69_combout\ & 
\recop|datapath_inst|read_data_two_signal_in[2]~73_combout\ & \recop|datapath_inst|read_data_two_signal_in[1]~77_combout\ & \recop|datapath_inst|read_data_two_signal_in[0]~81_combout\);

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|datapath_inst|rd1_signal\(3) & \recop|datapath_inst|rd1_signal\(2) & \recop|datapath_inst|rd1_signal\(1) & 
\recop|datapath_inst|rd1_signal\(0));

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\recop|datapath_inst|rd2_signal\(3) & \recop|datapath_inst|rd2_signal\(2) & \recop|datapath_inst|rd2_signal\(1) & 
\recop|datapath_inst|rd2_signal\(0));

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(13) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(14) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(15) <= \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[15]~1_combout\ & \recop|datapath_inst|data_too_data_memory[0]~0_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[7]~2_combout\ & \recop|datapath_inst|data_too_data_memory[6]~3_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[5]~4_combout\ & \recop|datapath_inst|data_too_data_memory[4]~5_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[3]~7_combout\ & \recop|datapath_inst|data_too_data_memory[1]~6_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[14]~9_combout\ & \recop|datapath_inst|data_too_data_memory[2]~8_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[13]~10_combout\ & \recop|datapath_inst|data_too_data_memory[12]~11_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[11]~12_combout\ & \recop|datapath_inst|data_too_data_memory[10]~13_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\recop|datapath_inst|data_too_data_memory[9]~14_combout\ & \recop|datapath_inst|data_too_data_memory[8]~15_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|datapath_inst|data_memory_address_out[11]~15_combout\ & \recop|datapath_inst|data_memory_address_out[10]~14_combout\ & 
\recop|datapath_inst|data_memory_address_out[9]~13_combout\ & \recop|datapath_inst|data_memory_address_out[8]~12_combout\ & \recop|datapath_inst|data_memory_address_out[7]~11_combout\ & \recop|datapath_inst|data_memory_address_out[6]~10_combout\ & 
\recop|datapath_inst|data_memory_address_out[5]~9_combout\ & \recop|datapath_inst|data_memory_address_out[4]~8_combout\ & \recop|datapath_inst|data_memory_address_out[3]~7_combout\ & \recop|datapath_inst|data_memory_address_out[2]~6_combout\ & 
\recop|datapath_inst|data_memory_address_out[1]~5_combout\ & \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) <= \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(1);

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\recop|datapath_inst|prog_mem_address\(11) & \recop|datapath_inst|prog_mem_address\(10) & \recop|datapath_inst|prog_mem_address\(9) & 
\recop|datapath_inst|prog_mem_address\(8) & \recop|datapath_inst|prog_mem_address\(7) & \recop|datapath_inst|prog_mem_address\(6) & \recop|datapath_inst|prog_mem_address\(5) & \recop|datapath_inst|prog_mem_address\(4) & 
\recop|datapath_inst|prog_mem_address\(3) & \recop|datapath_inst|prog_mem_address\(2) & \recop|datapath_inst|prog_mem_address\(1) & \recop|datapath_inst|prog_mem_address\(0));

\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ <= \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux3~2_combout\ <= NOT \recop|control_unit_inst|Mux3~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux3~1_combout\ <= NOT \recop|control_unit_inst|Mux3~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux3~0_combout\ <= NOT \recop|control_unit_inst|Mux3~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~25_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[7]~25_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux8~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux8~3_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~24_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[7]~24_combout\;
\recop|datapath_inst|ALT_INV_operand[7]~45_combout\ <= NOT \recop|datapath_inst|operand[7]~45_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~23_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[6]~23_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux9~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux9~3_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~22_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[6]~22_combout\;
\recop|datapath_inst|ALT_INV_operand[6]~44_combout\ <= NOT \recop|datapath_inst|operand[6]~44_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~21_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[5]~21_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~20_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[5]~20_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~19_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[4]~19_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~18_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[4]~18_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~17_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~17_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux12~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux12~3_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~16_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~16_combout\;
\recop|datapath_inst|ALT_INV_operand[3]~43_combout\ <= NOT \recop|datapath_inst|operand[3]~43_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~15_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[2]~15_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux13~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux13~3_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~14_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[2]~14_combout\;
\recop|datapath_inst|ALT_INV_operand[2]~42_combout\ <= NOT \recop|datapath_inst|operand[2]~42_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~13_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[1]~13_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux14~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux14~3_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~12_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[1]~12_combout\;
\recop|datapath_inst|ALT_INV_operand[1]~41_combout\ <= NOT \recop|datapath_inst|operand[1]~41_combout\;
\recop|control_unit_inst|ALT_INV_current_stage.fetch_stage~q\ <= NOT \recop|control_unit_inst|current_stage.fetch_stage~q\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~9_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~8_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~7_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[0]~7_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~4_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~4_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~3_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~3_combout\;
\recop|control_unit_inst|ALT_INV_Mux17~0_combout\ <= NOT \recop|control_unit_inst|Mux17~0_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~23_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~23_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~22_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~22_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~21_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~21_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux5~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~20_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~20_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~19_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~19_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux4~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux3~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~18_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~18_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~17_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~17_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~16_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~16_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~15_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~15_combout\;
\recop|datapath_inst|ALT_INV_operand[8]~40_combout\ <= NOT \recop|datapath_inst|operand[8]~40_combout\;
\recop|datapath_inst|ALT_INV_operand[8]~39_combout\ <= NOT \recop|datapath_inst|operand[8]~39_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~14_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~14_combout\;
\recop|datapath_inst|ALT_INV_operand[9]~38_combout\ <= NOT \recop|datapath_inst|operand[9]~38_combout\;
\recop|datapath_inst|ALT_INV_operand[9]~37_combout\ <= NOT \recop|datapath_inst|operand[9]~37_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~13_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~13_combout\;
\recop|datapath_inst|ALT_INV_operand[10]~36_combout\ <= NOT \recop|datapath_inst|operand[10]~36_combout\;
\recop|datapath_inst|ALT_INV_operand[10]~35_combout\ <= NOT \recop|datapath_inst|operand[10]~35_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~12_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~12_combout\;
\recop|datapath_inst|ALT_INV_operand[11]~34_combout\ <= NOT \recop|datapath_inst|operand[11]~34_combout\;
\recop|datapath_inst|ALT_INV_operand[11]~33_combout\ <= NOT \recop|datapath_inst|operand[11]~33_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~11_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~11_combout\;
\recop|datapath_inst|ALT_INV_operand[12]~32_combout\ <= NOT \recop|datapath_inst|operand[12]~32_combout\;
\recop|datapath_inst|ALT_INV_operand[12]~31_combout\ <= NOT \recop|datapath_inst|operand[12]~31_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~10_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux2~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux2~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux2~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux2~1_combout\;
\recop|datapath_inst|ALT_INV_operand[13]~30_combout\ <= NOT \recop|datapath_inst|operand[13]~30_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux1~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux1~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux1~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux1~1_combout\;
\recop|datapath_inst|ALT_INV_operand[14]~29_combout\ <= NOT \recop|datapath_inst|operand[14]~29_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~9_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~9_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~8_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~8_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux11~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux10~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~7_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~7_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~6_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~6_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~5_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~5_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux13~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux13~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux13~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux13~1_combout\;
\recop|datapath_inst|ALT_INV_operand[2]~28_combout\ <= NOT \recop|datapath_inst|operand[2]~28_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux12~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux12~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux12~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux12~1_combout\;
\recop|datapath_inst|ALT_INV_operand[3]~27_combout\ <= NOT \recop|datapath_inst|operand[3]~27_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~4_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~4_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux14~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux14~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux14~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux14~1_combout\;
\recop|datapath_inst|ALT_INV_operand[1]~26_combout\ <= NOT \recop|datapath_inst|operand[1]~26_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~3_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~3_combout\;
\recop|datapath_inst|ALT_INV_operand[4]~25_combout\ <= NOT \recop|datapath_inst|operand[4]~25_combout\;
\recop|datapath_inst|ALT_INV_operand[4]~24_combout\ <= NOT \recop|datapath_inst|operand[4]~24_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~2_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~2_combout\;
\recop|datapath_inst|ALT_INV_operand[5]~23_combout\ <= NOT \recop|datapath_inst|operand[5]~23_combout\;
\recop|datapath_inst|ALT_INV_operand[5]~22_combout\ <= NOT \recop|datapath_inst|operand[5]~22_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_LessThan0~1_combout\ <= NOT \recop|datapath_inst|inst_alu|LessThan0~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux9~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux9~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux9~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux9~1_combout\;
\recop|datapath_inst|ALT_INV_operand[6]~21_combout\ <= NOT \recop|datapath_inst|operand[6]~21_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux8~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux8~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux8~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux8~1_combout\;
\recop|datapath_inst|ALT_INV_operand[7]~20_combout\ <= NOT \recop|datapath_inst|operand[7]~20_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux0~1_combout\;
\recop|datapath_inst|ALT_INV_operand[15]~19_combout\ <= NOT \recop|datapath_inst|operand[15]~19_combout\;
\recop|datapath_inst|ALT_INV_operand[15]~18_combout\ <= NOT \recop|datapath_inst|operand[15]~18_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux15~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux15~3_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux15~2_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux15~2_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux15~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux15~1_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\ <= NOT \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~2_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[0]~2_combout\;
\recop|datapath_inst|ALT_INV_operand[0]~17_combout\ <= NOT \recop|datapath_inst|operand[0]~17_combout\;
\recop|datapath_inst|ALT_INV_operand[0]~16_combout\ <= NOT \recop|datapath_inst|operand[0]~16_combout\;
\recop|control_unit_inst|ALT_INV_Equal0~0_combout\ <= NOT \recop|control_unit_inst|Equal0~0_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\;
\recop|control_unit_inst|ALT_INV_Selector6~0_combout\ <= NOT \recop|control_unit_inst|Selector6~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal4~0_combout\ <= NOT \recop|control_unit_inst|Equal4~0_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\;
\recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\ <= NOT \recop|control_unit_inst|current_stage.decode_stage~q\;
\recop|control_unit_inst|ALT_INV_Mux5~0_combout\ <= NOT \recop|control_unit_inst|Mux5~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux2~2_combout\ <= NOT \recop|control_unit_inst|Mux2~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux2~1_combout\ <= NOT \recop|control_unit_inst|Mux2~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux18~1_combout\ <= NOT \recop|control_unit_inst|Mux18~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux2~0_combout\ <= NOT \recop|control_unit_inst|Mux2~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\;
\recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\ <= NOT \recop|datapath_inst|ssop_output[15]~0_combout\;
\recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\ <= NOT \recop|control_unit_inst|current_stage.execute_stage~q\;
\recop|control_unit_inst|ALT_INV_Mux19~0_combout\ <= NOT \recop|control_unit_inst|Mux19~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux18~0_combout\ <= NOT \recop|control_unit_inst|Mux18~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0);
\ALT_INV_clk~0_combout\ <= NOT \clk~0_combout\;
\ALT_INV_Equal0~6_combout\ <= NOT \Equal0~6_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\InvertedSevenSegment_HEX5|ALT_INV_Mux0~0_combout\ <= NOT \InvertedSevenSegment_HEX5|Mux0~0_combout\;
\InvertedSevenSegment_HEX4|ALT_INV_Mux0~0_combout\ <= NOT \InvertedSevenSegment_HEX4|Mux0~0_combout\;
\InvertedSevenSegment_HEX1|ALT_INV_Mux0~0_combout\ <= NOT \InvertedSevenSegment_HEX1|Mux0~0_combout\;
\InvertedSevenSegment_HEX0|ALT_INV_Mux0~0_combout\ <= NOT \InvertedSevenSegment_HEX0|Mux0~0_combout\;
\ALT_INV_clk~q\ <= NOT \clk~q\;
\recop|ALT_INV_SOP\(7) <= NOT \recop|SOP\(7);
\recop|ALT_INV_SOP\(6) <= NOT \recop|SOP\(6);
\recop|ALT_INV_SOP\(5) <= NOT \recop|SOP\(5);
\recop|ALT_INV_SOP\(4) <= NOT \recop|SOP\(4);
\recop|ALT_INV_SOP\(3) <= NOT \recop|SOP\(3);
\recop|ALT_INV_SOP\(2) <= NOT \recop|SOP\(2);
\recop|ALT_INV_SOP\(1) <= NOT \recop|SOP\(1);
\recop|ALT_INV_SOP\(0) <= NOT \recop|SOP\(0);
\recop|control_unit_inst|ALT_INV_Selector9~0_combout\ <= NOT \recop|control_unit_inst|Selector9~0_combout\;
\recop|datapath_inst|ALT_INV_Add0~57_sumout\ <= NOT \recop|datapath_inst|Add0~57_sumout\;
\recop|datapath_inst|ALT_INV_Add0~53_sumout\ <= NOT \recop|datapath_inst|Add0~53_sumout\;
\recop|datapath_inst|ALT_INV_Add0~49_sumout\ <= NOT \recop|datapath_inst|Add0~49_sumout\;
\recop|datapath_inst|ALT_INV_Add0~45_sumout\ <= NOT \recop|datapath_inst|Add0~45_sumout\;
\recop|datapath_inst|ALT_INV_Add0~41_sumout\ <= NOT \recop|datapath_inst|Add0~41_sumout\;
\recop|datapath_inst|ALT_INV_Add0~37_sumout\ <= NOT \recop|datapath_inst|Add0~37_sumout\;
\recop|datapath_inst|ALT_INV_Add0~33_sumout\ <= NOT \recop|datapath_inst|Add0~33_sumout\;
\recop|datapath_inst|ALT_INV_Add0~29_sumout\ <= NOT \recop|datapath_inst|Add0~29_sumout\;
\recop|datapath_inst|ALT_INV_Add0~25_sumout\ <= NOT \recop|datapath_inst|Add0~25_sumout\;
\recop|datapath_inst|ALT_INV_Add0~21_sumout\ <= NOT \recop|datapath_inst|Add0~21_sumout\;
\recop|datapath_inst|ALT_INV_Add0~17_sumout\ <= NOT \recop|datapath_inst|Add0~17_sumout\;
\recop|datapath_inst|ALT_INV_Add0~13_sumout\ <= NOT \recop|datapath_inst|Add0~13_sumout\;
\recop|datapath_inst|ALT_INV_Add0~9_sumout\ <= NOT \recop|datapath_inst|Add0~9_sumout\;
\recop|datapath_inst|ALT_INV_Add0~5_sumout\ <= NOT \recop|datapath_inst|Add0~5_sumout\;
\recop|datapath_inst|ALT_INV_Add0~1_sumout\ <= NOT \recop|datapath_inst|Add0~1_sumout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~61_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~61_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~57_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~57_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~53_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~53_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~49_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~49_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~45_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~45_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~41_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~41_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~37_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~37_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~33_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~33_sumout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~29_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~29_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~25_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~25_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~21_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~21_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~17_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~17_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~13_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~13_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~9_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~9_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~5_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~5_sumout\;
\recop|datapath_inst|inst_alu|ALT_INV_Add0~1_sumout\ <= NOT \recop|datapath_inst|inst_alu|Add0~1_sumout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15);
\recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\;
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(13) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(13);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(14) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(14);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(15) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(15);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4);
\recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0);
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0);
ALT_INV_clk_div_counter(28) <= NOT clk_div_counter(28);
ALT_INV_clk_div_counter(27) <= NOT clk_div_counter(27);
ALT_INV_clk_div_counter(16) <= NOT clk_div_counter(16);
ALT_INV_clk_div_counter(26) <= NOT clk_div_counter(26);
ALT_INV_clk_div_counter(25) <= NOT clk_div_counter(25);
ALT_INV_clk_div_counter(24) <= NOT clk_div_counter(24);
ALT_INV_clk_div_counter(23) <= NOT clk_div_counter(23);
ALT_INV_clk_div_counter(22) <= NOT clk_div_counter(22);
ALT_INV_clk_div_counter(0) <= NOT clk_div_counter(0);
ALT_INV_clk_div_counter(1) <= NOT clk_div_counter(1);
ALT_INV_clk_div_counter(2) <= NOT clk_div_counter(2);
ALT_INV_clk_div_counter(6) <= NOT clk_div_counter(6);
ALT_INV_clk_div_counter(17) <= NOT clk_div_counter(17);
ALT_INV_clk_div_counter(18) <= NOT clk_div_counter(18);
ALT_INV_clk_div_counter(19) <= NOT clk_div_counter(19);
ALT_INV_clk_div_counter(20) <= NOT clk_div_counter(20);
ALT_INV_clk_div_counter(21) <= NOT clk_div_counter(21);
ALT_INV_clk_div_counter(29) <= NOT clk_div_counter(29);
ALT_INV_clk_div_counter(11) <= NOT clk_div_counter(11);
ALT_INV_clk_div_counter(12) <= NOT clk_div_counter(12);
ALT_INV_clk_div_counter(13) <= NOT clk_div_counter(13);
ALT_INV_clk_div_counter(14) <= NOT clk_div_counter(14);
ALT_INV_clk_div_counter(15) <= NOT clk_div_counter(15);
ALT_INV_clk_div_counter(30) <= NOT clk_div_counter(30);
ALT_INV_clk_div_counter(5) <= NOT clk_div_counter(5);
ALT_INV_clk_div_counter(31) <= NOT clk_div_counter(31);
ALT_INV_clk_div_counter(7) <= NOT clk_div_counter(7);
ALT_INV_clk_div_counter(8) <= NOT clk_div_counter(8);
ALT_INV_clk_div_counter(9) <= NOT clk_div_counter(9);
ALT_INV_clk_div_counter(10) <= NOT clk_div_counter(10);
ALT_INV_clk_div_counter(3) <= NOT clk_div_counter(3);
ALT_INV_clk_div_counter(4) <= NOT clk_div_counter(4);
ALT_INV_SWITCHES(7) <= NOT SWITCHES(7);
ALT_INV_SWITCHES(6) <= NOT SWITCHES(6);
ALT_INV_SWITCHES(5) <= NOT SWITCHES(5);
ALT_INV_SWITCHES(4) <= NOT SWITCHES(4);
ALT_INV_SWITCHES(3) <= NOT SWITCHES(3);
ALT_INV_SWITCHES(2) <= NOT SWITCHES(2);
ALT_INV_SWITCHES(1) <= NOT SWITCHES(1);
ALT_INV_SWITCHES(0) <= NOT SWITCHES(0);
\ALT_INV_clk_div_counter[28]~DUPLICATE_q\ <= NOT \clk_div_counter[28]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[16]~DUPLICATE_q\ <= NOT \clk_div_counter[16]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[26]~DUPLICATE_q\ <= NOT \clk_div_counter[26]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[0]~DUPLICATE_q\ <= NOT \clk_div_counter[0]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[2]~DUPLICATE_q\ <= NOT \clk_div_counter[2]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[18]~DUPLICATE_q\ <= NOT \clk_div_counter[18]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[21]~DUPLICATE_q\ <= NOT \clk_div_counter[21]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[14]~DUPLICATE_q\ <= NOT \clk_div_counter[14]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[30]~DUPLICATE_q\ <= NOT \clk_div_counter[30]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[31]~DUPLICATE_q\ <= NOT \clk_div_counter[31]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[8]~DUPLICATE_q\ <= NOT \clk_div_counter[8]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[10]~DUPLICATE_q\ <= NOT \clk_div_counter[10]~DUPLICATE_q\;
\ALT_INV_clk_div_counter[3]~DUPLICATE_q\ <= NOT \clk_div_counter[3]~DUPLICATE_q\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(8) <= NOT \recop|datapath_inst|next_program_counter_signal\(8);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(9) <= NOT \recop|datapath_inst|next_program_counter_signal\(9);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(10) <= NOT \recop|datapath_inst|next_program_counter_signal\(10);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(11) <= NOT \recop|datapath_inst|next_program_counter_signal\(11);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(12) <= NOT \recop|datapath_inst|next_program_counter_signal\(12);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(13) <= NOT \recop|datapath_inst|next_program_counter_signal\(13);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(14) <= NOT \recop|datapath_inst|next_program_counter_signal\(14);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(2) <= NOT \recop|datapath_inst|next_program_counter_signal\(2);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(3) <= NOT \recop|datapath_inst|next_program_counter_signal\(3);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(1) <= NOT \recop|datapath_inst|next_program_counter_signal\(1);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(4) <= NOT \recop|datapath_inst|next_program_counter_signal\(4);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(5) <= NOT \recop|datapath_inst|next_program_counter_signal\(5);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(6) <= NOT \recop|datapath_inst|next_program_counter_signal\(6);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(7) <= NOT \recop|datapath_inst|next_program_counter_signal\(7);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(15) <= NOT \recop|datapath_inst|next_program_counter_signal\(15);
\recop|datapath_inst|ALT_INV_next_program_counter_signal\(0) <= NOT \recop|datapath_inst|next_program_counter_signal\(0);
\recop|datapath_inst|ALT_INV_program_counter\(8) <= NOT \recop|datapath_inst|program_counter\(8);
\recop|datapath_inst|ALT_INV_program_counter\(9) <= NOT \recop|datapath_inst|program_counter\(9);
\recop|datapath_inst|ALT_INV_program_counter\(10) <= NOT \recop|datapath_inst|program_counter\(10);
\recop|datapath_inst|ALT_INV_program_counter\(11) <= NOT \recop|datapath_inst|program_counter\(11);
\recop|datapath_inst|ALT_INV_program_counter\(12) <= NOT \recop|datapath_inst|program_counter\(12);
\recop|datapath_inst|ALT_INV_program_counter\(13) <= NOT \recop|datapath_inst|program_counter\(13);
\recop|datapath_inst|ALT_INV_program_counter\(14) <= NOT \recop|datapath_inst|program_counter\(14);
\recop|datapath_inst|ALT_INV_program_counter\(2) <= NOT \recop|datapath_inst|program_counter\(2);
\recop|datapath_inst|ALT_INV_program_counter\(3) <= NOT \recop|datapath_inst|program_counter\(3);
\recop|datapath_inst|ALT_INV_program_counter\(1) <= NOT \recop|datapath_inst|program_counter\(1);
\recop|datapath_inst|ALT_INV_program_counter\(4) <= NOT \recop|datapath_inst|program_counter\(4);
\recop|datapath_inst|ALT_INV_program_counter\(5) <= NOT \recop|datapath_inst|program_counter\(5);
\recop|datapath_inst|ALT_INV_program_counter\(6) <= NOT \recop|datapath_inst|program_counter\(6);
\recop|datapath_inst|ALT_INV_program_counter\(7) <= NOT \recop|datapath_inst|program_counter\(7);
\recop|datapath_inst|ALT_INV_program_counter\(15) <= NOT \recop|datapath_inst|program_counter\(15);
\recop|datapath_inst|ALT_INV_program_counter\(0) <= NOT \recop|datapath_inst|program_counter\(0);
\recop|datapath_inst|ALT_INV_prog_mem_address\(11) <= NOT \recop|datapath_inst|prog_mem_address\(11);
\recop|datapath_inst|ALT_INV_prog_mem_address\(10) <= NOT \recop|datapath_inst|prog_mem_address\(10);
\recop|datapath_inst|ALT_INV_prog_mem_address\(9) <= NOT \recop|datapath_inst|prog_mem_address\(9);
\recop|datapath_inst|ALT_INV_prog_mem_address\(8) <= NOT \recop|datapath_inst|prog_mem_address\(8);
\recop|datapath_inst|ALT_INV_prog_mem_address\(7) <= NOT \recop|datapath_inst|prog_mem_address\(7);
\recop|datapath_inst|ALT_INV_prog_mem_address\(6) <= NOT \recop|datapath_inst|prog_mem_address\(6);
\recop|datapath_inst|ALT_INV_prog_mem_address\(5) <= NOT \recop|datapath_inst|prog_mem_address\(5);
\recop|datapath_inst|ALT_INV_prog_mem_address\(4) <= NOT \recop|datapath_inst|prog_mem_address\(4);
\recop|datapath_inst|ALT_INV_prog_mem_address\(3) <= NOT \recop|datapath_inst|prog_mem_address\(3);
\recop|datapath_inst|ALT_INV_prog_mem_address\(2) <= NOT \recop|datapath_inst|prog_mem_address\(2);
\recop|datapath_inst|ALT_INV_prog_mem_address\(1) <= NOT \recop|datapath_inst|prog_mem_address\(1);
\recop|datapath_inst|ALT_INV_prog_mem_address\(0) <= NOT \recop|datapath_inst|prog_mem_address\(0);
\recop|datapath_inst|ALT_INV_prog_mem_address\(13) <= NOT \recop|datapath_inst|prog_mem_address\(13);
\recop|datapath_inst|ALT_INV_prog_mem_address\(12) <= NOT \recop|datapath_inst|prog_mem_address\(12);
\recop|datapath_inst|ALT_INV_rd2_signal\(3) <= NOT \recop|datapath_inst|rd2_signal\(3);
\recop|datapath_inst|ALT_INV_rd2_signal\(2) <= NOT \recop|datapath_inst|rd2_signal\(2);
\recop|datapath_inst|ALT_INV_rd2_signal\(1) <= NOT \recop|datapath_inst|rd2_signal\(1);
\recop|datapath_inst|ALT_INV_rd2_signal\(0) <= NOT \recop|datapath_inst|rd2_signal\(0);
\recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\ <= NOT \recop|control_unit_inst|ALU_B_MUX~combout\;
\recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0) <= NOT \recop|control_unit_inst|ALU_A_MUX\(0);
\recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1) <= NOT \recop|control_unit_inst|ALU_A_MUX\(1);
\recop|datapath_inst|ALT_INV_rd1_signal\(3) <= NOT \recop|datapath_inst|rd1_signal\(3);
\recop|datapath_inst|ALT_INV_rd1_signal\(2) <= NOT \recop|datapath_inst|rd1_signal\(2);
\recop|datapath_inst|ALT_INV_rd1_signal\(1) <= NOT \recop|datapath_inst|rd1_signal\(1);
\recop|datapath_inst|ALT_INV_rd1_signal\(0) <= NOT \recop|datapath_inst|rd1_signal\(0);
\recop|datapath_inst|ALT_INV_ssop_output\(7) <= NOT \recop|datapath_inst|ssop_output\(7);
\recop|datapath_inst|ALT_INV_ssop_output\(6) <= NOT \recop|datapath_inst|ssop_output\(6);
\recop|datapath_inst|ALT_INV_ssop_output\(5) <= NOT \recop|datapath_inst|ssop_output\(5);
\recop|datapath_inst|ALT_INV_ssop_output\(4) <= NOT \recop|datapath_inst|ssop_output\(4);
\recop|datapath_inst|ALT_INV_ssop_output\(3) <= NOT \recop|datapath_inst|ssop_output\(3);
\recop|datapath_inst|ALT_INV_ssop_output\(2) <= NOT \recop|datapath_inst|ssop_output\(2);
\recop|datapath_inst|ALT_INV_ssop_output\(1) <= NOT \recop|datapath_inst|ssop_output\(1);
\recop|datapath_inst|ALT_INV_ssop_output\(0) <= NOT \recop|datapath_inst|ssop_output\(0);
\recop|control_unit_inst|ALT_INV_Mux5~1_combout\ <= NOT \recop|control_unit_inst|Mux5~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux18~2_combout\ <= NOT \recop|control_unit_inst|Mux18~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux16~0_combout\ <= NOT \recop|control_unit_inst|Mux16~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector1~1_combout\ <= NOT \recop|control_unit_inst|Selector1~1_combout\;
\recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\ <= NOT \recop|datapath_inst|next_program_counter_signal[0]~0_combout\;
\recop|datapath_inst|ALT_INV_program_counter[8]~16_combout\ <= NOT \recop|datapath_inst|program_counter[8]~16_combout\;
\recop|datapath_inst|ALT_INV_program_counter[9]~15_combout\ <= NOT \recop|datapath_inst|program_counter[9]~15_combout\;
\recop|datapath_inst|ALT_INV_program_counter[10]~14_combout\ <= NOT \recop|datapath_inst|program_counter[10]~14_combout\;
\recop|datapath_inst|ALT_INV_program_counter[11]~13_combout\ <= NOT \recop|datapath_inst|program_counter[11]~13_combout\;
\recop|datapath_inst|ALT_INV_program_counter[12]~12_combout\ <= NOT \recop|datapath_inst|program_counter[12]~12_combout\;
\recop|datapath_inst|ALT_INV_program_counter[13]~11_combout\ <= NOT \recop|datapath_inst|program_counter[13]~11_combout\;
\recop|datapath_inst|ALT_INV_program_counter[14]~10_combout\ <= NOT \recop|datapath_inst|program_counter[14]~10_combout\;
\recop|datapath_inst|ALT_INV_program_counter[2]~9_combout\ <= NOT \recop|datapath_inst|program_counter[2]~9_combout\;
\recop|datapath_inst|ALT_INV_program_counter[3]~8_combout\ <= NOT \recop|datapath_inst|program_counter[3]~8_combout\;
\recop|datapath_inst|ALT_INV_program_counter[1]~7_combout\ <= NOT \recop|datapath_inst|program_counter[1]~7_combout\;
\recop|datapath_inst|ALT_INV_program_counter[4]~6_combout\ <= NOT \recop|datapath_inst|program_counter[4]~6_combout\;
\recop|datapath_inst|ALT_INV_program_counter[5]~5_combout\ <= NOT \recop|datapath_inst|program_counter[5]~5_combout\;
\recop|datapath_inst|ALT_INV_program_counter[6]~4_combout\ <= NOT \recop|datapath_inst|program_counter[6]~4_combout\;
\recop|datapath_inst|ALT_INV_program_counter[7]~3_combout\ <= NOT \recop|datapath_inst|program_counter[7]~3_combout\;
\recop|datapath_inst|ALT_INV_program_counter[15]~2_combout\ <= NOT \recop|datapath_inst|program_counter[15]~2_combout\;
\recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\ <= NOT \recop|datapath_inst|program_counter[0]~1_combout\;
\recop|datapath_inst|ALT_INV_program_counter[0]~0_combout\ <= NOT \recop|datapath_inst|program_counter[0]~0_combout\;
\recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\ <= NOT \recop|control_unit_inst|PC_SRC[0]~0_combout\;
\recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\ <= NOT \recop|datapath_inst|prog_mem_address[15]~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux14~0_combout\ <= NOT \recop|control_unit_inst|Mux14~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\;
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\ <= NOT \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~51_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[8]~51_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~50_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[8]~50_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux7~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux7~1_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~48_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[9]~48_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~47_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[9]~47_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux6~1_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux6~1_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~45_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[10]~45_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~44_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[10]~44_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~42_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~41_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~39_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~38_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[12]~38_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~36_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~35_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[13]~35_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux2~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux2~3_combout\;
\recop|datapath_inst|ALT_INV_operand[13]~47_combout\ <= NOT \recop|datapath_inst|operand[13]~47_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~33_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~32_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\;
\recop|datapath_inst|inst_alu|ALT_INV_Mux1~3_combout\ <= NOT \recop|datapath_inst|inst_alu|Mux1~3_combout\;
\recop|datapath_inst|ALT_INV_operand[14]~46_combout\ <= NOT \recop|datapath_inst|operand[14]~46_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~30_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~30_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~29_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~29_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~28_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~27_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~27_combout\;
\recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\ <= NOT \recop|datapath_inst|read_data_two_signal_in[15]~26_combout\;
\recop|control_unit_inst|ALT_INV_Mux15~2_combout\ <= NOT \recop|control_unit_inst|Mux15~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux15~1_combout\ <= NOT \recop|control_unit_inst|Mux15~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux15~0_combout\ <= NOT \recop|control_unit_inst|Mux15~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector3~1_combout\ <= NOT \recop|control_unit_inst|Selector3~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux10~2_combout\ <= NOT \recop|control_unit_inst|Mux10~2_combout\;
\recop|control_unit_inst|ALT_INV_Mux10~1_combout\ <= NOT \recop|control_unit_inst|Mux10~1_combout\;
\recop|control_unit_inst|ALT_INV_Mux10~0_combout\ <= NOT \recop|control_unit_inst|Mux10~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector1~0_combout\ <= NOT \recop|control_unit_inst|Selector1~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector2~0_combout\ <= NOT \recop|control_unit_inst|Selector2~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector3~0_combout\ <= NOT \recop|control_unit_inst|Selector3~0_combout\;
\recop|control_unit_inst|ALT_INV_Mux19~1_combout\ <= NOT \recop|control_unit_inst|Mux19~1_combout\;
\recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\ <= NOT \recop|datapath_inst|data_memory_address_out[2]~3_combout\;
\recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\ <= NOT \recop|datapath_inst|data_memory_address_out[2]~2_combout\;
\recop|datapath_inst|ALT_INV_data_memory_address_out[2]~1_combout\ <= NOT \recop|datapath_inst|data_memory_address_out[2]~1_combout\;
\recop|datapath_inst|ALT_INV_data_memory_address_out[2]~0_combout\ <= NOT \recop|datapath_inst|data_memory_address_out[2]~0_combout\;
\recop|datapath_inst|ALT_INV_Equal7~0_combout\ <= NOT \recop|datapath_inst|Equal7~0_combout\;
\recop|control_unit_inst|ALT_INV_Selector4~0_combout\ <= NOT \recop|control_unit_inst|Selector4~0_combout\;
\recop|control_unit_inst|ALT_INV_Equal3~0_combout\ <= NOT \recop|control_unit_inst|Equal3~0_combout\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|SOP\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clk~q\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_KEY[0]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \InvertedSevenSegment_HEX5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X51_Y13_N0
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \clk_div_counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \Add0~94\ = CARRY(( \clk_div_counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_clk_div_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: FF_X51_Y13_N2
\clk_div_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~93_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N3
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( clk_div_counter(1) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~90\ = CARRY(( clk_div_counter(1) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_counter(1),
	cin => \Add0~94\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: FF_X51_Y13_N5
\clk_div_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~89_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(1));

-- Location: LABCELL_X51_Y13_N6
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \clk_div_counter[2]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~86\ = CARRY(( \clk_div_counter[2]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_clk_div_counter[2]~DUPLICATE_q\,
	cin => \Add0~90\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: FF_X51_Y13_N7
\clk_div_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~85_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N9
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( clk_div_counter(3) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~6\ = CARRY(( clk_div_counter(3) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(3),
	cin => \Add0~86\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X51_Y13_N11
\clk_div_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(3));

-- Location: LABCELL_X51_Y13_N12
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( clk_div_counter(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~2\ = CARRY(( clk_div_counter(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(4),
	cin => \Add0~6\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: FF_X51_Y13_N14
\clk_div_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(4));

-- Location: LABCELL_X51_Y13_N15
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( clk_div_counter(5) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~30\ = CARRY(( clk_div_counter(5) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(5),
	cin => \Add0~2\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X51_Y13_N16
\clk_div_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(5));

-- Location: LABCELL_X51_Y13_N18
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( clk_div_counter(6) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~82\ = CARRY(( clk_div_counter(6) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(6),
	cin => \Add0~30\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: FF_X51_Y13_N19
\clk_div_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~81_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(6));

-- Location: LABCELL_X51_Y13_N21
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( clk_div_counter(7) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~22\ = CARRY(( clk_div_counter(7) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(7),
	cin => \Add0~82\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X51_Y13_N23
\clk_div_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(7));

-- Location: LABCELL_X51_Y13_N24
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \clk_div_counter[8]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~18\ = CARRY(( \clk_div_counter[8]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk_div_counter[8]~DUPLICATE_q\,
	cin => \Add0~22\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X51_Y13_N26
\clk_div_counter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[8]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N27
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( clk_div_counter(9) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~14\ = CARRY(( clk_div_counter(9) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_counter(9),
	cin => \Add0~18\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X51_Y13_N29
\clk_div_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(9));

-- Location: LABCELL_X51_Y13_N30
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \clk_div_counter[10]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~10\ = CARRY(( \clk_div_counter[10]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_clk_div_counter[10]~DUPLICATE_q\,
	cin => \Add0~14\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X51_Y13_N31
\clk_div_counter[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[10]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N33
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( clk_div_counter(11) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~54\ = CARRY(( clk_div_counter(11) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(11),
	cin => \Add0~10\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X51_Y13_N35
\clk_div_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(11));

-- Location: LABCELL_X51_Y13_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( clk_div_counter(12) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~50\ = CARRY(( clk_div_counter(12) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(12),
	cin => \Add0~54\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X51_Y13_N38
\clk_div_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~49_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(12));

-- Location: LABCELL_X51_Y13_N39
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( clk_div_counter(13) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~46\ = CARRY(( clk_div_counter(13) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_clk_div_counter(13),
	cin => \Add0~50\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X51_Y13_N40
\clk_div_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(13));

-- Location: LABCELL_X51_Y13_N42
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \clk_div_counter[14]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~42\ = CARRY(( \clk_div_counter[14]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_clk_div_counter[14]~DUPLICATE_q\,
	cin => \Add0~46\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: FF_X51_Y13_N43
\clk_div_counter[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[14]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N45
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( clk_div_counter(15) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~38\ = CARRY(( clk_div_counter(15) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(15),
	cin => \Add0~42\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X51_Y13_N47
\clk_div_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~37_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(15));

-- Location: LABCELL_X51_Y13_N48
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( clk_div_counter(16) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~118\ = CARRY(( clk_div_counter(16) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(16),
	cin => \Add0~38\,
	sumout => \Add0~117_sumout\,
	cout => \Add0~118\);

-- Location: FF_X51_Y13_N50
\clk_div_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~117_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(16));

-- Location: LABCELL_X51_Y13_N51
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( clk_div_counter(17) ) + ( GND ) + ( \Add0~118\ ))
-- \Add0~78\ = CARRY(( clk_div_counter(17) ) + ( GND ) + ( \Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(17),
	cin => \Add0~118\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: FF_X51_Y13_N52
\clk_div_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(17));

-- Location: LABCELL_X51_Y13_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \clk_div_counter[18]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~74\ = CARRY(( \clk_div_counter[18]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_clk_div_counter[18]~DUPLICATE_q\,
	cin => \Add0~78\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: FF_X51_Y13_N55
\clk_div_counter[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[18]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y13_N57
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( clk_div_counter(19) ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~70\ = CARRY(( clk_div_counter(19) ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(19),
	cin => \Add0~74\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: FF_X51_Y13_N59
\clk_div_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(19));

-- Location: LABCELL_X51_Y12_N0
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( clk_div_counter(20) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~66\ = CARRY(( clk_div_counter(20) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(20),
	cin => \Add0~70\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X51_Y12_N2
\clk_div_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~65_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(20));

-- Location: LABCELL_X51_Y12_N3
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \clk_div_counter[21]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~62\ = CARRY(( \clk_div_counter[21]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk_div_counter[21]~DUPLICATE_q\,
	cin => \Add0~66\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X51_Y12_N5
\clk_div_counter[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~61_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[21]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y12_N6
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( clk_div_counter(22) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~98\ = CARRY(( clk_div_counter(22) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(22),
	cin => \Add0~62\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: FF_X51_Y12_N8
\clk_div_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~97_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(22));

-- Location: LABCELL_X51_Y12_N9
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( clk_div_counter(23) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( clk_div_counter(23) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(23),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: FF_X51_Y12_N11
\clk_div_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~101_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(23));

-- Location: LABCELL_X51_Y12_N12
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( clk_div_counter(24) ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( clk_div_counter(24) ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(24),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: FF_X51_Y12_N14
\clk_div_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~105_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(24));

-- Location: LABCELL_X51_Y12_N15
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( clk_div_counter(25) ) + ( GND ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( clk_div_counter(25) ) + ( GND ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_clk_div_counter(25),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: FF_X51_Y12_N16
\clk_div_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~109_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(25));

-- Location: LABCELL_X51_Y12_N18
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( clk_div_counter(26) ) + ( GND ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( clk_div_counter(26) ) + ( GND ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(26),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: FF_X51_Y12_N19
\clk_div_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~113_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(26));

-- Location: LABCELL_X51_Y12_N21
\Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~121_sumout\ = SUM(( clk_div_counter(27) ) + ( GND ) + ( \Add0~114\ ))
-- \Add0~122\ = CARRY(( clk_div_counter(27) ) + ( GND ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(27),
	cin => \Add0~114\,
	sumout => \Add0~121_sumout\,
	cout => \Add0~122\);

-- Location: FF_X51_Y12_N23
\clk_div_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~121_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(27));

-- Location: LABCELL_X51_Y12_N24
\Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~125_sumout\ = SUM(( clk_div_counter(28) ) + ( GND ) + ( \Add0~122\ ))
-- \Add0~126\ = CARRY(( clk_div_counter(28) ) + ( GND ) + ( \Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_clk_div_counter(28),
	cin => \Add0~122\,
	sumout => \Add0~125_sumout\,
	cout => \Add0~126\);

-- Location: FF_X51_Y12_N25
\clk_div_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~125_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(28));

-- Location: LABCELL_X51_Y12_N27
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( clk_div_counter(29) ) + ( GND ) + ( \Add0~126\ ))
-- \Add0~58\ = CARRY(( clk_div_counter(29) ) + ( GND ) + ( \Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(29),
	cin => \Add0~126\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X51_Y12_N29
\clk_div_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(29));

-- Location: FF_X51_Y12_N4
\clk_div_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~61_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(21));

-- Location: FF_X51_Y13_N56
\clk_div_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(18));

-- Location: LABCELL_X50_Y12_N0
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( !clk_div_counter(17) & ( !clk_div_counter(18) & ( (!clk_div_counter(20) & (!clk_div_counter(29) & (!clk_div_counter(21) & !clk_div_counter(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(20),
	datab => ALT_INV_clk_div_counter(29),
	datac => ALT_INV_clk_div_counter(21),
	datad => ALT_INV_clk_div_counter(19),
	datae => ALT_INV_clk_div_counter(17),
	dataf => ALT_INV_clk_div_counter(18),
	combout => \Equal0~3_combout\);

-- Location: FF_X51_Y12_N20
\clk_div_counter[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~113_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[26]~DUPLICATE_q\);

-- Location: FF_X51_Y12_N26
\clk_div_counter[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~125_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[28]~DUPLICATE_q\);

-- Location: FF_X51_Y13_N49
\clk_div_counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~117_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[16]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y12_N48
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( !clk_div_counter(27) & ( !\clk_div_counter[16]~DUPLICATE_q\ & ( (!\clk_div_counter[26]~DUPLICATE_q\ & (!clk_div_counter(25) & (!\clk_div_counter[28]~DUPLICATE_q\ & !clk_div_counter(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk_div_counter[26]~DUPLICATE_q\,
	datab => ALT_INV_clk_div_counter(25),
	datac => \ALT_INV_clk_div_counter[28]~DUPLICATE_q\,
	datad => ALT_INV_clk_div_counter(24),
	datae => ALT_INV_clk_div_counter(27),
	dataf => \ALT_INV_clk_div_counter[16]~DUPLICATE_q\,
	combout => \Equal0~5_combout\);

-- Location: FF_X51_Y13_N8
\clk_div_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~85_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(2));

-- Location: FF_X51_Y13_N1
\clk_div_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~93_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(0));

-- Location: LABCELL_X50_Y12_N30
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( clk_div_counter(0) & ( clk_div_counter(1) & ( (!clk_div_counter(22) & (!clk_div_counter(23) & (!clk_div_counter(6) & !clk_div_counter(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(22),
	datab => ALT_INV_clk_div_counter(23),
	datac => ALT_INV_clk_div_counter(6),
	datad => ALT_INV_clk_div_counter(2),
	datae => ALT_INV_clk_div_counter(0),
	dataf => ALT_INV_clk_div_counter(1),
	combout => \Equal0~4_combout\);

-- Location: FF_X51_Y12_N32
\clk_div_counter[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~33_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[30]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y12_N30
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \clk_div_counter[30]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~34\ = CARRY(( \clk_div_counter[30]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_clk_div_counter[30]~DUPLICATE_q\,
	cin => \Add0~58\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: FF_X51_Y12_N31
\clk_div_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~33_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(30));

-- Location: FF_X51_Y13_N44
\clk_div_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(14));

-- Location: LABCELL_X50_Y12_N42
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !clk_div_counter(13) & ( !clk_div_counter(15) & ( (!clk_div_counter(30) & (!clk_div_counter(11) & (!clk_div_counter(14) & !clk_div_counter(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(30),
	datab => ALT_INV_clk_div_counter(11),
	datac => ALT_INV_clk_div_counter(14),
	datad => ALT_INV_clk_div_counter(12),
	datae => ALT_INV_clk_div_counter(13),
	dataf => ALT_INV_clk_div_counter(15),
	combout => \Equal0~2_combout\);

-- Location: FF_X51_Y13_N10
\clk_div_counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[3]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y12_N27
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !\clk_div_counter[3]~DUPLICATE_q\ & ( !clk_div_counter(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_clk_div_counter[3]~DUPLICATE_q\,
	dataf => ALT_INV_clk_div_counter(4),
	combout => \Equal0~0_combout\);

-- Location: FF_X51_Y12_N35
\clk_div_counter[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_counter[31]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y12_N33
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \clk_div_counter[31]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_clk_div_counter[31]~DUPLICATE_q\,
	cin => \Add0~34\,
	sumout => \Add0~25_sumout\);

-- Location: FF_X51_Y12_N34
\clk_div_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(31));

-- Location: FF_X51_Y13_N25
\clk_div_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(8));

-- Location: FF_X51_Y13_N32
\clk_div_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_counter(10));

-- Location: LABCELL_X50_Y12_N18
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !clk_div_counter(9) & ( !clk_div_counter(5) & ( (!clk_div_counter(31) & (!clk_div_counter(7) & (!clk_div_counter(8) & !clk_div_counter(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_clk_div_counter(31),
	datab => ALT_INV_clk_div_counter(7),
	datac => ALT_INV_clk_div_counter(8),
	datad => ALT_INV_clk_div_counter(10),
	datae => ALT_INV_clk_div_counter(9),
	dataf => ALT_INV_clk_div_counter(5),
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X50_Y12_N54
\Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = ( \Equal0~0_combout\ & ( \Equal0~1_combout\ & ( (\Equal0~3_combout\ & (\Equal0~5_combout\ & (\Equal0~4_combout\ & \Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_Equal0~4_combout\,
	datad => \ALT_INV_Equal0~2_combout\,
	datae => \ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \Equal0~6_combout\);

-- Location: LABCELL_X50_Y12_N48
\clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clk~0_combout\ = ( !\Equal0~6_combout\ & ( \clk~q\ ) ) # ( \Equal0~6_combout\ & ( !\clk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Equal0~6_combout\,
	dataf => \ALT_INV_clk~q\,
	combout => \clk~0_combout\);

-- Location: LABCELL_X50_Y12_N39
\clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \clk~feeder_combout\ = ( \clk~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_clk~0_combout\,
	combout => \clk~feeder_combout\);

-- Location: FF_X50_Y12_N41
clk : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk~q\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X51_Y8_N27
\recop|control_unit_inst|current_stage~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|current_stage~7_combout\ = ( \recop|control_unit_inst|current_stage.fetch_stage~q\ & ( (!\recop|control_unit_inst|current_stage.execute_stage~q\ & \KEY[0]~input_o\) ) ) # ( !\recop|control_unit_inst|current_stage.fetch_stage~q\ & 
-- ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.fetch_stage~q\,
	combout => \recop|control_unit_inst|current_stage~7_combout\);

-- Location: FF_X51_Y8_N26
\recop|control_unit_inst|current_stage.fetch_stage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|control_unit_inst|current_stage~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|current_stage.fetch_stage~q\);

-- Location: LABCELL_X51_Y8_N54
\recop|control_unit_inst|current_stage~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|current_stage~5_combout\ = ( \recop|control_unit_inst|current_stage.fetch_stage~q\ & ( (\KEY[0]~input_o\ & !\recop|control_unit_inst|current_stage.execute_stage~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.fetch_stage~q\,
	combout => \recop|control_unit_inst|current_stage~5_combout\);

-- Location: FF_X52_Y9_N5
\recop|control_unit_inst|current_stage.execute_stage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|control_unit_inst|current_stage~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|current_stage.execute_stage~q\);

-- Location: LABCELL_X48_Y12_N57
\recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\ = ( !\recop|datapath_inst|prog_mem_address\(12) & ( \recop|datapath_inst|prog_mem_address\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address\(12),
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(13),
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\);

-- Location: MLABCELL_X52_Y9_N9
\recop|control_unit_inst|current_stage~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|current_stage~6_combout\ = ( !\recop|control_unit_inst|current_stage.fetch_stage~q\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.fetch_stage~q\,
	combout => \recop|control_unit_inst|current_stage~6_combout\);

-- Location: FF_X52_Y9_N11
\recop|control_unit_inst|current_stage.decode_stage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	d => \recop|control_unit_inst|current_stage~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|control_unit_inst|current_stage.decode_stage~q\);

-- Location: FF_X51_Y9_N8
\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|prog_mem_address\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X48_Y12_N42
\recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2) = ( !\recop|datapath_inst|prog_mem_address\(12) & ( !\recop|datapath_inst|prog_mem_address\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address\(12),
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(13),
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2));

-- Location: LABCELL_X56_Y11_N39
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X48_Y9_N54
\recop|control_unit_inst|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux2~1_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux2~1_combout\);

-- Location: LABCELL_X53_Y11_N51
\recop|control_unit_inst|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector4~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|Mux2~1_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|current_stage.execute_stage~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_Mux2~1_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Selector4~0_combout\);

-- Location: LABCELL_X51_Y9_N27
\recop|control_unit_inst|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector4~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( ((\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)) # 
-- (\recop|control_unit_inst|Selector4~0_combout\) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|current_stage.decode_stage~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Selector4~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Selector4~1_combout\);

-- Location: LABCELL_X48_Y12_N36
\recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\ = ( \recop|datapath_inst|prog_mem_address\(12) & ( \recop|datapath_inst|prog_mem_address\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address\(12),
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(13),
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\);

-- Location: LABCELL_X53_Y11_N0
\recop|datapath_inst|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Equal7~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|control_unit_inst|Selector4~0_combout\ & (((\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)))) # (\recop|control_unit_inst|Selector4~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # ((\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|current_stage.decode_stage~q\) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( ((\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)) # (\recop|control_unit_inst|Selector4~0_combout\) ) 
-- ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( (!\recop|control_unit_inst|Selector4~0_combout\ 
-- & (((\recop|control_unit_inst|Equal3~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)))) # (\recop|control_unit_inst|Selector4~0_combout\ & (((\recop|control_unit_inst|Equal3~0_combout\ & 
-- \recop|control_unit_inst|current_stage.decode_stage~q\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111010101010101111100000000000011110100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Selector4~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|Equal7~0_combout\);

-- Location: LABCELL_X50_Y11_N39
\recop|datapath_inst|data_too_data_memory[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[0]~0_combout\ = ( \recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(0) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(0) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( !\recop|datapath_inst|program_counter\(0) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(0),
	combout => \recop|datapath_inst|data_too_data_memory[0]~0_combout\);

-- Location: LABCELL_X53_Y11_N21
\recop|datapath_inst|data_memory_address_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[2]~3_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|Selector4~0_combout\))) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|Selector4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Selector4~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|data_memory_address_out[2]~3_combout\);

-- Location: LABCELL_X53_Y11_N27
\recop|datapath_inst|data_memory_address_out[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[2]~1_combout\ = ( \recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\)) ) ) # ( !\recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|Equal3~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[2]~1_combout\);

-- Location: LABCELL_X53_Y11_N42
\recop|datapath_inst|data_memory_address_out[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[2]~0_combout\ = ( \recop|control_unit_inst|Selector4~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Selector4~0_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[2]~0_combout\);

-- Location: LABCELL_X53_Y11_N36
\recop|datapath_inst|data_memory_address_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[2]~2_combout\ = ( \recop|datapath_inst|data_memory_address_out[2]~0_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1)) ) ) # ( 
-- !\recop|datapath_inst|data_memory_address_out[2]~0_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~1_combout\ & (\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000001000100010000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~0_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[2]~2_combout\);

-- Location: M10K_X49_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y9_N12
\recop|datapath_inst|operand[11]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[11]~33_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\)))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	combout => \recop|datapath_inst|operand[11]~33_combout\);

-- Location: M10K_X58_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y13_N57
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # 
-- ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N33
\recop|datapath_inst|rd2_signal[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd2_signal\(2) = ( \recop|control_unit_inst|Mux3~2_combout\ & ( \recop|datapath_inst|rd2_signal\(2) ) ) # ( !\recop|control_unit_inst|Mux3~2_combout\ & ( \recop|datapath_inst|rd2_signal\(2) & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ ) ) ) # ( !\recop|control_unit_inst|Mux3~2_combout\ & ( !\recop|datapath_inst|rd2_signal\(2) & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w22_n0_mux_dataout~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_rd2_signal\(2),
	combout => \recop|datapath_inst|rd2_signal\(2));

-- Location: MLABCELL_X59_Y15_N3
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N30
\recop|datapath_inst|rd2_signal[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd2_signal\(3) = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux3~2_combout\ & ( \recop|datapath_inst|rd2_signal\(3) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux3~2_combout\ & ( \recop|datapath_inst|rd2_signal\(3) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux3~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_rd2_signal\(3),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w23_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	combout => \recop|datapath_inst|rd2_signal\(3));

-- Location: LABCELL_X51_Y9_N24
\recop|control_unit_inst|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal4~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Equal4~0_combout\);

-- Location: LABCELL_X48_Y9_N48
\recop|control_unit_inst|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector6~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Equal4~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Equal4~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Equal4~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000110000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Equal4~0_combout\,
	combout => \recop|control_unit_inst|Selector6~0_combout\);

-- Location: MLABCELL_X52_Y9_N3
\recop|datapath_inst|read_data_two_signal_in[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ = ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( ((\recop|control_unit_inst|Selector6~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|current_stage.execute_stage~q\))) # (\recop|control_unit_inst|Equal4~0_combout\) ) ) # ( 
-- !\recop|control_unit_inst|current_stage.decode_stage~q\ & ( (\recop|control_unit_inst|Selector6~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000110011011100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Selector6~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal4~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\);

-- Location: LABCELL_X51_Y8_N42
\recop|control_unit_inst|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux18~2_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000100000001000000000000000000001000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux18~2_combout\);

-- Location: LABCELL_X51_Y8_N0
\recop|control_unit_inst|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux17~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000000010000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux17~0_combout\);

-- Location: LABCELL_X48_Y9_N42
\recop|control_unit_inst|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux16~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ $ 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001000001100000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux16~0_combout\);

-- Location: LABCELL_X53_Y8_N36
\recop|datapath_inst|read_data_two_signal_in[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ = ( \recop|control_unit_inst|Mux16~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & ((!\recop|control_unit_inst|Mux17~0_combout\) # 
-- (\recop|control_unit_inst|Mux18~2_combout\))) ) ) # ( !\recop|control_unit_inst|Mux16~0_combout\ & ( (\recop|control_unit_inst|Mux18~2_combout\ & (\recop|control_unit_inst|current_stage.execute_stage~q\ & \recop|control_unit_inst|Mux17~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100010011000100000001000000010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_Mux17~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux16~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~8_combout\);

-- Location: LABCELL_X51_Y8_N12
\recop|control_unit_inst|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux5~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000011000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux5~1_combout\);

-- Location: LABCELL_X51_Y8_N36
\recop|datapath_inst|read_data_two_signal_in[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux5~1_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\))) # (\recop|control_unit_inst|current_stage.decode_stage~q\) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux5~1_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\))) # (\recop|control_unit_inst|current_stage.decode_stage~q\) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux5~1_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux5~1_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000001000100001111001011110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Mux5~1_combout\,
	datac => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\);

-- Location: MLABCELL_X59_Y10_N24
\recop|datapath_inst|read_data_two_signal_in[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~9_combout\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X50_Y11_N9
\SWITCHES[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SWITCHES[3]~0_combout\ = ( \KEY[0]~input_o\ & ( !\KEY[3]~input_o\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \SWITCHES[3]~0_combout\);

-- Location: FF_X50_Y12_N5
\SWITCHES[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[5]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(5));

-- Location: LABCELL_X50_Y10_N3
\recop|datapath_inst|data_too_data_memory[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[4]~5_combout\ = ( \recop|datapath_inst|program_counter\(4) & ( (\recop|datapath_inst|Equal7~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4)) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(4) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4) & !\recop|datapath_inst|Equal7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(4),
	combout => \recop|datapath_inst|data_too_data_memory[4]~5_combout\);

-- Location: LABCELL_X56_Y11_N12
\recop|datapath_inst|data_memory_address_out[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[6]~10_combout\ = ( \recop|datapath_inst|operand[6]~44_combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\) # ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) & !\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) ) # ( 
-- !\recop|datapath_inst|operand[6]~44_combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) & ( (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((!\recop|datapath_inst|data_memory_address_out[2]~3_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6)))) ) ) ) # ( \recop|datapath_inst|operand[6]~44_combout\ & ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) & !\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) ) # ( 
-- !\recop|datapath_inst|operand[6]~44_combout\ & ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) & ( (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) & !\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111100110011001111000000001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	datad => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand[6]~44_combout\,
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \recop|datapath_inst|data_memory_address_out[6]~10_combout\);

-- Location: LABCELL_X57_Y11_N21
\recop|datapath_inst|data_memory_address_out[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[8]~12_combout\ = ( \recop|datapath_inst|operand[8]~40_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8)))) ) ) # ( !\recop|datapath_inst|operand[8]~40_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[8]~12_combout\);

-- Location: LABCELL_X53_Y8_N3
\recop|datapath_inst|read_data_two_signal_in[15]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~26_combout\ = ( \recop|control_unit_inst|Mux16~0_combout\ & ( \recop|control_unit_inst|current_stage.execute_stage~q\ ) ) # ( !\recop|control_unit_inst|Mux16~0_combout\ & ( 
-- (\recop|control_unit_inst|Mux17~0_combout\ & \recop|control_unit_inst|current_stage.execute_stage~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111100000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux17~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datae => \recop|control_unit_inst|ALT_INV_Mux16~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~26_combout\);

-- Location: LABCELL_X53_Y8_N57
\recop|datapath_inst|read_data_two_signal_in[15]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~27_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~27_combout\);

-- Location: LABCELL_X56_Y11_N6
\recop|datapath_inst|data_memory_address_out[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[10]~14_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & ( \recop|datapath_inst|operand[10]~36_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((\recop|datapath_inst|data_memory_address_out[2]~3_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)))) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((!\recop|datapath_inst|data_memory_address_out[2]~3_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & ( 
-- \recop|datapath_inst|operand[10]~36_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) ) ) ) # ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & ( !\recop|datapath_inst|operand[10]~36_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((\recop|datapath_inst|data_memory_address_out[2]~3_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & ( !\recop|datapath_inst|operand[10]~36_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10) & !\recop|datapath_inst|data_memory_address_out[2]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001100110000111111000000000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datae => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	dataf => \recop|datapath_inst|ALT_INV_operand[10]~36_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[10]~14_combout\);

-- Location: M10K_X58_Y10_N0
\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:datapath_inst|registerfile:inst_register_file|altsyncram:altsyncram_component|altsyncram_d3f2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \recop|control_unit_inst|REG_WRITE~0_combout\,
	portbre => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X59_Y11_N21
\recop|datapath_inst|data_memory_address_out[11]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[11]~15_combout\ = ( \recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & \recop|datapath_inst|operand[11]~34_combout\) ) ) ) # ( !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11)) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\) ) ) ) # ( 
-- \recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- \recop|datapath_inst|operand[11]~34_combout\) ) ) ) # ( !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100000101001110111011101110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \recop|datapath_inst|ALT_INV_operand[11]~34_combout\,
	datae => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	combout => \recop|datapath_inst|data_memory_address_out[11]~15_combout\);

-- Location: M10K_X58_Y11_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y11_N30
\recop|datapath_inst|operand[14]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[14]~29_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\,
	combout => \recop|datapath_inst|operand[14]~29_combout\);

-- Location: MLABCELL_X52_Y11_N51
\recop|datapath_inst|operand[14]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[14]~46_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( \recop|datapath_inst|operand[14]~29_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( 
-- \recop|datapath_inst|operand[14]~29_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) # 
-- (\recop|control_unit_inst|current_stage.decode_stage~q\ & (!\recop|control_unit_inst|Equal0~0_combout\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( !\recop|datapath_inst|operand[14]~29_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \recop|datapath_inst|ALT_INV_operand[14]~29_combout\,
	combout => \recop|datapath_inst|operand[14]~46_combout\);

-- Location: M10K_X49_Y22_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y14_N54
\recop|datapath_inst|operand[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[1]~26_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) 
-- # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) ) ) ) # 
-- ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	combout => \recop|datapath_inst|operand[1]~26_combout\);

-- Location: LABCELL_X51_Y10_N54
\recop|datapath_inst|operand[1]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[1]~41_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( \recop|datapath_inst|operand[1]~26_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( 
-- \recop|datapath_inst|operand[1]~26_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # ((!\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( 
-- !\recop|datapath_inst|operand[1]~26_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & (\recop|control_unit_inst|Equal0~0_combout\))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (((\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110101011111111100101010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[1]~26_combout\,
	combout => \recop|datapath_inst|operand[1]~41_combout\);

-- Location: LABCELL_X48_Y11_N0
\recop|datapath_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~21_sumout\ = SUM(( \recop|datapath_inst|program_counter\(1) ) + ( \recop|datapath_inst|program_counter\(0) ) + ( !VCC ))
-- \recop|datapath_inst|Add0~22\ = CARRY(( \recop|datapath_inst|program_counter\(1) ) + ( \recop|datapath_inst|program_counter\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(0),
	datad => \recop|datapath_inst|ALT_INV_program_counter\(1),
	cin => GND,
	sumout => \recop|datapath_inst|Add0~21_sumout\,
	cout => \recop|datapath_inst|Add0~22\);

-- Location: LABCELL_X50_Y9_N42
\recop|control_unit_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux14~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux14~0_combout\);

-- Location: MLABCELL_X52_Y11_N30
\recop|datapath_inst|next_program_counter_signal[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ = ( \clk~q\ & ( \recop|control_unit_inst|Mux19~1_combout\ & ( (!\KEY[0]~input_o\) # ((!\recop|control_unit_inst|current_stage.execute_stage~q\) # ((!\recop|control_unit_inst|Mux14~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) ) ) # ( \clk~q\ & ( !\recop|control_unit_inst|Mux19~1_combout\ & ( (!\recop|control_unit_inst|Mux14~0_combout\) # ((!\KEY[0]~input_o\) # 
-- (!\recop|control_unit_inst|current_stage.execute_stage~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111000000000000000001111111111101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux14~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datae => \ALT_INV_clk~q\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux19~1_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal[0]~0_combout\);

-- Location: LABCELL_X51_Y10_N45
\recop|datapath_inst|next_program_counter_signal[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(1) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~21_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Add0~21_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(1),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(1));

-- Location: LABCELL_X51_Y10_N30
\recop|datapath_inst|program_counter[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[1]~7_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(1) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(1) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[1]~41_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(1) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(1) & ( 
-- (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|datapath_inst|operand[1]~41_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000010100001011000010110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[1]~41_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(1),
	combout => \recop|datapath_inst|program_counter[1]~7_combout\);

-- Location: LABCELL_X51_Y11_N18
\recop|datapath_inst|program_counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[0]~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux14~0_combout\ & ( (!\KEY[0]~input_o\ & \clk~q\) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux14~0_combout\ & ( (!\KEY[0]~input_o\ & \clk~q\) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux14~0_combout\ & ( (\clk~q\ & ((!\KEY[0]~input_o\) # ((!\recop|control_unit_inst|Mux19~1_combout\ & 
-- \recop|control_unit_inst|current_stage.execute_stage~q\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux14~0_combout\ & ( (\clk~q\ & ((!\KEY[0]~input_o\) # 
-- (\recop|control_unit_inst|current_stage.execute_stage~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux19~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datad => \ALT_INV_clk~q\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux14~0_combout\,
	combout => \recop|datapath_inst|program_counter[0]~1_combout\);

-- Location: LABCELL_X51_Y10_N42
\recop|datapath_inst|program_counter[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(1) = ( \recop|datapath_inst|program_counter\(1) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[1]~7_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(1) & ( 
-- (\recop|datapath_inst|program_counter[1]~7_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter[1]~7_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(1),
	combout => \recop|datapath_inst|program_counter\(1));

-- Location: LABCELL_X48_Y11_N3
\recop|datapath_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~29_sumout\ = SUM(( \recop|datapath_inst|program_counter\(2) ) + ( GND ) + ( \recop|datapath_inst|Add0~22\ ))
-- \recop|datapath_inst|Add0~30\ = CARRY(( \recop|datapath_inst|program_counter\(2) ) + ( GND ) + ( \recop|datapath_inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(2),
	cin => \recop|datapath_inst|Add0~22\,
	sumout => \recop|datapath_inst|Add0~29_sumout\,
	cout => \recop|datapath_inst|Add0~30\);

-- Location: LABCELL_X48_Y11_N6
\recop|datapath_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~25_sumout\ = SUM(( \recop|datapath_inst|program_counter\(3) ) + ( GND ) + ( \recop|datapath_inst|Add0~30\ ))
-- \recop|datapath_inst|Add0~26\ = CARRY(( \recop|datapath_inst|program_counter\(3) ) + ( GND ) + ( \recop|datapath_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(3),
	cin => \recop|datapath_inst|Add0~30\,
	sumout => \recop|datapath_inst|Add0~25_sumout\,
	cout => \recop|datapath_inst|Add0~26\);

-- Location: LABCELL_X48_Y11_N9
\recop|datapath_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~17_sumout\ = SUM(( \recop|datapath_inst|program_counter\(4) ) + ( GND ) + ( \recop|datapath_inst|Add0~26\ ))
-- \recop|datapath_inst|Add0~18\ = CARRY(( \recop|datapath_inst|program_counter\(4) ) + ( GND ) + ( \recop|datapath_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter\(4),
	cin => \recop|datapath_inst|Add0~26\,
	sumout => \recop|datapath_inst|Add0~17_sumout\,
	cout => \recop|datapath_inst|Add0~18\);

-- Location: LABCELL_X48_Y11_N12
\recop|datapath_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~13_sumout\ = SUM(( \recop|datapath_inst|program_counter\(5) ) + ( GND ) + ( \recop|datapath_inst|Add0~18\ ))
-- \recop|datapath_inst|Add0~14\ = CARRY(( \recop|datapath_inst|program_counter\(5) ) + ( GND ) + ( \recop|datapath_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_program_counter\(5),
	cin => \recop|datapath_inst|Add0~18\,
	sumout => \recop|datapath_inst|Add0~13_sumout\,
	cout => \recop|datapath_inst|Add0~14\);

-- Location: LABCELL_X48_Y11_N15
\recop|datapath_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~9_sumout\ = SUM(( \recop|datapath_inst|program_counter\(6) ) + ( GND ) + ( \recop|datapath_inst|Add0~14\ ))
-- \recop|datapath_inst|Add0~10\ = CARRY(( \recop|datapath_inst|program_counter\(6) ) + ( GND ) + ( \recop|datapath_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_program_counter\(6),
	cin => \recop|datapath_inst|Add0~14\,
	sumout => \recop|datapath_inst|Add0~9_sumout\,
	cout => \recop|datapath_inst|Add0~10\);

-- Location: LABCELL_X48_Y11_N18
\recop|datapath_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~5_sumout\ = SUM(( \recop|datapath_inst|program_counter\(7) ) + ( GND ) + ( \recop|datapath_inst|Add0~10\ ))
-- \recop|datapath_inst|Add0~6\ = CARRY(( \recop|datapath_inst|program_counter\(7) ) + ( GND ) + ( \recop|datapath_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_program_counter\(7),
	cin => \recop|datapath_inst|Add0~10\,
	sumout => \recop|datapath_inst|Add0~5_sumout\,
	cout => \recop|datapath_inst|Add0~6\);

-- Location: LABCELL_X48_Y11_N21
\recop|datapath_inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~57_sumout\ = SUM(( \recop|datapath_inst|program_counter\(8) ) + ( GND ) + ( \recop|datapath_inst|Add0~6\ ))
-- \recop|datapath_inst|Add0~58\ = CARRY(( \recop|datapath_inst|program_counter\(8) ) + ( GND ) + ( \recop|datapath_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(8),
	cin => \recop|datapath_inst|Add0~6\,
	sumout => \recop|datapath_inst|Add0~57_sumout\,
	cout => \recop|datapath_inst|Add0~58\);

-- Location: LABCELL_X48_Y11_N24
\recop|datapath_inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~53_sumout\ = SUM(( \recop|datapath_inst|program_counter\(9) ) + ( GND ) + ( \recop|datapath_inst|Add0~58\ ))
-- \recop|datapath_inst|Add0~54\ = CARRY(( \recop|datapath_inst|program_counter\(9) ) + ( GND ) + ( \recop|datapath_inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(9),
	cin => \recop|datapath_inst|Add0~58\,
	sumout => \recop|datapath_inst|Add0~53_sumout\,
	cout => \recop|datapath_inst|Add0~54\);

-- Location: LABCELL_X48_Y11_N27
\recop|datapath_inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~49_sumout\ = SUM(( \recop|datapath_inst|program_counter\(10) ) + ( GND ) + ( \recop|datapath_inst|Add0~54\ ))
-- \recop|datapath_inst|Add0~50\ = CARRY(( \recop|datapath_inst|program_counter\(10) ) + ( GND ) + ( \recop|datapath_inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_program_counter\(10),
	cin => \recop|datapath_inst|Add0~54\,
	sumout => \recop|datapath_inst|Add0~49_sumout\,
	cout => \recop|datapath_inst|Add0~50\);

-- Location: LABCELL_X48_Y11_N30
\recop|datapath_inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~45_sumout\ = SUM(( \recop|datapath_inst|program_counter\(11) ) + ( GND ) + ( \recop|datapath_inst|Add0~50\ ))
-- \recop|datapath_inst|Add0~46\ = CARRY(( \recop|datapath_inst|program_counter\(11) ) + ( GND ) + ( \recop|datapath_inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(11),
	cin => \recop|datapath_inst|Add0~50\,
	sumout => \recop|datapath_inst|Add0~45_sumout\,
	cout => \recop|datapath_inst|Add0~46\);

-- Location: LABCELL_X48_Y11_N33
\recop|datapath_inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~41_sumout\ = SUM(( \recop|datapath_inst|program_counter\(12) ) + ( GND ) + ( \recop|datapath_inst|Add0~46\ ))
-- \recop|datapath_inst|Add0~42\ = CARRY(( \recop|datapath_inst|program_counter\(12) ) + ( GND ) + ( \recop|datapath_inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(12),
	cin => \recop|datapath_inst|Add0~46\,
	sumout => \recop|datapath_inst|Add0~41_sumout\,
	cout => \recop|datapath_inst|Add0~42\);

-- Location: LABCELL_X48_Y11_N36
\recop|datapath_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~37_sumout\ = SUM(( \recop|datapath_inst|program_counter\(13) ) + ( GND ) + ( \recop|datapath_inst|Add0~42\ ))
-- \recop|datapath_inst|Add0~38\ = CARRY(( \recop|datapath_inst|program_counter\(13) ) + ( GND ) + ( \recop|datapath_inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(13),
	cin => \recop|datapath_inst|Add0~42\,
	sumout => \recop|datapath_inst|Add0~37_sumout\,
	cout => \recop|datapath_inst|Add0~38\);

-- Location: LABCELL_X48_Y11_N39
\recop|datapath_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~33_sumout\ = SUM(( \recop|datapath_inst|program_counter\(14) ) + ( GND ) + ( \recop|datapath_inst|Add0~38\ ))
-- \recop|datapath_inst|Add0~34\ = CARRY(( \recop|datapath_inst|program_counter\(14) ) + ( GND ) + ( \recop|datapath_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(14),
	cin => \recop|datapath_inst|Add0~38\,
	sumout => \recop|datapath_inst|Add0~33_sumout\,
	cout => \recop|datapath_inst|Add0~34\);

-- Location: MLABCELL_X52_Y11_N0
\recop|datapath_inst|next_program_counter_signal[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(14) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~33_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(14),
	datad => \recop|datapath_inst|ALT_INV_Add0~33_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(14));

-- Location: MLABCELL_X52_Y11_N27
\recop|datapath_inst|program_counter[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[14]~10_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(14) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(14) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[14]~46_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(14) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(14) & ( 
-- (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|datapath_inst|operand[14]~46_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000010100001011000010110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[14]~46_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(14),
	combout => \recop|datapath_inst|program_counter[14]~10_combout\);

-- Location: MLABCELL_X52_Y11_N45
\recop|datapath_inst|program_counter[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(14) = (!\recop|datapath_inst|program_counter[0]~1_combout\ & ((\recop|datapath_inst|program_counter\(14)))) # (\recop|datapath_inst|program_counter[0]~1_combout\ & 
-- (\recop|datapath_inst|program_counter[14]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[14]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_program_counter\(14),
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(14));

-- Location: LABCELL_X48_Y11_N42
\recop|datapath_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|Add0~1_sumout\ = SUM(( \recop|datapath_inst|program_counter\(15) ) + ( GND ) + ( \recop|datapath_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter\(15),
	cin => \recop|datapath_inst|Add0~34\,
	sumout => \recop|datapath_inst|Add0~1_sumout\);

-- Location: LABCELL_X51_Y11_N45
\recop|datapath_inst|next_program_counter_signal[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(15) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~1_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~1_sumout\,
	datad => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(15),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(15));

-- Location: LABCELL_X51_Y11_N24
\recop|datapath_inst|program_counter[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[15]~2_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(15) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(15) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[15]~19_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(15) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15) & \KEY[0]~input_o\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- !\recop|datapath_inst|next_program_counter_signal\(15) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|datapath_inst|operand[15]~19_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000010100000000101110110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[15]~19_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(15),
	combout => \recop|datapath_inst|program_counter[15]~2_combout\);

-- Location: LABCELL_X51_Y11_N42
\recop|datapath_inst|program_counter[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(15) = ( \recop|datapath_inst|program_counter\(15) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[15]~2_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(15) & 
-- ( (\recop|datapath_inst|program_counter[15]~2_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[15]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(15),
	combout => \recop|datapath_inst|program_counter\(15));

-- Location: LABCELL_X50_Y11_N18
\recop|datapath_inst|data_too_data_memory[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[15]~1_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15) & ( (!\recop|datapath_inst|Equal7~0_combout\) # (\recop|datapath_inst|program_counter\(15)) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15) & ( (\recop|datapath_inst|program_counter\(15) & \recop|datapath_inst|Equal7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter\(15),
	datad => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \recop|datapath_inst|data_too_data_memory[15]~1_combout\);

-- Location: M10K_X69_Y8_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055511",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y11_N9
\recop|datapath_inst|operand[15]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[15]~18_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	combout => \recop|datapath_inst|operand[15]~18_combout\);

-- Location: LABCELL_X51_Y11_N36
\recop|datapath_inst|operand[15]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[15]~19_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) & ( \recop|datapath_inst|operand[15]~18_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) & ( 
-- \recop|datapath_inst|operand[15]~18_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) # 
-- (\recop|control_unit_inst|current_stage.decode_stage~q\ & (!\recop|control_unit_inst|Equal0~0_combout\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) & ( !\recop|datapath_inst|operand[15]~18_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \recop|datapath_inst|ALT_INV_operand[15]~18_combout\,
	combout => \recop|datapath_inst|operand[15]~19_combout\);

-- Location: LABCELL_X53_Y8_N48
\recop|datapath_inst|read_data_two_signal_in[15]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~30_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( (\recop|datapath_inst|operand[15]~19_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) & \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000000000000000000011110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_operand[15]~19_combout\,
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~30_combout\);

-- Location: MLABCELL_X52_Y8_N30
\recop|datapath_inst|read_data_two_signal_in[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ = ( !\recop|control_unit_inst|Mux18~2_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & \recop|control_unit_inst|Mux17~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux17~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\);

-- Location: LABCELL_X51_Y11_N6
\recop|datapath_inst|inst_alu|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux0~1_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(15) & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (\recop|datapath_inst|operand[15]~19_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15) & ((\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(15) & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|ALU_A_MUX\(1) & ((\recop|datapath_inst|operand[15]~19_combout\))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111001100000111011100110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|datapath_inst|ALT_INV_operand[15]~19_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(15),
	combout => \recop|datapath_inst|inst_alu|Mux0~1_combout\);

-- Location: MLABCELL_X52_Y9_N57
\recop|control_unit_inst|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector3~0_combout\ = ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( (!\recop|control_unit_inst|Mux19~1_combout\) # (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Mux19~1_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	combout => \recop|control_unit_inst|Selector3~0_combout\);

-- Location: LABCELL_X51_Y9_N30
\recop|control_unit_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux15~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux15~0_combout\);

-- Location: LABCELL_X51_Y9_N0
\recop|control_unit_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux15~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux15~1_combout\);

-- Location: LABCELL_X55_Y9_N27
\recop|control_unit_inst|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux15~2_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\) # 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111101010000001111110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux15~2_combout\);

-- Location: LABCELL_X55_Y9_N30
\recop|control_unit_inst|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector9~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (((\recop|control_unit_inst|Mux15~1_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (((\recop|control_unit_inst|Mux15~2_combout\)))))) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- (\recop|control_unit_inst|current_stage.execute_stage~q\ & (((\recop|control_unit_inst|Mux15~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000011000100110001000100110011000000110001001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_Mux15~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux15~1_combout\,
	datag => \recop|control_unit_inst|ALT_INV_Mux15~2_combout\,
	combout => \recop|control_unit_inst|Selector9~0_combout\);

-- Location: LABCELL_X55_Y9_N39
\recop|control_unit_inst|ALU_B_MUX\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ALU_B_MUX~combout\ = ( \recop|control_unit_inst|Selector9~0_combout\ & ( (!\recop|control_unit_inst|Selector3~0_combout\) # (\recop|control_unit_inst|ALU_B_MUX~combout\) ) ) # ( !\recop|control_unit_inst|Selector9~0_combout\ & ( 
-- (\recop|control_unit_inst|Selector3~0_combout\ & \recop|control_unit_inst|ALU_B_MUX~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_Selector3~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Selector9~0_combout\,
	combout => \recop|control_unit_inst|ALU_B_MUX~combout\);

-- Location: LABCELL_X50_Y10_N24
\recop|datapath_inst|inst_alu|operand_2[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(15) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(15),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\);

-- Location: MLABCELL_X52_Y8_N51
\recop|datapath_inst|read_data_two_signal_in[15]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~29_combout\ = ( \recop|datapath_inst|inst_alu|Mux0~1_combout\ & ( \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~29_combout\);

-- Location: LABCELL_X56_Y9_N15
\recop|datapath_inst|read_data_two_signal_in[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ = ( \recop|control_unit_inst|current_stage.execute_stage~q\ & ( \recop|control_unit_inst|Mux16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Mux16~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~4_combout\);

-- Location: MLABCELL_X52_Y8_N21
\recop|datapath_inst|read_data_two_signal_in[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~3_combout\ = ( \recop|control_unit_inst|Mux18~2_combout\ & ( !\recop|control_unit_inst|Mux17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux17~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~3_combout\);

-- Location: MLABCELL_X52_Y8_N6
\recop|datapath_inst|read_data_two_signal_in[15]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ = ( \recop|datapath_inst|inst_alu|Mux0~1_combout\ & ( \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux0~1_combout\ & ( \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ & ( 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux0~1_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000110010001100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~4_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~3_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\);

-- Location: LABCELL_X56_Y9_N36
\recop|datapath_inst|inst_alu|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux1~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(14),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux1~2_combout\);

-- Location: MLABCELL_X52_Y9_N39
\recop|datapath_inst|inst_alu|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux1~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( \recop|datapath_inst|operand[14]~29_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) 
-- ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( \recop|datapath_inst|operand[14]~29_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14) & ( !\recop|datapath_inst|operand[14]~29_combout\ & ( 
-- (\recop|control_unit_inst|current_stage.decode_stage~q\ & (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000001100000010000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \recop|datapath_inst|ALT_INV_operand[14]~29_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux1~1_combout\);

-- Location: LABCELL_X56_Y9_N9
\recop|datapath_inst|inst_alu|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux1~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux1~2_combout\ & ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ ) ) # ( !\recop|datapath_inst|inst_alu|Mux1~2_combout\ & ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ ) ) 
-- # ( \recop|datapath_inst|inst_alu|Mux1~2_combout\ & ( !\recop|datapath_inst|inst_alu|Mux1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux1~3_combout\);

-- Location: LABCELL_X56_Y9_N21
\recop|datapath_inst|inst_alu|operand_2[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(14),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\);

-- Location: LABCELL_X56_Y9_N45
\recop|datapath_inst|inst_alu|operand_2[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(13),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\);

-- Location: LABCELL_X56_Y9_N42
\recop|datapath_inst|inst_alu|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux2~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(13) & !\recop|control_unit_inst|ALU_A_MUX\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(13),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|inst_alu|Mux2~2_combout\);

-- Location: M10K_X41_Y20_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y18_N51
\recop|datapath_inst|operand[13]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[13]~30_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	combout => \recop|datapath_inst|operand[13]~30_combout\);

-- Location: LABCELL_X56_Y9_N24
\recop|datapath_inst|inst_alu|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux2~1_combout\ = ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|Equal0~0_combout\ & 
-- (\recop|datapath_inst|operand[13]~30_combout\)) # (\recop|control_unit_inst|Equal0~0_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13)))))) ) ) ) # ( !\recop|control_unit_inst|current_stage.decode_stage~q\ & ( 
-- \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|datapath_inst|operand[13]~30_combout\ & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[13]~30_combout\,
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux2~1_combout\);

-- Location: LABCELL_X56_Y9_N18
\recop|datapath_inst|inst_alu|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux2~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux2~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux2~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux2~3_combout\);

-- Location: LABCELL_X55_Y9_N45
\recop|datapath_inst|inst_alu|operand_2[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\);

-- Location: LABCELL_X51_Y10_N27
\recop|datapath_inst|inst_alu|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux3~1_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & ((\recop|datapath_inst|operand[12]~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12),
	datad => \recop|datapath_inst|ALT_INV_operand[12]~32_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|inst_alu|Mux3~1_combout\);

-- Location: LABCELL_X53_Y9_N54
\recop|datapath_inst|inst_alu|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux4~1_combout\ = ( \recop|datapath_inst|operand[11]~34_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11)))) ) ) # 
-- ( !\recop|datapath_inst|operand[11]~34_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11) & (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000000011100000100110001111100010011000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	dataf => \recop|datapath_inst|ALT_INV_operand[11]~34_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux4~1_combout\);

-- Location: LABCELL_X56_Y10_N3
\recop|datapath_inst|inst_alu|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux5~1_combout\ = ( \recop|datapath_inst|operand[10]~36_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10))))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) & ((\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) # ( 
-- !\recop|datapath_inst|operand[10]~36_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & !\recop|control_unit_inst|ALU_A_MUX\(0))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) & ((\recop|control_unit_inst|ALU_A_MUX\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100110000111101010011000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[10]~36_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux5~1_combout\);

-- Location: MLABCELL_X52_Y11_N57
\recop|datapath_inst|inst_alu|operand_2[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\);

-- Location: MLABCELL_X52_Y11_N3
\recop|datapath_inst|inst_alu|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux6~1_combout\ = ( \recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) & 
-- !\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( 
-- !\recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) & !\recop|control_unit_inst|ALU_A_MUX\(1))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ((\recop|control_unit_inst|ALU_A_MUX\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100111111000001010011111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux6~1_combout\);

-- Location: MLABCELL_X52_Y9_N6
\recop|datapath_inst|inst_alu|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux7~1_combout\ = ( \recop|datapath_inst|operand[8]~40_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|control_unit_inst|ALU_A_MUX\(0))) # 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & \recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) # ( 
-- !\recop|datapath_inst|operand[8]~40_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8) & ((!\recop|control_unit_inst|ALU_A_MUX\(0))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & \recop|control_unit_inst|ALU_A_MUX\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001000000001101000100110011110100010011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux7~1_combout\);

-- Location: LABCELL_X55_Y9_N48
\recop|datapath_inst|inst_alu|operand_2[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\);

-- Location: LABCELL_X55_Y9_N42
\recop|datapath_inst|inst_alu|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux9~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & \recop|control_unit_inst|ALU_A_MUX\(1)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux9~2_combout\);

-- Location: M10K_X38_Y10_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N30
\recop|datapath_inst|operand[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[6]~21_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) 
-- ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # 
-- ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) 
-- ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	combout => \recop|datapath_inst|operand[6]~21_combout\);

-- Location: LABCELL_X55_Y9_N6
\recop|datapath_inst|inst_alu|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux9~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & ( \recop|datapath_inst|operand[6]~21_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) ) ) 
-- # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & ( \recop|datapath_inst|operand[6]~21_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|Equal0~0_combout\) # 
-- (!\recop|control_unit_inst|current_stage.decode_stage~q\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & ( !\recop|datapath_inst|operand[6]~21_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|Equal0~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010001000100010000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \recop|datapath_inst|ALT_INV_operand[6]~21_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux9~1_combout\);

-- Location: LABCELL_X55_Y9_N3
\recop|datapath_inst|inst_alu|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux9~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux9~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux9~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux9~3_combout\);

-- Location: LABCELL_X53_Y9_N9
\recop|datapath_inst|inst_alu|operand_2[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\);

-- Location: LABCELL_X53_Y9_N6
\recop|datapath_inst|inst_alu|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux10~1_combout\ = ( \recop|datapath_inst|operand[5]~23_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5) & 
-- !\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))) ) ) # ( 
-- !\recop|datapath_inst|operand[5]~23_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5) & !\recop|control_unit_inst|ALU_A_MUX\(1))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5) & ((\recop|control_unit_inst|ALU_A_MUX\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100111111000001010011111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[5]~23_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux10~1_combout\);

-- Location: LABCELL_X50_Y10_N42
\recop|datapath_inst|inst_alu|operand_2[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\);

-- Location: LABCELL_X56_Y9_N33
\recop|datapath_inst|inst_alu|operand_2[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\);

-- Location: LABCELL_X56_Y9_N30
\recop|datapath_inst|inst_alu|operand_2[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\);

-- Location: LABCELL_X55_Y10_N15
\recop|datapath_inst|inst_alu|operand_2[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\);

-- Location: MLABCELL_X52_Y10_N42
\recop|datapath_inst|inst_alu|operand_2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ = (!\recop|control_unit_inst|ALU_B_MUX~combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0)))) # (\recop|control_unit_inst|ALU_B_MUX~combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\);

-- Location: LABCELL_X53_Y10_N0
\recop|datapath_inst|inst_alu|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~66_cout\ = CARRY(( (\recop|control_unit_inst|current_stage.execute_stage~q\ & \recop|control_unit_inst|Mux18~2_combout\) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datad => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	cin => GND,
	cout => \recop|datapath_inst|inst_alu|Add0~66_cout\);

-- Location: LABCELL_X53_Y10_N3
\recop|datapath_inst|inst_alu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~1_sumout\ = SUM(( \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux15~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~66_cout\ ))
-- \recop|datapath_inst|inst_alu|Add0~2\ = CARRY(( \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux15~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010011100100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~3_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~66_cout\,
	sumout => \recop|datapath_inst|inst_alu|Add0~1_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~2\);

-- Location: LABCELL_X53_Y10_N6
\recop|datapath_inst|inst_alu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~5_sumout\ = SUM(( \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux14~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~2\ ))
-- \recop|datapath_inst|inst_alu|Add0~6\ = CARRY(( \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux14~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000011110000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~3_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~2\,
	sumout => \recop|datapath_inst|inst_alu|Add0~5_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~6\);

-- Location: LABCELL_X53_Y10_N9
\recop|datapath_inst|inst_alu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~9_sumout\ = SUM(( \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux13~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~6\ ))
-- \recop|datapath_inst|inst_alu|Add0~10\ = CARRY(( \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux13~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000011110000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~3_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~6\,
	sumout => \recop|datapath_inst|inst_alu|Add0~9_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~10\);

-- Location: LABCELL_X53_Y10_N12
\recop|datapath_inst|inst_alu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~13_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux12~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~10\ ))
-- \recop|datapath_inst|inst_alu|Add0~14\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux12~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~3_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~10\,
	sumout => \recop|datapath_inst|inst_alu|Add0~13_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~14\);

-- Location: LABCELL_X53_Y10_N15
\recop|datapath_inst|inst_alu|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~17_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux11~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~14\ ))
-- \recop|datapath_inst|inst_alu|Add0~18\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux11~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~14\,
	sumout => \recop|datapath_inst|inst_alu|Add0~17_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~18\);

-- Location: LABCELL_X53_Y10_N18
\recop|datapath_inst|inst_alu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~21_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux10~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~18\ ))
-- \recop|datapath_inst|inst_alu|Add0~22\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux10~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~18\,
	sumout => \recop|datapath_inst|inst_alu|Add0~21_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~22\);

-- Location: LABCELL_X53_Y10_N21
\recop|datapath_inst|inst_alu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~25_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux9~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~22\ ))
-- \recop|datapath_inst|inst_alu|Add0~26\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux9~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~3_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~22\,
	sumout => \recop|datapath_inst|inst_alu|Add0~25_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~26\);

-- Location: LABCELL_X53_Y10_N24
\recop|datapath_inst|inst_alu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~29_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux8~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~26\ ))
-- \recop|datapath_inst|inst_alu|Add0~30\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux8~3_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~3_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~26\,
	sumout => \recop|datapath_inst|inst_alu|Add0~29_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~30\);

-- Location: LABCELL_X53_Y10_N27
\recop|datapath_inst|inst_alu|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~61_sumout\ = SUM(( \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux7~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # 
-- (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( \recop|datapath_inst|inst_alu|Add0~30\ ))
-- \recop|datapath_inst|inst_alu|Add0~62\ = CARRY(( \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux7~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # 
-- (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( \recop|datapath_inst|inst_alu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000011110000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux7~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~30\,
	sumout => \recop|datapath_inst|inst_alu|Add0~61_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~62\);

-- Location: LABCELL_X53_Y10_N30
\recop|datapath_inst|inst_alu|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~57_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux6~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~62\ ))
-- \recop|datapath_inst|inst_alu|Add0~58\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux6~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux6~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~62\,
	sumout => \recop|datapath_inst|inst_alu|Add0~57_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~58\);

-- Location: LABCELL_X53_Y10_N33
\recop|datapath_inst|inst_alu|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~53_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux5~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~58\ ))
-- \recop|datapath_inst|inst_alu|Add0~54\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux5~1_combout\ $ (((!\recop|control_unit_inst|Mux18~2_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~58\,
	sumout => \recop|datapath_inst|inst_alu|Add0~53_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~54\);

-- Location: LABCELL_X53_Y10_N36
\recop|datapath_inst|inst_alu|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~49_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux4~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~54\ ))
-- \recop|datapath_inst|inst_alu|Add0~50\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux4~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~54\,
	sumout => \recop|datapath_inst|inst_alu|Add0~49_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~50\);

-- Location: LABCELL_X53_Y10_N39
\recop|datapath_inst|inst_alu|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~45_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux3~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~50\ ))
-- \recop|datapath_inst|inst_alu|Add0~46\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux3~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~50\,
	sumout => \recop|datapath_inst|inst_alu|Add0~45_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~46\);

-- Location: LABCELL_X53_Y10_N42
\recop|datapath_inst|inst_alu|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~41_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux2~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~46\ ))
-- \recop|datapath_inst|inst_alu|Add0~42\ = CARRY(( !\recop|datapath_inst|inst_alu|Mux2~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~3_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~46\,
	sumout => \recop|datapath_inst|inst_alu|Add0~41_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~42\);

-- Location: LABCELL_X53_Y10_N45
\recop|datapath_inst|inst_alu|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~37_sumout\ = SUM(( \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux1~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~42\ ))
-- \recop|datapath_inst|inst_alu|Add0~38\ = CARRY(( \recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ ) + ( !\recop|datapath_inst|inst_alu|Mux1~3_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # 
-- (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( \recop|datapath_inst|inst_alu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000011110000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~3_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~42\,
	sumout => \recop|datapath_inst|inst_alu|Add0~37_sumout\,
	cout => \recop|datapath_inst|inst_alu|Add0~38\);

-- Location: LABCELL_X53_Y10_N48
\recop|datapath_inst|inst_alu|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Add0~33_sumout\ = SUM(( !\recop|datapath_inst|inst_alu|Mux0~1_combout\ $ (((!\recop|control_unit_inst|current_stage.execute_stage~q\) # (!\recop|control_unit_inst|Mux18~2_combout\))) ) + ( 
-- \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\ ) + ( \recop|datapath_inst|inst_alu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Mux18~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\,
	cin => \recop|datapath_inst|inst_alu|Add0~38\,
	sumout => \recop|datapath_inst|inst_alu|Add0~33_sumout\);

-- Location: LABCELL_X53_Y8_N9
\recop|datapath_inst|read_data_two_signal_in[15]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[15]~31_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ & ( \recop|datapath_inst|inst_alu|Add0~33_sumout\ & ( (\recop|datapath_inst|read_data_two_signal_in[15]~30_combout\) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~27_combout\) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ & ( \recop|datapath_inst|inst_alu|Add0~33_sumout\ & ( ((\recop|datapath_inst|read_data_two_signal_in[15]~27_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # (\recop|datapath_inst|read_data_two_signal_in[15]~29_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~30_combout\) ) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ & ( !\recop|datapath_inst|inst_alu|Add0~33_sumout\ & ( (\recop|datapath_inst|read_data_two_signal_in[15]~30_combout\) # (\recop|datapath_inst|read_data_two_signal_in[15]~27_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[15]~28_combout\ & ( !\recop|datapath_inst|inst_alu|Add0~33_sumout\ & ( ((\recop|datapath_inst|read_data_two_signal_in[15]~27_combout\ & \recop|datapath_inst|read_data_two_signal_in[15]~29_combout\)) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111001111110011111100101111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~27_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~30_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~29_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~28_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~33_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[15]~31_combout\);

-- Location: LABCELL_X57_Y11_N18
\recop|datapath_inst|data_memory_address_out[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[9]~13_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\) # ((\recop|datapath_inst|operand[9]~38_combout\)))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9))))) ) ) # ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|operand[9]~38_combout\))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \recop|datapath_inst|data_memory_address_out[9]~13_combout\);

-- Location: LABCELL_X57_Y8_N24
\recop|datapath_inst|data_too_data_memory[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[7]~2_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & ( \recop|datapath_inst|program_counter\(7) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & ( \recop|datapath_inst|program_counter\(7) & ( \recop|datapath_inst|Equal7~0_combout\ ) ) ) # ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & ( !\recop|datapath_inst|program_counter\(7) & ( !\recop|datapath_inst|Equal7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datae => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(7),
	combout => \recop|datapath_inst|data_too_data_memory[7]~2_combout\);

-- Location: M10K_X58_Y8_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N36
\recop|datapath_inst|operand[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[7]~20_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\,
	combout => \recop|datapath_inst|operand[7]~20_combout\);

-- Location: MLABCELL_X52_Y9_N27
\recop|datapath_inst|operand[7]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[7]~45_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( \recop|datapath_inst|operand[7]~20_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \recop|datapath_inst|operand[7]~20_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # ((!\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( 
-- !\recop|datapath_inst|operand[7]~20_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & (\recop|control_unit_inst|Equal0~0_combout\))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (((\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110101011111111100101010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \recop|datapath_inst|ALT_INV_operand[7]~20_combout\,
	combout => \recop|datapath_inst|operand[7]~45_combout\);

-- Location: LABCELL_X57_Y11_N36
\recop|datapath_inst|data_memory_address_out[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[7]~11_combout\ = ( \recop|datapath_inst|operand[7]~45_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7)))) ) ) # ( !\recop|datapath_inst|operand[7]~45_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \recop|datapath_inst|ALT_INV_operand[7]~45_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[7]~11_combout\);

-- Location: MLABCELL_X65_Y9_N36
\recop|datapath_inst|data_too_data_memory[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[14]~9_combout\ = ( \recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(14) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(14) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14) ) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( !\recop|datapath_inst|program_counter\(14) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(14),
	combout => \recop|datapath_inst|data_too_data_memory[14]~9_combout\);

-- Location: M10K_X69_Y9_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X56_Y9_N54
\recop|datapath_inst|inst_alu|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~10_combout\ = ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ & 
-- (!\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ $ (\recop|datapath_inst|inst_alu|Mux1~2_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( 
-- (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ $ (\recop|datapath_inst|inst_alu|Mux2~2_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & (!\recop|datapath_inst|inst_alu|Mux1~2_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ $ 
-- (\recop|datapath_inst|inst_alu|Mux2~2_combout\)))) # (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux1~2_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ $ 
-- (\recop|datapath_inst|inst_alu|Mux2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001010001000001000100100001001000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~10_combout\);

-- Location: LABCELL_X56_Y9_N48
\recop|datapath_inst|inst_alu|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~19_combout\ = ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[13]~10_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ & !\recop|datapath_inst|inst_alu|Mux1~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & ((!\recop|datapath_inst|inst_alu|Mux1~2_combout\) # 
-- (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux2~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux1~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux2~1_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & (!\recop|datapath_inst|inst_alu|Mux1~2_combout\ & ((!\recop|datapath_inst|inst_alu|Mux2~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\)))) # 
-- (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & (((!\recop|datapath_inst|inst_alu|Mux1~2_combout\) # (!\recop|datapath_inst|inst_alu|Mux2~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001010101010001000101110001011100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~19_combout\);

-- Location: LABCELL_X56_Y10_N54
\recop|datapath_inst|inst_alu|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~20_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~19_combout\ & ( \recop|datapath_inst|inst_alu|Mux3~1_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~10_combout\) # 
-- ((\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & ((!\recop|datapath_inst|inst_alu|Mux4~1_combout\) # (\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\)))) ) ) ) # ( \recop|datapath_inst|inst_alu|LessThan0~19_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|Mux3~1_combout\ & ( (((!\recop|datapath_inst|inst_alu|LessThan0~10_combout\) # (!\recop|datapath_inst|inst_alu|Mux4~1_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\)) # 
-- (\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111011100000000000000001111010111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~19_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~20_combout\);

-- Location: LABCELL_X55_Y9_N9
\recop|datapath_inst|inst_alu|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux8~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( \recop|datapath_inst|operand[7]~20_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) ) ) 
-- # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( \recop|datapath_inst|operand[7]~20_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & (!\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & ( !\recop|datapath_inst|operand[7]~20_combout\ & ( 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010001000100010000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datad => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \recop|datapath_inst|ALT_INV_operand[7]~20_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux8~1_combout\);

-- Location: LABCELL_X55_Y9_N18
\recop|datapath_inst|inst_alu|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~1_combout\ = ( \recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ & 
-- (!\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ $ (\recop|datapath_inst|inst_alu|Mux9~2_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( 
-- (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & (!\recop|datapath_inst|inst_alu|Mux8~2_combout\ $ (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & (!\recop|datapath_inst|inst_alu|Mux9~2_combout\ & (!\recop|datapath_inst|inst_alu|Mux8~2_combout\ $ 
-- (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\)))) # (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & (\recop|datapath_inst|inst_alu|Mux9~2_combout\ & (!\recop|datapath_inst|inst_alu|Mux8~2_combout\ $ 
-- (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001010000010100000100001010000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~1_combout\);

-- Location: LABCELL_X55_Y9_N12
\recop|datapath_inst|inst_alu|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~8_combout\ = ( \recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux9~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & (!\recop|datapath_inst|inst_alu|Mux8~2_combout\ & \recop|datapath_inst|inst_alu|operand_2[7]~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux8~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux9~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|Mux8~2_combout\ & (((!\recop|datapath_inst|inst_alu|Mux9~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\))) # 
-- (\recop|datapath_inst|inst_alu|Mux8~2_combout\ & (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ & ((!\recop|datapath_inst|inst_alu|Mux9~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101001101010011010100110100001111000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~2_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~8_combout\);

-- Location: LABCELL_X56_Y10_N30
\recop|datapath_inst|inst_alu|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~9_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~8_combout\ & ( \recop|datapath_inst|inst_alu|Mux11~1_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~1_combout\) # 
-- ((!\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ & (\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ & !\recop|datapath_inst|inst_alu|Mux10~1_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux10~1_combout\) # (\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\)))) ) ) ) # ( \recop|datapath_inst|inst_alu|LessThan0~8_combout\ & ( !\recop|datapath_inst|inst_alu|Mux11~1_combout\ & ( 
-- ((!\recop|datapath_inst|inst_alu|Mux10~1_combout\) # (!\recop|datapath_inst|inst_alu|LessThan0~1_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111010100000000000000001111111101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~1_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~8_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~9_combout\);

-- Location: LABCELL_X55_Y9_N54
\recop|datapath_inst|inst_alu|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~12_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[11]~34_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ $ 
-- (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11) & \recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[11]~34_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11)) # (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- !\recop|datapath_inst|operand[11]~34_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ $ (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11)) # (!\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) ) # ( 
-- !\recop|control_unit_inst|ALU_A_MUX\(0) & ( !\recop|datapath_inst|operand[11]~34_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11)) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010101010101010110011001011010010101011010101001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\,
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[11]~34_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~12_combout\);

-- Location: LABCELL_X56_Y10_N12
\recop|datapath_inst|inst_alu|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~13_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[10]~36_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ $ (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[10]~36_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ $ 
-- (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) & !\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|datapath_inst|operand[10]~36_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ $ (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|datapath_inst|operand[10]~36_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010101100101010101010101101001101010011010100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\,
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[10]~36_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~13_combout\);

-- Location: LABCELL_X51_Y11_N0
\recop|datapath_inst|inst_alu|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~14_combout\ = ( \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( \recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9)) # ((\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( \recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) & ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( !\recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9)) # ((\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9)) # 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( !\recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) & ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011101110111111110001110111000000111000100011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~14_combout\);

-- Location: MLABCELL_X52_Y10_N24
\recop|datapath_inst|inst_alu|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~11_combout\ = ( \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & ( \recop|datapath_inst|operand[12]~32_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12)) # ((\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & ( \recop|datapath_inst|operand[12]~32_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12) & ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12))))) ) ) ) # ( \recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & ( !\recop|datapath_inst|operand[12]~32_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12)) # ((\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12)) # 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & ( !\recop|datapath_inst|operand[12]~32_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(12) & ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & 
-- \recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101110111011111101001110111000001011000100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[12]~32_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~11_combout\);

-- Location: LABCELL_X55_Y10_N36
\recop|datapath_inst|inst_alu|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~17_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[8]~40_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ & \recop|control_unit_inst|ALU_A_MUX\(0))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[8]~40_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ & ((\recop|control_unit_inst|ALU_A_MUX\(0)) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|datapath_inst|operand[8]~40_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & (!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ & \recop|control_unit_inst|ALU_A_MUX\(0))) ) ) ) # ( 
-- !\recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|datapath_inst|operand[8]~40_combout\ & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8) & (!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ & 
-- !\recop|control_unit_inst|ALU_A_MUX\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000101000000110000111100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~17_combout\);

-- Location: LABCELL_X56_Y10_N24
\recop|datapath_inst|inst_alu|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~18_combout\ = ( !\recop|datapath_inst|inst_alu|LessThan0~11_combout\ & ( \recop|datapath_inst|inst_alu|LessThan0~17_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~12_combout\ & 
-- (!\recop|datapath_inst|inst_alu|LessThan0~13_combout\ & (!\recop|datapath_inst|inst_alu|LessThan0~14_combout\ & \recop|datapath_inst|inst_alu|LessThan0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~12_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~13_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~14_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~11_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~17_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~18_combout\);

-- Location: LABCELL_X55_Y10_N42
\recop|datapath_inst|inst_alu|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~15_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[8]~40_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ $ 
-- (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8)) # (!\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[8]~40_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8) & !\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|datapath_inst|operand[8]~40_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ $ (((!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8)) # (!\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( 
-- !\recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|datapath_inst|operand[8]~40_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8)) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001010101010101010101101001100110101010100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\,
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~15_combout\);

-- Location: LABCELL_X56_Y10_N42
\recop|datapath_inst|inst_alu|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~16_combout\ = ( !\recop|datapath_inst|inst_alu|LessThan0~15_combout\ & ( \recop|datapath_inst|inst_alu|LessThan0~10_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~12_combout\ & 
-- (!\recop|datapath_inst|inst_alu|LessThan0~11_combout\ & (!\recop|datapath_inst|inst_alu|LessThan0~14_combout\ & !\recop|datapath_inst|inst_alu|LessThan0~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~12_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~11_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~14_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~13_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~15_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~16_combout\);

-- Location: LABCELL_X53_Y9_N0
\recop|datapath_inst|inst_alu|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[5]~23_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ $ (((\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[5]~23_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ $ 
-- (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5)) # (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( !\recop|datapath_inst|operand[5]~23_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ $ (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- !\recop|datapath_inst|operand[5]~23_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5)) # (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101000001011111101000100010110111011010111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\,
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[5]~23_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~2_combout\);

-- Location: LABCELL_X50_Y10_N18
\recop|datapath_inst|inst_alu|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~3_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[4]~25_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ $ (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[4]~25_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ $ 
-- (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & !\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|datapath_inst|operand[4]~25_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ $ (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|datapath_inst|operand[4]~25_combout\ & ( !\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ $ (((!\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010111011000000111111110001110111100010000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\,
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[4]~25_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~3_combout\);

-- Location: MLABCELL_X52_Y9_N36
\recop|datapath_inst|inst_alu|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux14~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( \recop|datapath_inst|operand[1]~26_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) 
-- ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( \recop|datapath_inst|operand[1]~26_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & ( !\recop|datapath_inst|operand[1]~26_combout\ & ( 
-- (\recop|control_unit_inst|current_stage.decode_stage~q\ & (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|Equal0~0_combout\ & \recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000110010000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[1]~26_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux14~1_combout\);

-- Location: MLABCELL_X39_Y11_N27
\recop|datapath_inst|operand[0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[0]~16_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	combout => \recop|datapath_inst|operand[0]~16_combout\);

-- Location: MLABCELL_X52_Y10_N30
\recop|datapath_inst|inst_alu|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux15~1_combout\ = ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|Equal0~0_combout\ & 
-- ((\recop|datapath_inst|operand[0]~16_combout\))) # (\recop|control_unit_inst|Equal0~0_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( !\recop|control_unit_inst|current_stage.decode_stage~q\ & ( 
-- \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|datapath_inst|operand[0]~16_combout\ & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) ) ) # ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- (\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|Equal0~0_combout\ & ((\recop|datapath_inst|operand[0]~16_combout\))) # (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( !\recop|control_unit_inst|current_stage.decode_stage~q\ & ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|datapath_inst|operand[0]~16_combout\ & 
-- \recop|control_unit_inst|ALU_A_MUX\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011010100110011000000000011010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \recop|datapath_inst|ALT_INV_operand[0]~16_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux15~1_combout\);

-- Location: MLABCELL_X52_Y10_N18
\recop|datapath_inst|inst_alu|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~4_combout\ = ( \recop|datapath_inst|inst_alu|Mux14~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux15~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux14~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux15~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ & 
-- (!\recop|datapath_inst|inst_alu|Mux14~2_combout\ & \recop|datapath_inst|inst_alu|operand_2[1]~6_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ & ((!\recop|datapath_inst|inst_alu|Mux14~2_combout\) # 
-- (\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux14~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux15~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux15~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux14~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux15~1_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|Mux14~2_combout\ & ((!\recop|datapath_inst|inst_alu|Mux15~2_combout\) # ((\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\) # (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\)))) # 
-- (\recop|datapath_inst|inst_alu|Mux14~2_combout\ & (\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\ & ((!\recop|datapath_inst|inst_alu|Mux15~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011111011000000001011101100110000111100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~2_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~4_combout\);

-- Location: LABCELL_X51_Y10_N21
\recop|datapath_inst|data_too_data_memory[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[3]~7_combout\ = ( \recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(3) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \recop|datapath_inst|ALT_INV_program_counter\(3),
	dataf => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	combout => \recop|datapath_inst|data_too_data_memory[3]~7_combout\);

-- Location: M10K_X58_Y5_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y14_N24
\recop|datapath_inst|operand[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[3]~27_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\,
	combout => \recop|datapath_inst|operand[3]~27_combout\);

-- Location: MLABCELL_X52_Y9_N48
\recop|datapath_inst|inst_alu|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux12~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( \recop|datapath_inst|operand[3]~27_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) 
-- ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( \recop|datapath_inst|operand[3]~27_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|Equal0~0_combout\) 
-- # (!\recop|control_unit_inst|current_stage.decode_stage~q\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( !\recop|datapath_inst|operand[3]~27_combout\ & ( (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|current_stage.decode_stage~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000001100000010000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \recop|datapath_inst|ALT_INV_operand[3]~27_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux12~1_combout\);

-- Location: MLABCELL_X52_Y12_N3
\recop|datapath_inst|operand[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[2]~28_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	combout => \recop|datapath_inst|operand[2]~28_combout\);

-- Location: MLABCELL_X52_Y9_N51
\recop|datapath_inst|inst_alu|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux13~1_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( \recop|datapath_inst|operand[2]~28_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) 
-- ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( \recop|datapath_inst|operand[2]~28_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|Equal0~0_combout\) 
-- # (!\recop|control_unit_inst|current_stage.decode_stage~q\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( !\recop|datapath_inst|operand[2]~28_combout\ & ( (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000110010000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \recop|datapath_inst|ALT_INV_operand[2]~28_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux13~1_combout\);

-- Location: LABCELL_X56_Y9_N0
\recop|datapath_inst|inst_alu|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~6_combout\ = ( \recop|datapath_inst|inst_alu|Mux12~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & 
-- \recop|datapath_inst|inst_alu|operand_2[2]~8_combout\) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux12~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & !\recop|datapath_inst|inst_alu|Mux12~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & ((!\recop|datapath_inst|inst_alu|Mux12~2_combout\) # 
-- (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux12~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & 
-- ((!\recop|datapath_inst|inst_alu|Mux13~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux12~1_combout\ & ( !\recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( 
-- (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & (!\recop|datapath_inst|inst_alu|Mux12~2_combout\ & ((!\recop|datapath_inst|inst_alu|Mux13~2_combout\) # (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\)))) # 
-- (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & (((!\recop|datapath_inst|inst_alu|Mux12~2_combout\) # (!\recop|datapath_inst|inst_alu|Mux13~2_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001010101010001000101110001011100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~2_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~6_combout\);

-- Location: LABCELL_X55_Y10_N54
\recop|datapath_inst|inst_alu|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~5_combout\ = ( \recop|datapath_inst|inst_alu|Mux13~2_combout\ & ( \recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & 
-- (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ $ (((\recop|datapath_inst|inst_alu|Mux12~2_combout\) # (\recop|datapath_inst|inst_alu|Mux12~1_combout\))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux13~2_combout\ & ( 
-- \recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ $ (((\recop|datapath_inst|inst_alu|Mux12~2_combout\) # 
-- (\recop|datapath_inst|inst_alu|Mux12~1_combout\))))) ) ) ) # ( \recop|datapath_inst|inst_alu|Mux13~2_combout\ & ( !\recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & 
-- (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ $ (((\recop|datapath_inst|inst_alu|Mux12~2_combout\) # (\recop|datapath_inst|inst_alu|Mux12~1_combout\))))) ) ) ) # ( !\recop|datapath_inst|inst_alu|Mux13~2_combout\ & ( 
-- !\recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ $ (((\recop|datapath_inst|inst_alu|Mux12~2_combout\) # 
-- (\recop|datapath_inst|inst_alu|Mux12~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000100010010000010001000101000001000100010100000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~2_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~1_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~5_combout\);

-- Location: LABCELL_X56_Y10_N36
\recop|datapath_inst|inst_alu|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~7_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~6_combout\ & ( \recop|datapath_inst|inst_alu|LessThan0~5_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~2_combout\ & 
-- (\recop|datapath_inst|inst_alu|LessThan0~1_combout\ & (!\recop|datapath_inst|inst_alu|LessThan0~3_combout\ & !\recop|datapath_inst|inst_alu|LessThan0~4_combout\))) ) ) ) # ( !\recop|datapath_inst|inst_alu|LessThan0~6_combout\ & ( 
-- \recop|datapath_inst|inst_alu|LessThan0~5_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~2_combout\ & (\recop|datapath_inst|inst_alu|LessThan0~1_combout\ & !\recop|datapath_inst|inst_alu|LessThan0~3_combout\)) ) ) ) # ( 
-- !\recop|datapath_inst|inst_alu|LessThan0~6_combout\ & ( !\recop|datapath_inst|inst_alu|LessThan0~5_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~2_combout\ & (\recop|datapath_inst|inst_alu|LessThan0~1_combout\ & 
-- !\recop|datapath_inst|inst_alu|LessThan0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000100000001000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~2_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~1_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~3_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~4_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~6_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~5_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~7_combout\);

-- Location: LABCELL_X55_Y11_N6
\recop|datapath_inst|inst_alu|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~21_combout\ = ( !\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( \recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9))))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ((\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) ) # ( 
-- !\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\ & ( !\recop|datapath_inst|operand[9]~38_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(9) & 
-- !\recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ((\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101000000000000000000110000111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~21_combout\);

-- Location: LABCELL_X56_Y10_N6
\recop|datapath_inst|inst_alu|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~22_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~21_combout\ & ( \recop|datapath_inst|inst_alu|LessThan0~10_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~12_combout\ & 
-- (!\recop|datapath_inst|inst_alu|LessThan0~11_combout\ & ((!\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\) # (\recop|datapath_inst|inst_alu|Mux5~1_combout\)))) ) ) ) # ( !\recop|datapath_inst|inst_alu|LessThan0~21_combout\ & ( 
-- \recop|datapath_inst|inst_alu|LessThan0~10_combout\ & ( (!\recop|datapath_inst|inst_alu|LessThan0~12_combout\ & (!\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ & (\recop|datapath_inst|inst_alu|Mux5~1_combout\ & 
-- !\recop|datapath_inst|inst_alu|LessThan0~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~12_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~11_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~21_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~10_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~22_combout\);

-- Location: LABCELL_X56_Y10_N48
\recop|datapath_inst|inst_alu|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|LessThan0~23_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~7_combout\ & ( !\recop|datapath_inst|inst_alu|LessThan0~22_combout\ & ( (\recop|datapath_inst|inst_alu|LessThan0~20_combout\ & 
-- (!\recop|datapath_inst|inst_alu|LessThan0~18_combout\ & !\recop|datapath_inst|inst_alu|LessThan0~16_combout\)) ) ) ) # ( !\recop|datapath_inst|inst_alu|LessThan0~7_combout\ & ( !\recop|datapath_inst|inst_alu|LessThan0~22_combout\ & ( 
-- (\recop|datapath_inst|inst_alu|LessThan0~20_combout\ & (!\recop|datapath_inst|inst_alu|LessThan0~18_combout\ & ((!\recop|datapath_inst|inst_alu|LessThan0~16_combout\) # (\recop|datapath_inst|inst_alu|LessThan0~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~20_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~9_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~18_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~16_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~7_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~22_combout\,
	combout => \recop|datapath_inst|inst_alu|LessThan0~23_combout\);

-- Location: LABCELL_X56_Y10_N18
\recop|datapath_inst|read_data_two_signal_in[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~23_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ & ((!\recop|datapath_inst|inst_alu|Mux0~1_combout\) # 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\) # (\recop|datapath_inst|inst_alu|operand_2[15]~1_combout\)))) ) ) # ( !\recop|datapath_inst|inst_alu|LessThan0~23_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\) # ((!\recop|datapath_inst|inst_alu|Mux0~1_combout\ & \recop|datapath_inst|inst_alu|operand_2[15]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001110000011000000111000001110000011110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~4_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~23_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\);

-- Location: LABCELL_X56_Y10_N21
\recop|datapath_inst|read_data_two_signal_in[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ = ( \recop|datapath_inst|inst_alu|LessThan0~23_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\) # 
-- ((\recop|datapath_inst|inst_alu|Mux0~1_combout\ & !\recop|datapath_inst|inst_alu|operand_2[15]~1_combout\)))) ) ) # ( !\recop|datapath_inst|inst_alu|LessThan0~23_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~4_combout\ & 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~3_combout\) # (!\recop|datapath_inst|inst_alu|operand_2[15]~1_combout\)) # (\recop|datapath_inst|inst_alu|Mux0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000110111000000000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux0~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~3_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~4_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_LessThan0~23_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\);

-- Location: MLABCELL_X59_Y10_N36
\recop|datapath_inst|read_data_two_signal_in[14]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux1~3_combout\ & (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & (((\recop|datapath_inst|inst_alu|Mux1~3_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\);

-- Location: MLABCELL_X59_Y10_N39
\recop|datapath_inst|read_data_two_signal_in[14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ = ( \recop|datapath_inst|inst_alu|Add0~37_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|inst_alu|Mux1~3_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~37_sumout\ & ( (\recop|datapath_inst|inst_alu|Mux1~3_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[14]~9_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux1~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[14]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~37_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\);

-- Location: MLABCELL_X59_Y10_N42
\recop|datapath_inst|read_data_two_signal_in[14]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[14]~34_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ 
-- & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[14]~46_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[14]~46_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & 
-- (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( \recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[14]~46_combout\)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[14]~33_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[14]~32_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ 
-- & ((\recop|datapath_inst|operand[14]~46_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(14)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \recop|datapath_inst|ALT_INV_operand[14]~46_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~33_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[14]~32_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[14]~34_combout\);

-- Location: LABCELL_X57_Y11_N39
\recop|datapath_inst|data_memory_address_out[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[5]~9_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\) # ((\recop|datapath_inst|operand[5]~23_combout\)))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5))))) ) ) # ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|operand[5]~23_combout\))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand[5]~23_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \recop|datapath_inst|data_memory_address_out[5]~9_combout\);

-- Location: LABCELL_X56_Y7_N27
\recop|datapath_inst|data_too_data_memory[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[5]~4_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & ( \recop|datapath_inst|program_counter\(5) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & ( \recop|datapath_inst|program_counter\(5) & ( \recop|datapath_inst|Equal7~0_combout\ ) ) ) # ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & ( !\recop|datapath_inst|program_counter\(5) & ( !\recop|datapath_inst|Equal7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datae => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(5),
	combout => \recop|datapath_inst|data_too_data_memory[5]~4_combout\);

-- Location: M10K_X58_Y7_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y14_N36
\recop|datapath_inst|operand[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[4]~24_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	combout => \recop|datapath_inst|operand[4]~24_combout\);

-- Location: LABCELL_X50_Y10_N30
\recop|datapath_inst|operand[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[4]~25_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- ((\recop|datapath_inst|operand[4]~24_combout\))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- ((\recop|datapath_inst|operand[4]~24_combout\))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & ((\recop|datapath_inst|operand[4]~24_combout\))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4))) ) ) 
-- ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|control_unit_inst|Equal0~0_combout\ & ( \recop|datapath_inst|operand[4]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110101010100011101000111010001110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|datapath_inst|ALT_INV_operand[4]~24_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	combout => \recop|datapath_inst|operand[4]~25_combout\);

-- Location: LABCELL_X57_Y11_N45
\recop|datapath_inst|data_memory_address_out[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[4]~8_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & ( \recop|datapath_inst|operand[4]~25_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4)) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) ) # ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & ( 
-- \recop|datapath_inst|operand[4]~25_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4)) # 
-- (\recop|datapath_inst|data_memory_address_out[2]~2_combout\))) ) ) ) # ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & ( !\recop|datapath_inst|operand[4]~25_combout\ & ( 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4)) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\))) ) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & ( !\recop|datapath_inst|operand[4]~25_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000101010001010100110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	dataf => \recop|datapath_inst|ALT_INV_operand[4]~25_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[4]~8_combout\);

-- Location: MLABCELL_X52_Y8_N45
\recop|datapath_inst|data_too_data_memory[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[13]~10_combout\ = ( \recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(13) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(13),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	combout => \recop|datapath_inst|data_too_data_memory[13]~10_combout\);

-- Location: M10K_X58_Y6_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y8_N0
\recop|datapath_inst|operand[13]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[13]~47_combout\ = ( \recop|control_unit_inst|Equal0~0_combout\ & ( \recop|datapath_inst|operand[13]~30_combout\ & ( ((!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0)) # 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\recop|control_unit_inst|Equal0~0_combout\ & ( \recop|datapath_inst|operand[13]~30_combout\ & ( 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0)) # ((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13))) ) ) ) # ( \recop|control_unit_inst|Equal0~0_combout\ & ( 
-- !\recop|datapath_inst|operand[13]~30_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) & (((\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|ALU_A_MUX\(1))) # 
-- (\recop|control_unit_inst|current_stage.decode_stage~q\))) ) ) ) # ( !\recop|control_unit_inst|Equal0~0_combout\ & ( !\recop|datapath_inst|operand[13]~30_combout\ & ( (\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000011011111111010111111111100100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[13]~30_combout\,
	combout => \recop|datapath_inst|operand[13]~47_combout\);

-- Location: MLABCELL_X59_Y10_N33
\recop|datapath_inst|read_data_two_signal_in[13]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[13]~35_combout\ = ( \recop|datapath_inst|inst_alu|Add0~41_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|inst_alu|Mux2~3_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~41_sumout\ & ( (\recop|datapath_inst|inst_alu|Mux2~3_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~41_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[13]~35_combout\);

-- Location: MLABCELL_X59_Y10_N30
\recop|datapath_inst|read_data_two_signal_in[13]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux2~3_combout\ & (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & (((\recop|datapath_inst|inst_alu|Mux2~3_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[13]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux2~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[13]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\);

-- Location: MLABCELL_X59_Y10_N48
\recop|datapath_inst|read_data_two_signal_in[13]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[13]~37_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) & ( \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[13]~47_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\)) ) ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) & 
-- ( \recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # (\recop|datapath_inst|operand[13]~47_combout\))) ) ) ) # ( 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) & ( !\recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # (\recop|datapath_inst|read_data_two_signal_in[13]~35_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[13]~47_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\)))) ) ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(13) & ( !\recop|datapath_inst|read_data_two_signal_in[13]~36_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|datapath_inst|read_data_two_signal_in[13]~35_combout\))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[13]~47_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110011011101000000001101110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[13]~47_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~35_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[13]~36_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[13]~37_combout\);

-- Location: LABCELL_X51_Y10_N15
\recop|datapath_inst|data_too_data_memory[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[12]~11_combout\ = ( \recop|datapath_inst|program_counter\(12) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(12) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(12),
	combout => \recop|datapath_inst|data_too_data_memory[12]~11_combout\);

-- Location: LABCELL_X42_Y18_N21
\recop|datapath_inst|operand[12]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[12]~31_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	combout => \recop|datapath_inst|operand[12]~31_combout\);

-- Location: LABCELL_X51_Y10_N3
\recop|datapath_inst|operand[12]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[12]~32_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[12]~31_combout\ & ( ((!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|Equal0~0_combout\) # 
-- (!\recop|control_unit_inst|current_stage.decode_stage~q\)))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12)) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|datapath_inst|operand[12]~31_combout\ & ( 
-- (!\recop|control_unit_inst|Equal0~0_combout\) # ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- !\recop|datapath_inst|operand[12]~31_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & (((\recop|control_unit_inst|Equal0~0_combout\ & \recop|control_unit_inst|current_stage.decode_stage~q\)) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(1)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( !\recop|datapath_inst|operand[12]~31_combout\ & ( (\recop|control_unit_inst|Equal0~0_combout\ & (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000111111101111111011111110111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[12]~31_combout\,
	combout => \recop|datapath_inst|operand[12]~32_combout\);

-- Location: MLABCELL_X52_Y10_N51
\recop|datapath_inst|read_data_two_signal_in[12]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[12]~38_combout\ = ( \recop|datapath_inst|inst_alu|Add0~45_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|inst_alu|Mux3~1_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~45_sumout\ & ( (\recop|datapath_inst|inst_alu|Mux3~1_combout\ & 
-- (\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~45_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[12]~38_combout\);

-- Location: MLABCELL_X52_Y10_N48
\recop|datapath_inst|read_data_two_signal_in[12]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux3~1_combout\ & (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & (((\recop|datapath_inst|inst_alu|Mux3~1_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[12]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux3~1_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[12]~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\);

-- Location: MLABCELL_X52_Y10_N36
\recop|datapath_inst|read_data_two_signal_in[12]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[12]~40_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ & ( 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( 
-- \recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # (\recop|datapath_inst|operand[12]~32_combout\) ) ) ) # ( \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(12) & !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) ) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[12]~39_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- ((\recop|datapath_inst|read_data_two_signal_in[12]~38_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[12]~32_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000011111111010101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[12]~32_combout\,
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~38_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[12]~39_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[12]~40_combout\);

-- Location: LABCELL_X55_Y9_N24
\recop|datapath_inst|inst_alu|operand_2[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[11]~12_combout\);

-- Location: MLABCELL_X59_Y10_N54
\recop|datapath_inst|read_data_two_signal_in[11]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux4~1_combout\ & (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\ & (((\recop|datapath_inst|inst_alu|Mux4~1_combout\ & 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000101000001110000010100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\);

-- Location: MLABCELL_X59_Y10_N57
\recop|datapath_inst|read_data_two_signal_in[11]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ = ( \recop|datapath_inst|inst_alu|Add0~49_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux4~1_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~49_sumout\ & ( (\recop|datapath_inst|inst_alu|operand_2[11]~12_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux4~1_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[11]~12_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux4~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~49_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\);

-- Location: MLABCELL_X59_Y10_N12
\recop|datapath_inst|read_data_two_signal_in[11]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[11]~43_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11))))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[11]~34_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\))) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ & ( 
-- \recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11))))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[11]~34_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\))) ) ) ) # 
-- ( \recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11))))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[11]~34_combout\ & 
-- (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\))) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[11]~42_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[11]~41_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (((\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11))))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|datapath_inst|operand[11]~34_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110011010000110111001101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[11]~34_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~42_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[11]~41_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[11]~43_combout\);

-- Location: LABCELL_X56_Y10_N0
\recop|datapath_inst|inst_alu|operand_2[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\);

-- Location: LABCELL_X55_Y10_N0
\recop|datapath_inst|read_data_two_signal_in[10]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[10]~44_combout\ = ( \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ & ( \recop|datapath_inst|inst_alu|Add0~53_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # 
-- ((\recop|datapath_inst|inst_alu|Mux5~1_combout\ & \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\)) ) ) ) # ( !\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ & ( \recop|datapath_inst|inst_alu|Add0~53_sumout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\ ) ) ) # ( \recop|datapath_inst|inst_alu|operand_2[10]~13_combout\ & ( !\recop|datapath_inst|inst_alu|Add0~53_sumout\ & ( (\recop|datapath_inst|inst_alu|Mux5~1_combout\ & 
-- \recop|datapath_inst|read_data_two_signal_in[3]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000111110000111100001111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datae => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~53_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[10]~44_combout\);

-- Location: LABCELL_X55_Y10_N48
\recop|datapath_inst|read_data_two_signal_in[10]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[10]~45_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[10]~44_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\) # 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[10]~44_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # ((!\recop|datapath_inst|inst_alu|Mux5~1_combout\ & ((!\recop|datapath_inst|inst_alu|operand_2[10]~13_combout\) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001100000000000000000011101111111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[10]~13_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux5~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~44_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[10]~45_combout\);

-- Location: LABCELL_X55_Y10_N30
\recop|datapath_inst|read_data_two_signal_in[10]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[10]~46_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[10]~45_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (\recop|datapath_inst|operand[10]~36_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10))))) ) ) # 
-- ( !\recop|datapath_inst|read_data_two_signal_in[10]~45_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[10]~36_combout\)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001110100010101100111000000010010001100000001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand[10]~36_combout\,
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[10]~45_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[10]~46_combout\);

-- Location: LABCELL_X57_Y11_N12
\recop|datapath_inst|data_memory_address_out[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[3]~7_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|operand[3]~43_combout\))))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((\recop|datapath_inst|operand[3]~43_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \recop|datapath_inst|ALT_INV_operand[3]~43_combout\,
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	combout => \recop|datapath_inst|data_memory_address_out[3]~7_combout\);

-- Location: LABCELL_X50_Y11_N42
\recop|datapath_inst|data_too_data_memory[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[9]~14_combout\ = ( \recop|datapath_inst|program_counter\(9) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(9) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \recop|datapath_inst|ALT_INV_program_counter\(9),
	combout => \recop|datapath_inst|data_too_data_memory[9]~14_combout\);

-- Location: M10K_X58_Y9_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y13_N0
\recop|datapath_inst|operand[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[9]~37_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\,
	combout => \recop|datapath_inst|operand[9]~37_combout\);

-- Location: LABCELL_X51_Y11_N39
\recop|datapath_inst|operand[9]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[9]~38_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ( \recop|datapath_inst|operand[9]~37_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ( 
-- \recop|datapath_inst|operand[9]~37_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ 
-- & (!\recop|control_unit_inst|Equal0~0_combout\ & ((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9) & ( 
-- !\recop|datapath_inst|operand[9]~37_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))) # (\recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \recop|datapath_inst|ALT_INV_operand[9]~37_combout\,
	combout => \recop|datapath_inst|operand[9]~38_combout\);

-- Location: LABCELL_X53_Y10_N57
\recop|datapath_inst|read_data_two_signal_in[9]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[9]~47_combout\ = ( \recop|datapath_inst|inst_alu|Add0~57_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux6~1_combout\ & \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~57_sumout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux6~1_combout\ & \recop|datapath_inst|inst_alu|operand_2[9]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111001100110011011100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux6~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~57_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[9]~47_combout\);

-- Location: LABCELL_X55_Y10_N18
\recop|datapath_inst|read_data_two_signal_in[9]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[9]~48_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[9]~47_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\) # 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[9]~47_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # ((!\recop|datapath_inst|inst_alu|Mux6~1_combout\ & ((!\recop|datapath_inst|inst_alu|operand_2[9]~14_combout\) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001100000000000000000011101111111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[9]~14_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux6~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~47_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[9]~48_combout\);

-- Location: LABCELL_X55_Y10_N12
\recop|datapath_inst|read_data_two_signal_in[9]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[9]~49_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[9]~48_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (\recop|datapath_inst|operand[9]~38_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9))))) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[9]~48_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\) # ((\recop|datapath_inst|operand[9]~38_combout\)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001110100010101100111000000010010001100000001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[9]~48_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[9]~49_combout\);

-- Location: LABCELL_X55_Y10_N27
\recop|datapath_inst|inst_alu|operand_2[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\);

-- Location: LABCELL_X53_Y10_N54
\recop|datapath_inst|read_data_two_signal_in[8]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[8]~50_combout\ = ( \recop|datapath_inst|inst_alu|Add0~61_sumout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~26_combout\) # ((\recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux7~1_combout\ & \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\))) ) ) # ( !\recop|datapath_inst|inst_alu|Add0~61_sumout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ & 
-- (\recop|datapath_inst|inst_alu|Mux7~1_combout\ & \recop|datapath_inst|inst_alu|operand_2[8]~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111001100110011011100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~26_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux7~1_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~61_sumout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[8]~50_combout\);

-- Location: LABCELL_X55_Y10_N6
\recop|datapath_inst|read_data_two_signal_in[8]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[8]~51_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[8]~50_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\) # 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[8]~50_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~8_combout\) # ((!\recop|datapath_inst|inst_alu|Mux7~1_combout\ & ((!\recop|datapath_inst|inst_alu|operand_2[8]~15_combout\) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001100000000000000000011101111111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[8]~15_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~8_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux7~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~50_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[8]~51_combout\);

-- Location: LABCELL_X55_Y10_N24
\recop|datapath_inst|read_data_two_signal_in[8]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[8]~52_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[8]~51_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & \recop|datapath_inst|operand[8]~40_combout\)))) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[8]~51_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\)) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & \recop|datapath_inst|operand[8]~40_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011110100110001001111010000000100001101000000010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[8]~51_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[8]~52_combout\);

-- Location: LABCELL_X55_Y9_N36
\recop|datapath_inst|inst_alu|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux8~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7) & \recop|control_unit_inst|ALU_A_MUX\(1)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(7) & !\recop|control_unit_inst|ALU_A_MUX\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux8~2_combout\);

-- Location: LABCELL_X55_Y9_N51
\recop|datapath_inst|inst_alu|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux8~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux8~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux8~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux8~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux8~3_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X50_Y12_N8
\SWITCHES[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[7]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(7));

-- Location: LABCELL_X56_Y8_N18
\recop|datapath_inst|read_data_two_signal_in[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[7]~24_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( \recop|datapath_inst|operand[7]~45_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # (SWITCHES(7)) ) 
-- ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( \recop|datapath_inst|operand[7]~45_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7)) ) ) ) 
-- # ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( !\recop|datapath_inst|operand[7]~45_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & SWITCHES(7)) ) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( !\recop|datapath_inst|operand[7]~45_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000001010000010100000000010101011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datac => ALT_INV_SWITCHES(7),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[7]~45_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[7]~24_combout\);

-- Location: LABCELL_X57_Y10_N54
\recop|datapath_inst|read_data_two_signal_in[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[7]~25_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux8~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~3_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[7]~25_combout\);

-- Location: LABCELL_X56_Y8_N24
\recop|datapath_inst|read_data_two_signal_in[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[3]~10_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~10_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\);

-- Location: LABCELL_X57_Y10_N0
\recop|datapath_inst|read_data_two_signal_in[7]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[7]~53_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[7]~24_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux8~3_combout\ & ((\recop|datapath_inst|inst_alu|operand_2[7]~2_combout\))))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|read_data_two_signal_in[7]~25_combout\)) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- ((\recop|datapath_inst|inst_alu|Add0~29_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011000011110000111100000101000001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux8~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~24_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[7]~25_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Add0~29_sumout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[7]~2_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[7]~53_combout\);

-- Location: LABCELL_X55_Y9_N0
\recop|datapath_inst|inst_alu|operand_2[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ = ( \recop|control_unit_inst|ALU_B_MUX~combout\ & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6) ) ) # ( !\recop|control_unit_inst|ALU_B_MUX~combout\ & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_B_MUX~combout\,
	combout => \recop|datapath_inst|inst_alu|operand_2[6]~3_combout\);

-- Location: LABCELL_X57_Y10_N51
\recop|datapath_inst|read_data_two_signal_in[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[6]~23_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux9~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[6]~23_combout\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X50_Y11_N44
\SWITCHES[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[6]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(6));

-- Location: LABCELL_X50_Y10_N9
\recop|datapath_inst|read_data_two_signal_in[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[6]~22_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|operand[6]~44_combout\)) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((SWITCHES(6)))))) ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & ( (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|operand[6]~44_combout\)) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((SWITCHES(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100000101111100110000010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[6]~44_combout\,
	datab => ALT_INV_SWITCHES(6),
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	dataf => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \recop|datapath_inst|read_data_two_signal_in[6]~22_combout\);

-- Location: LABCELL_X57_Y10_N6
\recop|datapath_inst|read_data_two_signal_in[6]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[6]~57_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[6]~22_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux9~3_combout\ & (\recop|datapath_inst|inst_alu|operand_2[6]~3_combout\)))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & ((\recop|datapath_inst|read_data_two_signal_in[6]~23_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ 
-- & (\recop|datapath_inst|inst_alu|Add0~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100000011000000110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Add0~25_sumout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux9~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~23_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[6]~22_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[6]~3_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[6]~57_combout\);

-- Location: MLABCELL_X59_Y11_N24
\recop|datapath_inst|data_memory_address_out[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[2]~6_combout\ = ( \recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( \recop|datapath_inst|operand[2]~42_combout\ & ( !\recop|datapath_inst|data_memory_address_out[2]~3_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( \recop|datapath_inst|operand[2]~42_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2)))) ) ) ) # ( 
-- !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( !\recop|datapath_inst|operand[2]~42_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000000000000100111001001111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	datae => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[2]~42_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[2]~6_combout\);

-- Location: LABCELL_X57_Y10_N30
\recop|datapath_inst|read_data_two_signal_in[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[5]~20_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5) & ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( 
-- (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|operand[5]~23_combout\)) # (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((SWITCHES(5)))) ) ) ) # ( 
-- !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5) & ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|operand[5]~23_combout\)) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((SWITCHES(5)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5) & ( !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[5]~23_combout\,
	datac => ALT_INV_SWITCHES(5),
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[5]~20_combout\);

-- Location: LABCELL_X57_Y10_N24
\recop|datapath_inst|read_data_two_signal_in[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[5]~21_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux10~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[5]~21_combout\);

-- Location: LABCELL_X57_Y10_N36
\recop|datapath_inst|read_data_two_signal_in[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[5]~61_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|read_data_two_signal_in[5]~20_combout\)) 
-- # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (((\recop|datapath_inst|inst_alu|operand_2[5]~4_combout\ & \recop|datapath_inst|inst_alu|Mux10~1_combout\))))) ) ) # ( \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( 
-- (((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & ((\recop|datapath_inst|read_data_two_signal_in[5]~21_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Add0~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101000011110000111100000000000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~20_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Add0~21_sumout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[5]~21_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux10~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[5]~4_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[5]~61_combout\);

-- Location: LABCELL_X50_Y10_N0
\recop|datapath_inst|inst_alu|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux11~1_combout\ = ( \recop|datapath_inst|operand[4]~25_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & 
-- ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|ALU_A_MUX\(0) & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4))))) ) ) # ( 
-- !\recop|datapath_inst|operand[4]~25_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(4) & ((!\recop|control_unit_inst|ALU_A_MUX\(1))))) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4) & \recop|control_unit_inst|ALU_A_MUX\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001000000001101110111000000110111011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[4]~25_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux11~1_combout\);

-- Location: LABCELL_X57_Y10_N27
\recop|datapath_inst|read_data_two_signal_in[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[4]~19_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux11~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[4]~19_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LABCELL_X50_Y12_N15
\SWITCHES[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SWITCHES[4]~feeder_combout\ = ( \SW[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[4]~input_o\,
	combout => \SWITCHES[4]~feeder_combout\);

-- Location: FF_X50_Y12_N17
\SWITCHES[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	d => \SWITCHES[4]~feeder_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(4));

-- Location: LABCELL_X51_Y10_N6
\recop|datapath_inst|read_data_two_signal_in[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[4]~18_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|operand[4]~25_combout\)) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((SWITCHES(4)))) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & 
-- \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \recop|datapath_inst|ALT_INV_operand[4]~25_combout\,
	datad => ALT_INV_SWITCHES(4),
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[4]~18_combout\);

-- Location: LABCELL_X57_Y10_N42
\recop|datapath_inst|read_data_two_signal_in[4]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[4]~65_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[4]~18_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux11~1_combout\ & (\recop|datapath_inst|inst_alu|operand_2[4]~5_combout\)))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & ((\recop|datapath_inst|read_data_two_signal_in[4]~19_combout\))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ 
-- & (\recop|datapath_inst|inst_alu|Add0~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011110000111100000101000001010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux11~1_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Add0~17_sumout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~19_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[4]~18_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[4]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[4]~65_combout\);

-- Location: MLABCELL_X52_Y9_N54
\recop|datapath_inst|inst_alu|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux12~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(3) & !\recop|control_unit_inst|ALU_A_MUX\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	datac => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|inst_alu|Mux12~2_combout\);

-- Location: MLABCELL_X52_Y9_N15
\recop|datapath_inst|inst_alu|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux12~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux12~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux12~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux12~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux12~3_combout\);

-- Location: LABCELL_X57_Y10_N57
\recop|datapath_inst|read_data_two_signal_in[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~17_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux12~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~17_combout\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X50_Y11_N38
\SWITCHES[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[3]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(3));

-- Location: LABCELL_X56_Y11_N51
\recop|datapath_inst|read_data_two_signal_in[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~16_combout\ = ( \recop|datapath_inst|operand[3]~43_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & 
-- ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (SWITCHES(3))) ) ) ) # ( !\recop|datapath_inst|operand[3]~43_combout\ & ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (SWITCHES(3))) ) ) ) # ( \recop|datapath_inst|operand[3]~43_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( 
-- \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(3),
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand[3]~43_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~16_combout\);

-- Location: LABCELL_X57_Y10_N12
\recop|datapath_inst|read_data_two_signal_in[3]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[3]~69_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- ((((\recop|datapath_inst|read_data_two_signal_in[3]~16_combout\))))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux12~3_combout\ & (\recop|datapath_inst|inst_alu|operand_2[3]~7_combout\))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (((\recop|datapath_inst|read_data_two_signal_in[3]~17_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ 
-- & ((((\recop|datapath_inst|inst_alu|Add0~13_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110101011000010100000101000000001101010110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Mux12~3_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~17_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~16_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Add0~13_sumout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[3]~7_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[3]~69_combout\);

-- Location: LABCELL_X70_Y9_N12
\recop|datapath_inst|data_too_data_memory[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[2]~8_combout\ = ( \recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(2) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( \recop|datapath_inst|program_counter\(2) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2) ) ) ) # ( !\recop|datapath_inst|Equal7~0_combout\ & ( !\recop|datapath_inst|program_counter\(2) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(2),
	combout => \recop|datapath_inst|data_too_data_memory[2]~8_combout\);

-- Location: MLABCELL_X52_Y9_N33
\recop|datapath_inst|inst_alu|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux13~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & \recop|control_unit_inst|ALU_A_MUX\(1)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- (!\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux13~2_combout\);

-- Location: MLABCELL_X52_Y9_N0
\recop|datapath_inst|inst_alu|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux13~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux13~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux13~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux13~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux13~3_combout\);

-- Location: LABCELL_X57_Y10_N48
\recop|datapath_inst|read_data_two_signal_in[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[2]~15_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( ((\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\)) # (\recop|datapath_inst|inst_alu|Mux13~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~3_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[2]~15_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X50_Y12_N23
\SWITCHES[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[2]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(2));

-- Location: LABCELL_X55_Y10_N33
\recop|datapath_inst|read_data_two_signal_in[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[2]~14_combout\ = ( \recop|datapath_inst|operand[2]~42_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\)) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (SWITCHES(2))))) ) ) # ( !\recop|datapath_inst|operand[2]~42_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & 
-- ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (SWITCHES(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datac => ALT_INV_SWITCHES(2),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \recop|datapath_inst|ALT_INV_operand[2]~42_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[2]~14_combout\);

-- Location: LABCELL_X57_Y10_N18
\recop|datapath_inst|read_data_two_signal_in[2]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[2]~73_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|read_data_two_signal_in[2]~14_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux13~3_combout\ & (\recop|datapath_inst|inst_alu|operand_2[2]~8_combout\)))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (((\recop|datapath_inst|read_data_two_signal_in[2]~15_combout\)))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Add0~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000011110011001111111111000001010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux13~3_combout\,
	datab => \recop|datapath_inst|inst_alu|ALT_INV_Add0~9_sumout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~15_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[2]~14_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[2]~8_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[2]~73_combout\);

-- Location: MLABCELL_X52_Y8_N54
\recop|datapath_inst|data_too_data_memory[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[1]~6_combout\ = ( \recop|datapath_inst|program_counter\(1) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(1) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(1),
	combout => \recop|datapath_inst|data_too_data_memory[1]~6_combout\);

-- Location: MLABCELL_X52_Y10_N54
\recop|datapath_inst|inst_alu|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux14~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) & \recop|control_unit_inst|ALU_A_MUX\(0)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|inst_alu|Mux14~2_combout\);

-- Location: MLABCELL_X52_Y10_N45
\recop|datapath_inst|inst_alu|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux14~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux14~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux14~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux14~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux14~3_combout\);

-- Location: MLABCELL_X59_Y10_N27
\recop|datapath_inst|read_data_two_signal_in[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[1]~13_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux14~3_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( ((\recop|datapath_inst|inst_alu|Mux14~3_combout\ & !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\)) # (\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~3_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[1]~13_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X50_Y12_N9
\SWITCHES[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SWITCHES[1]~feeder_combout\ = ( \SW[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \SWITCHES[1]~feeder_combout\);

-- Location: FF_X50_Y12_N11
\SWITCHES[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	d => \SWITCHES[1]~feeder_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(1));

-- Location: LABCELL_X55_Y11_N3
\recop|datapath_inst|read_data_two_signal_in[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[1]~12_combout\ = ( \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( SWITCHES(1) ) ) ) # ( 
-- !\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ( \recop|datapath_inst|operand[1]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[1]~41_combout\,
	datac => ALT_INV_SWITCHES(1),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[1]~12_combout\);

-- Location: MLABCELL_X59_Y10_N0
\recop|datapath_inst|read_data_two_signal_in[1]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[1]~77_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- ((((\recop|datapath_inst|read_data_two_signal_in[1]~12_combout\))))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux14~3_combout\ & (\recop|datapath_inst|inst_alu|operand_2[1]~6_combout\))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|read_data_two_signal_in[1]~13_combout\)) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|inst_alu|Add0~5_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000011000011111111001101110011010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux14~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~13_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Add0~5_sumout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[1]~12_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[1]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[1]~77_combout\);

-- Location: LABCELL_X56_Y11_N54
\recop|datapath_inst|data_memory_address_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[1]~5_combout\ = ( \recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( \recop|datapath_inst|operand[1]~41_combout\ & ( !\recop|datapath_inst|data_memory_address_out[2]~3_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( \recop|datapath_inst|operand[1]~41_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1))) ) ) ) # ( 
-- !\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ( !\recop|datapath_inst|operand[1]~41_combout\ & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000000000000000000011110011111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[1]~41_combout\,
	combout => \recop|datapath_inst|data_memory_address_out[1]~5_combout\);

-- Location: LABCELL_X53_Y11_N48
\recop|datapath_inst|data_too_data_memory[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[11]~12_combout\ = ( \recop|datapath_inst|program_counter\(11) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(11) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(11),
	combout => \recop|datapath_inst|data_too_data_memory[11]~12_combout\);

-- Location: M10K_X69_Y11_N0
\recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_u6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|control_unit_inst|Selector4~1_combout\,
	portare => VCC,
	clk0 => \clk~q\,
	portadatain => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|data_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y9_N21
\recop|datapath_inst|operand[11]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[11]~34_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (\recop|datapath_inst|operand[11]~33_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(1) & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11)))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11))))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( \recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (\recop|datapath_inst|operand[11]~33_combout\)) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11)))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- !\recop|control_unit_inst|Equal0~0_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|datapath_inst|operand[11]~33_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(1) & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(11)))) ) 
-- ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( !\recop|control_unit_inst|Equal0~0_combout\ & ( \recop|datapath_inst|operand[11]~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101111101000100011101110100000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[11]~33_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	dataf => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	combout => \recop|datapath_inst|operand[11]~34_combout\);

-- Location: LABCELL_X53_Y11_N39
\recop|datapath_inst|next_program_counter_signal[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(11) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~45_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(11),
	datad => \recop|datapath_inst|ALT_INV_Add0~45_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(11));

-- Location: LABCELL_X53_Y11_N54
\recop|datapath_inst|program_counter[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[11]~13_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) & ( \recop|datapath_inst|next_program_counter_signal\(11) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (\recop|datapath_inst|operand[11]~34_combout\)))) ) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) & ( \recop|datapath_inst|next_program_counter_signal\(11) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((\recop|datapath_inst|operand[11]~34_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\)))) ) ) ) # ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) & ( 
-- !\recop|datapath_inst|next_program_counter_signal\(11) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # 
-- (\recop|datapath_inst|operand[11]~34_combout\)))) ) ) ) # ( !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(11) & ( !\recop|datapath_inst|next_program_counter_signal\(11) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ 
-- & (\recop|datapath_inst|operand[11]~34_combout\ & (\KEY[0]~input_o\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000010100001011000010100000101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[11]~34_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datae => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(11),
	combout => \recop|datapath_inst|program_counter[11]~13_combout\);

-- Location: LABCELL_X53_Y11_N15
\recop|datapath_inst|program_counter[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(11) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(11) & ( \recop|datapath_inst|program_counter[11]~13_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(11) ) ) # ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( !\recop|datapath_inst|program_counter\(11) & ( 
-- \recop|datapath_inst|program_counter[11]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[11]~13_combout\,
	datae => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(11),
	combout => \recop|datapath_inst|program_counter\(11));

-- Location: LABCELL_X50_Y11_N48
\recop|datapath_inst|prog_mem_address[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(11) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(11) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(11) & 
-- ( \recop|datapath_inst|prog_mem_address\(11) ) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( !\recop|datapath_inst|program_counter\(11) & ( \recop|datapath_inst|prog_mem_address\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address\(11),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(11),
	combout => \recop|datapath_inst|prog_mem_address\(11));

-- Location: M10K_X49_Y15_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A4",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y13_N48
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y13_N42
\recop|datapath_inst|rd2_signal[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd2_signal\(1) = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ & ( (!\recop|control_unit_inst|Mux3~2_combout\) # (\recop|datapath_inst|rd2_signal\(1)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|Mux3~2_combout\ & \recop|datapath_inst|rd2_signal\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_rd2_signal\(1),
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w21_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd2_signal\(1));

-- Location: LABCELL_X53_Y11_N45
\recop|datapath_inst|data_too_data_memory[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[10]~13_combout\ = ( \recop|datapath_inst|program_counter\(10) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(10) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(10),
	combout => \recop|datapath_inst|data_too_data_memory[10]~13_combout\);

-- Location: LABCELL_X42_Y10_N9
\recop|datapath_inst|operand[10]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[10]~35_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) ) ) ) 
-- # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \recop|datapath_inst|operand[10]~35_combout\);

-- Location: MLABCELL_X52_Y10_N9
\recop|datapath_inst|operand[10]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[10]~36_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) & ( \recop|datapath_inst|operand[10]~35_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) & ( 
-- \recop|datapath_inst|operand[10]~35_combout\ & ( (!\recop|control_unit_inst|Equal0~0_combout\ & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(10) & ( 
-- !\recop|datapath_inst|operand[10]~35_combout\ & ( (!\recop|control_unit_inst|Equal0~0_combout\ & (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))) # (\recop|control_unit_inst|current_stage.decode_stage~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \recop|datapath_inst|ALT_INV_operand[10]~35_combout\,
	combout => \recop|datapath_inst|operand[10]~36_combout\);

-- Location: LABCELL_X53_Y11_N18
\recop|datapath_inst|next_program_counter_signal[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(10) = ( \recop|datapath_inst|next_program_counter_signal\(10) & ( (!\recop|datapath_inst|next_program_counter_signal[0]~0_combout\) # (\recop|datapath_inst|Add0~49_sumout\) ) ) # ( 
-- !\recop|datapath_inst|next_program_counter_signal\(10) & ( (\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & \recop|datapath_inst|Add0~49_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_Add0~49_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(10),
	combout => \recop|datapath_inst|next_program_counter_signal\(10));

-- Location: LABCELL_X53_Y11_N6
\recop|datapath_inst|program_counter[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[10]~14_combout\ = ( \KEY[0]~input_o\ & ( \recop|datapath_inst|next_program_counter_signal\(10) & ( (!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[10]~36_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( \KEY[0]~input_o\ & ( !\recop|datapath_inst|next_program_counter_signal\(10) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[10]~36_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000011100000000000000001111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[10]~36_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(10),
	combout => \recop|datapath_inst|program_counter[10]~14_combout\);

-- Location: LABCELL_X53_Y11_N24
\recop|datapath_inst|program_counter[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(10) = ( \recop|datapath_inst|program_counter\(10) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[10]~14_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(10) & 
-- ( (\recop|datapath_inst|program_counter[10]~14_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[10]~14_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(10),
	combout => \recop|datapath_inst|program_counter\(10));

-- Location: LABCELL_X51_Y11_N15
\recop|datapath_inst|prog_mem_address[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(10) = ( \recop|datapath_inst|prog_mem_address\(10) & ( (!\recop|datapath_inst|prog_mem_address[15]~0_combout\) # (\recop|datapath_inst|program_counter\(10)) ) ) # ( !\recop|datapath_inst|prog_mem_address\(10) & ( 
-- (\recop|datapath_inst|program_counter\(10) & \recop|datapath_inst|prog_mem_address[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(10),
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(10),
	combout => \recop|datapath_inst|prog_mem_address\(10));

-- Location: LABCELL_X55_Y14_N48
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # 
-- ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X56_Y13_N0
\recop|datapath_inst|rd2_signal[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd2_signal\(0) = ( \recop|datapath_inst|rd2_signal\(0) & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ ) ) # ( !\recop|datapath_inst|rd2_signal\(0) & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux3~2_combout\ ) ) ) # ( \recop|datapath_inst|rd2_signal\(0) & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux3~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_rd2_signal\(0),
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w20_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd2_signal\(0));

-- Location: LABCELL_X57_Y11_N15
\recop|datapath_inst|data_memory_address_out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_memory_address_out[0]~4_combout\ = ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & 
-- ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0)))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- (\recop|datapath_inst|operand[0]~17_combout\)))) # (\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & (!\recop|datapath_inst|data_memory_address_out[2]~2_combout\)) ) ) # ( 
-- !\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0) & ( (!\recop|datapath_inst|data_memory_address_out[2]~3_combout\ & ((!\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0)))) # (\recop|datapath_inst|data_memory_address_out[2]~2_combout\ & (\recop|datapath_inst|operand[0]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_data_memory_address_out[2]~2_combout\,
	datac => \recop|datapath_inst|ALT_INV_operand[0]~17_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	combout => \recop|datapath_inst|data_memory_address_out[0]~4_combout\);

-- Location: MLABCELL_X52_Y10_N0
\recop|datapath_inst|inst_alu|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux15~2_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(0) & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) & \recop|control_unit_inst|ALU_A_MUX\(1)) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(0) & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_b\(0)) # (\recop|control_unit_inst|ALU_A_MUX\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	combout => \recop|datapath_inst|inst_alu|Mux15~2_combout\);

-- Location: MLABCELL_X52_Y10_N3
\recop|datapath_inst|inst_alu|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|inst_alu|Mux15~3_combout\ = ( \recop|datapath_inst|inst_alu|Mux15~1_combout\ ) # ( !\recop|datapath_inst|inst_alu|Mux15~1_combout\ & ( \recop|datapath_inst|inst_alu|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~2_combout\,
	dataf => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~1_combout\,
	combout => \recop|datapath_inst|inst_alu|Mux15~3_combout\);

-- Location: MLABCELL_X59_Y10_N18
\recop|datapath_inst|read_data_two_signal_in[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[0]~7_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( \recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( \recop|datapath_inst|inst_alu|Mux15~3_combout\ ) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( \recop|datapath_inst|inst_alu|operand_2[0]~0_combout\ ) ) ) # ( !\recop|datapath_inst|read_data_two_signal_in[3]~5_combout\ & ( 
-- !\recop|datapath_inst|read_data_two_signal_in[3]~6_combout\ & ( (\recop|datapath_inst|inst_alu|Mux15~3_combout\) # (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001100110011001100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\,
	datac => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~3_combout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~5_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~6_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[0]~7_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X50_Y12_N14
\SWITCHES[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \SW[0]~input_o\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \SWITCHES[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SWITCHES(0));

-- Location: LABCELL_X50_Y11_N21
\recop|datapath_inst|read_data_two_signal_in[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[0]~2_combout\ = ( \recop|datapath_inst|operand[0]~17_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\)))) # (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (((!\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\) # (SWITCHES(0))))) ) ) # ( 
-- !\recop|datapath_inst|operand[0]~17_combout\ & ( (\recop|datapath_inst|read_data_two_signal_in[3]~0_combout\ & ((!\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0))) # 
-- (\recop|datapath_inst|read_data_two_signal_in[15]~1_combout\ & ((SWITCHES(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001100001111010100110000111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => ALT_INV_SWITCHES(0),
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[15]~1_combout\,
	datad => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_operand[0]~17_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[0]~2_combout\);

-- Location: MLABCELL_X59_Y10_N6
\recop|datapath_inst|read_data_two_signal_in[0]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|read_data_two_signal_in[0]~81_combout\ = ( !\recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( (!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- ((((\recop|datapath_inst|read_data_two_signal_in[0]~2_combout\))))) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|inst_alu|Mux15~3_combout\ & (\recop|datapath_inst|inst_alu|operand_2[0]~0_combout\))) ) ) # ( 
-- \recop|datapath_inst|read_data_two_signal_in[3]~11_combout\ & ( ((!\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & (\recop|datapath_inst|read_data_two_signal_in[0]~7_combout\)) # (\recop|datapath_inst|read_data_two_signal_in[3]~9_combout\ & 
-- (((\recop|datapath_inst|inst_alu|Add0~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000011000011111111001101110011010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_alu|ALT_INV_Mux15~3_combout\,
	datab => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~7_combout\,
	datad => \recop|datapath_inst|inst_alu|ALT_INV_Add0~1_sumout\,
	datae => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[3]~11_combout\,
	dataf => \recop|datapath_inst|ALT_INV_read_data_two_signal_in[0]~2_combout\,
	datag => \recop|datapath_inst|inst_alu|ALT_INV_operand_2[0]~0_combout\,
	combout => \recop|datapath_inst|read_data_two_signal_in[0]~81_combout\);

-- Location: LABCELL_X51_Y11_N57
\recop|datapath_inst|next_program_counter_signal[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(9) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~53_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_Add0~53_sumout\,
	datad => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(9),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(9));

-- Location: LABCELL_X51_Y11_N48
\recop|datapath_inst|program_counter[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[9]~15_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(9) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(9) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[9]~38_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(9) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(9) & ( 
-- (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & \recop|datapath_inst|operand[9]~38_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000010000000100100010001100110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \recop|datapath_inst|ALT_INV_operand[9]~38_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(9),
	combout => \recop|datapath_inst|program_counter[9]~15_combout\);

-- Location: LABCELL_X51_Y11_N54
\recop|datapath_inst|program_counter[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(9) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter[9]~15_combout\ ) ) # ( !\recop|datapath_inst|program_counter[0]~1_combout\ & ( 
-- \recop|datapath_inst|program_counter\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[9]~15_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter\(9),
	dataf => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(9));

-- Location: LABCELL_X50_Y11_N0
\recop|datapath_inst|prog_mem_address[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(9) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(9) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(9) & ( 
-- \recop|datapath_inst|prog_mem_address\(9) ) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( !\recop|datapath_inst|program_counter\(9) & ( \recop|datapath_inst|prog_mem_address\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address\(9),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(9),
	combout => \recop|datapath_inst|prog_mem_address\(9));

-- Location: M10K_X58_Y13_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X56_Y13_N9
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\)))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X56_Y13_N27
\recop|datapath_inst|rd1_signal[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd1_signal\(3) = ( \recop|datapath_inst|rd1_signal\(3) & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ ) ) # ( !\recop|datapath_inst|rd1_signal\(3) & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux3~2_combout\ ) ) ) # ( \recop|datapath_inst|rd1_signal\(3) & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux3~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_rd1_signal\(3),
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w19_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd1_signal\(3));

-- Location: LABCELL_X57_Y9_N15
\recop|datapath_inst|data_too_data_memory[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[8]~15_combout\ = ( \recop|datapath_inst|program_counter\(8) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8)) # (\recop|datapath_inst|Equal7~0_combout\) ) ) # ( 
-- !\recop|datapath_inst|program_counter\(8) & ( (!\recop|datapath_inst|Equal7~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(8),
	combout => \recop|datapath_inst|data_too_data_memory[8]~15_combout\);

-- Location: MLABCELL_X52_Y12_N9
\recop|datapath_inst|operand[8]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[8]~39_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) ) ) ) 
-- # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	combout => \recop|datapath_inst|operand[8]~39_combout\);

-- Location: MLABCELL_X52_Y9_N24
\recop|datapath_inst|operand[8]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[8]~40_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & ( \recop|datapath_inst|operand[8]~39_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & ( 
-- \recop|datapath_inst|operand[8]~39_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # ((!\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(8) & ( 
-- !\recop|datapath_inst|operand[8]~39_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & ((\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (((\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010011011111111010110010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \recop|datapath_inst|ALT_INV_operand[8]~39_combout\,
	combout => \recop|datapath_inst|operand[8]~40_combout\);

-- Location: LABCELL_X53_Y9_N39
\recop|datapath_inst|next_program_counter_signal[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(8) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~57_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Add0~57_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(8),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(8));

-- Location: LABCELL_X53_Y9_N18
\recop|datapath_inst|program_counter[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[8]~16_combout\ = ( \KEY[0]~input_o\ & ( \recop|datapath_inst|next_program_counter_signal\(8) & ( (!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[8]~40_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \KEY[0]~input_o\ & ( !\recop|datapath_inst|next_program_counter_signal\(8) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[8]~40_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000001100000000000000001101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[8]~40_combout\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(8),
	combout => \recop|datapath_inst|program_counter[8]~16_combout\);

-- Location: LABCELL_X53_Y9_N36
\recop|datapath_inst|program_counter[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(8) = (!\recop|datapath_inst|program_counter[0]~1_combout\ & ((\recop|datapath_inst|program_counter\(8)))) # (\recop|datapath_inst|program_counter[0]~1_combout\ & (\recop|datapath_inst|program_counter[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter[8]~16_combout\,
	datac => \recop|datapath_inst|ALT_INV_program_counter\(8),
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(8));

-- Location: MLABCELL_X52_Y11_N39
\recop|datapath_inst|prog_mem_address[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(8) = ( \recop|datapath_inst|program_counter\(8) & ( (\recop|datapath_inst|prog_mem_address\(8)) # (\recop|datapath_inst|prog_mem_address[15]~0_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(8) & ( 
-- (!\recop|datapath_inst|prog_mem_address[15]~0_combout\ & \recop|datapath_inst|prog_mem_address\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address\(8),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(8),
	combout => \recop|datapath_inst|prog_mem_address\(8));

-- Location: LABCELL_X55_Y13_N39
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y13_N57
\recop|datapath_inst|rd1_signal[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd1_signal\(2) = ( \recop|datapath_inst|rd1_signal\(2) & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ ) ) # ( !\recop|datapath_inst|rd1_signal\(2) & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux3~2_combout\ ) ) ) # ( \recop|datapath_inst|rd1_signal\(2) & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux3~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	datae => \recop|datapath_inst|ALT_INV_rd1_signal\(2),
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w18_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd1_signal\(2));

-- Location: LABCELL_X53_Y9_N57
\recop|datapath_inst|next_program_counter_signal[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(7) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~5_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(7),
	datad => \recop|datapath_inst|ALT_INV_Add0~5_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(7));

-- Location: LABCELL_X53_Y9_N30
\recop|datapath_inst|program_counter[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[7]~3_combout\ = ( \recop|datapath_inst|operand[7]~45_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(7) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\recop|datapath_inst|operand[7]~45_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(7) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\)))) ) ) ) # ( \recop|datapath_inst|operand[7]~45_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(7) & ( (\KEY[0]~input_o\ & 
-- (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\recop|datapath_inst|operand[7]~45_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(7) & ( (\KEY[0]~input_o\ & (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010000000101000100010001010101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datae => \recop|datapath_inst|ALT_INV_operand[7]~45_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(7),
	combout => \recop|datapath_inst|program_counter[7]~3_combout\);

-- Location: LABCELL_X53_Y9_N48
\recop|datapath_inst|program_counter[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(7) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(7) & ( \recop|datapath_inst|program_counter[7]~3_combout\ ) ) ) # ( 
-- !\recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(7) ) ) # ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( !\recop|datapath_inst|program_counter\(7) & ( 
-- \recop|datapath_inst|program_counter[7]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[7]~3_combout\,
	datae => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(7),
	combout => \recop|datapath_inst|program_counter\(7));

-- Location: MLABCELL_X52_Y11_N42
\recop|datapath_inst|prog_mem_address[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(7) = ( \recop|datapath_inst|program_counter\(7) & ( (\recop|datapath_inst|prog_mem_address[15]~0_combout\) # (\recop|datapath_inst|prog_mem_address\(7)) ) ) # ( !\recop|datapath_inst|program_counter\(7) & ( 
-- (\recop|datapath_inst|prog_mem_address\(7) & !\recop|datapath_inst|prog_mem_address[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_prog_mem_address\(7),
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(7),
	combout => \recop|datapath_inst|prog_mem_address\(7));

-- Location: M10K_X69_Y13_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000094",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y13_N6
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y13_N12
\recop|datapath_inst|rd1_signal[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd1_signal\(1) = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ & ( (!\recop|control_unit_inst|Mux3~2_combout\) # (\recop|datapath_inst|rd1_signal\(1)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|Mux3~2_combout\ & \recop|datapath_inst|rd1_signal\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	datad => \recop|datapath_inst|ALT_INV_rd1_signal\(1),
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w17_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd1_signal\(1));

-- Location: LABCELL_X50_Y10_N51
\recop|datapath_inst|data_too_data_memory[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|data_too_data_memory[6]~3_combout\ = (!\recop|datapath_inst|Equal7~0_combout\ & ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6)))) # (\recop|datapath_inst|Equal7~0_combout\ & 
-- (\recop|datapath_inst|program_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(6),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \recop|datapath_inst|ALT_INV_Equal7~0_combout\,
	combout => \recop|datapath_inst|data_too_data_memory[6]~3_combout\);

-- Location: LABCELL_X50_Y10_N36
\recop|datapath_inst|operand[6]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[6]~44_combout\ = ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[6]~21_combout\ & ( ((!\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # 
-- (!\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[6]~21_combout\ & ( 
-- (!\recop|control_unit_inst|current_stage.decode_stage~q\) # ((!\recop|control_unit_inst|Equal0~0_combout\) # (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( 
-- !\recop|datapath_inst|operand[6]~21_combout\ & ( (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & (((\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\)) # 
-- (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) ) # ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( !\recop|datapath_inst|operand[6]~21_combout\ & ( (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(6) & \recop|control_unit_inst|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010011001111111011111110111111101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|datapath_inst|ALT_INV_operand[6]~21_combout\,
	combout => \recop|datapath_inst|operand[6]~44_combout\);

-- Location: LABCELL_X50_Y10_N27
\recop|datapath_inst|next_program_counter_signal[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(6) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~9_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~9_sumout\,
	datad => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(6),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(6));

-- Location: LABCELL_X50_Y10_N54
\recop|datapath_inst|program_counter[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[6]~4_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(6) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(6) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[6]~44_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(6) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(6) & ( 
-- (\recop|datapath_inst|operand[6]~44_combout\ & (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000001100001101000011010000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[6]~44_combout\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(6),
	combout => \recop|datapath_inst|program_counter[6]~4_combout\);

-- Location: LABCELL_X50_Y10_N48
\recop|datapath_inst|program_counter[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(6) = (!\recop|datapath_inst|program_counter[0]~1_combout\ & (\recop|datapath_inst|program_counter\(6))) # (\recop|datapath_inst|program_counter[0]~1_combout\ & ((\recop|datapath_inst|program_counter[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(6),
	datab => \recop|datapath_inst|ALT_INV_program_counter[6]~4_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(6));

-- Location: LABCELL_X50_Y11_N6
\recop|datapath_inst|prog_mem_address[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(6) = ( \recop|datapath_inst|prog_mem_address\(6) & ( (!\recop|datapath_inst|prog_mem_address[15]~0_combout\) # (\recop|datapath_inst|program_counter\(6)) ) ) # ( !\recop|datapath_inst|prog_mem_address\(6) & ( 
-- (\recop|datapath_inst|program_counter\(6) & \recop|datapath_inst|prog_mem_address[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(6),
	datad => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(6),
	combout => \recop|datapath_inst|prog_mem_address\(6));

-- Location: LABCELL_X53_Y14_N24
\recop|datapath_inst|operand[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[5]~22_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\))))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\))))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\,
	combout => \recop|datapath_inst|operand[5]~22_combout\);

-- Location: LABCELL_X53_Y9_N24
\recop|datapath_inst|operand[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[5]~23_combout\ = ( \recop|control_unit_inst|Equal0~0_combout\ & ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|operand[5]~22_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0) & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5))))) ) ) ) # ( !\recop|control_unit_inst|Equal0~0_combout\ & ( \recop|control_unit_inst|ALU_A_MUX\(1) & ( (!\recop|control_unit_inst|ALU_A_MUX\(0) & 
-- (\recop|datapath_inst|operand[5]~22_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0) & ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))) ) ) ) # ( \recop|control_unit_inst|Equal0~0_combout\ & ( 
-- !\recop|control_unit_inst|ALU_A_MUX\(1) & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (\recop|datapath_inst|operand[5]~22_combout\)) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- ((\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(5)))) ) ) ) # ( !\recop|control_unit_inst|Equal0~0_combout\ & ( !\recop|control_unit_inst|ALU_A_MUX\(1) & ( \recop|datapath_inst|operand[5]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001000100111011100110000001111110010000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|datapath_inst|ALT_INV_operand[5]~22_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	combout => \recop|datapath_inst|operand[5]~23_combout\);

-- Location: LABCELL_X53_Y9_N15
\recop|datapath_inst|next_program_counter_signal[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(5) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~13_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~13_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(5),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(5));

-- Location: LABCELL_X53_Y9_N42
\recop|datapath_inst|program_counter[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[5]~5_combout\ = ( \KEY[0]~input_o\ & ( \recop|datapath_inst|next_program_counter_signal\(5) & ( (!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[5]~23_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5))))) ) ) ) # ( \KEY[0]~input_o\ & ( !\recop|datapath_inst|next_program_counter_signal\(5) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|datapath_inst|operand[5]~23_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- ((\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000001100000000000000001101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[5]~23_combout\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(5),
	combout => \recop|datapath_inst|program_counter[5]~5_combout\);

-- Location: LABCELL_X53_Y9_N12
\recop|datapath_inst|program_counter[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(5) = ( \recop|datapath_inst|program_counter\(5) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[5]~5_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(5) & ( 
-- (\recop|datapath_inst|program_counter[5]~5_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[5]~5_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(5),
	combout => \recop|datapath_inst|program_counter\(5));

-- Location: MLABCELL_X52_Y11_N36
\recop|datapath_inst|prog_mem_address[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(5) = ( \recop|datapath_inst|program_counter\(5) & ( (\recop|datapath_inst|prog_mem_address\(5)) # (\recop|datapath_inst|prog_mem_address[15]~0_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(5) & ( 
-- (!\recop|datapath_inst|prog_mem_address[15]~0_combout\ & \recop|datapath_inst|prog_mem_address\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_prog_mem_address\(5),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(5),
	combout => \recop|datapath_inst|prog_mem_address\(5));

-- Location: M10K_X41_Y7_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y9_N6
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y9_N33
\recop|control_unit_inst|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux3~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux3~1_combout\);

-- Location: LABCELL_X50_Y9_N39
\recop|control_unit_inst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux3~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux3~0_combout\);

-- Location: LABCELL_X55_Y13_N27
\recop|control_unit_inst|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux3~2_combout\ = ( \recop|control_unit_inst|Mux3~1_combout\ & ( \recop|control_unit_inst|Mux3~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ $ (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\))) ) ) ) # ( !\recop|control_unit_inst|Mux3~1_combout\ & ( 
-- \recop|control_unit_inst|Mux3~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ $ 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\))) ) ) ) # ( \recop|control_unit_inst|Mux3~1_combout\ & ( !\recop|control_unit_inst|Mux3~0_combout\ & ( 
-- (\recop|control_unit_inst|current_stage.execute_stage~q\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux3~1_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux3~0_combout\,
	combout => \recop|control_unit_inst|Mux3~2_combout\);

-- Location: LABCELL_X57_Y13_N24
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N12
\recop|datapath_inst|rd1_signal[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|rd1_signal\(0) = ( \recop|control_unit_inst|Mux3~2_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|rd1_signal\(0) ) ) ) # ( 
-- !\recop|control_unit_inst|Mux3~2_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ ) ) # ( \recop|control_unit_inst|Mux3~2_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|rd1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_rd1_signal\(0),
	datae => \recop|control_unit_inst|ALT_INV_Mux3~2_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w16_n0_mux_dataout~0_combout\,
	combout => \recop|datapath_inst|rd1_signal\(0));

-- Location: LABCELL_X50_Y10_N45
\recop|datapath_inst|next_program_counter_signal[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(4) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~17_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_Add0~17_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(4),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(4));

-- Location: LABCELL_X50_Y10_N12
\recop|datapath_inst|program_counter[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[4]~6_combout\ = ( \recop|datapath_inst|operand[4]~25_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(4) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4))))) ) ) ) # ( !\recop|datapath_inst|operand[4]~25_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(4) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4))))) ) ) ) # ( \recop|datapath_inst|operand[4]~25_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(4) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- (\KEY[0]~input_o\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4))))) ) ) ) # ( 
-- !\recop|datapath_inst|operand[4]~25_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(4) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & 
-- (\KEY[0]~input_o\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000001000000010100001010000010110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \recop|datapath_inst|ALT_INV_operand[4]~25_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(4),
	combout => \recop|datapath_inst|program_counter[4]~6_combout\);

-- Location: LABCELL_X50_Y10_N6
\recop|datapath_inst|program_counter[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(4) = ( \recop|datapath_inst|program_counter\(4) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[4]~6_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(4) & ( 
-- (\recop|datapath_inst|program_counter[4]~6_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter[4]~6_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(4),
	combout => \recop|datapath_inst|program_counter\(4));

-- Location: LABCELL_X50_Y11_N24
\recop|datapath_inst|prog_mem_address[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(4) = ( \recop|datapath_inst|program_counter\(4) & ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ ) ) # ( \recop|datapath_inst|program_counter\(4) & ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( 
-- \recop|datapath_inst|prog_mem_address\(4) ) ) ) # ( !\recop|datapath_inst|program_counter\(4) & ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address\(4),
	datae => \recop|datapath_inst|ALT_INV_program_counter\(4),
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	combout => \recop|datapath_inst|prog_mem_address\(4));

-- Location: M10K_X41_Y11_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555DD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y9_N9
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # 
-- ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X52_Y9_N45
\recop|control_unit_inst|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector2~0_combout\ = ( \recop|control_unit_inst|Selector3~0_combout\ & ( \recop|control_unit_inst|current_stage.execute_stage~q\ & ( (!\recop|control_unit_inst|Equal3~0_combout\) # ((\recop|control_unit_inst|Equal0~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\))) ) ) ) # ( !\recop|control_unit_inst|Selector3~0_combout\ & 
-- ( \recop|control_unit_inst|current_stage.execute_stage~q\ & ( (\recop|control_unit_inst|Equal0~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\)) ) ) ) # ( \recop|control_unit_inst|Selector3~0_combout\ & ( !\recop|control_unit_inst|current_stage.execute_stage~q\ & ( 
-- !\recop|control_unit_inst|Equal3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000111010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Selector3~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	combout => \recop|control_unit_inst|Selector2~0_combout\);

-- Location: MLABCELL_X52_Y9_N30
\recop|control_unit_inst|ALU_A_MUX[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ALU_A_MUX\(1) = ( \recop|control_unit_inst|Selector1~0_combout\ & ( \recop|control_unit_inst|Selector2~0_combout\ ) ) # ( !\recop|control_unit_inst|Selector1~0_combout\ & ( \recop|control_unit_inst|ALU_A_MUX\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_Selector2~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	dataf => \recop|control_unit_inst|ALT_INV_Selector1~0_combout\,
	combout => \recop|control_unit_inst|ALU_A_MUX\(1));

-- Location: LABCELL_X51_Y10_N57
\recop|datapath_inst|operand[3]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[3]~43_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( \recop|datapath_inst|operand[3]~27_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( 
-- \recop|datapath_inst|operand[3]~27_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # ((!\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (!\recop|control_unit_inst|ALU_A_MUX\(0) & ((!\recop|control_unit_inst|current_stage.decode_stage~q\) # (!\recop|control_unit_inst|Equal0~0_combout\)))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(3) & ( 
-- !\recop|datapath_inst|operand[3]~27_combout\ & ( (!\recop|control_unit_inst|ALU_A_MUX\(1) & (\recop|control_unit_inst|current_stage.decode_stage~q\ & ((\recop|control_unit_inst|Equal0~0_combout\)))) # (\recop|control_unit_inst|ALU_A_MUX\(1) & 
-- (((\recop|control_unit_inst|current_stage.decode_stage~q\ & \recop|control_unit_inst|Equal0~0_combout\)) # (\recop|control_unit_inst|ALU_A_MUX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010011011111111010110010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \recop|datapath_inst|ALT_INV_operand[3]~27_combout\,
	combout => \recop|datapath_inst|operand[3]~43_combout\);

-- Location: LABCELL_X51_Y10_N18
\recop|datapath_inst|next_program_counter_signal[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(3) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~25_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Add0~25_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(3),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(3));

-- Location: LABCELL_X51_Y10_N36
\recop|datapath_inst|program_counter[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[3]~8_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|PC_SRC[0]~0_combout\ & ( 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) & \KEY[0]~input_o\) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|control_unit_inst|PC_SRC[0]~0_combout\ & ( (\recop|datapath_inst|operand[3]~43_combout\ & \KEY[0]~input_o\) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- !\recop|control_unit_inst|PC_SRC[0]~0_combout\ & ( (\recop|datapath_inst|next_program_counter_signal\(3) & \KEY[0]~input_o\) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- !\recop|control_unit_inst|PC_SRC[0]~0_combout\ & ( (\recop|datapath_inst|next_program_counter_signal\(3) & \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000010101010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[3]~43_combout\,
	datab => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(3),
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	combout => \recop|datapath_inst|program_counter[3]~8_combout\);

-- Location: LABCELL_X51_Y10_N9
\recop|datapath_inst|program_counter[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(3) = ( \recop|datapath_inst|program_counter\(3) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[3]~8_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(3) & ( 
-- (\recop|datapath_inst|program_counter[3]~8_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter[3]~8_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(3),
	combout => \recop|datapath_inst|program_counter\(3));

-- Location: LABCELL_X50_Y11_N57
\recop|datapath_inst|prog_mem_address[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(3) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(3) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter\(3),
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address\(3),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	combout => \recop|datapath_inst|prog_mem_address\(3));

-- Location: LABCELL_X50_Y9_N48
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X51_Y9_N12
\recop|control_unit_inst|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal3~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Equal3~0_combout\);

-- Location: MLABCELL_X52_Y11_N12
\recop|control_unit_inst|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector1~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Selector1~1_combout\);

-- Location: MLABCELL_X52_Y11_N21
\recop|control_unit_inst|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector1~0_combout\ = ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( \recop|control_unit_inst|Selector1~1_combout\ & ( 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|Mux19~1_combout\)) # (\recop|control_unit_inst|Equal0~0_combout\)) # (\recop|control_unit_inst|Equal3~0_combout\) ) ) ) # ( 
-- !\recop|control_unit_inst|current_stage.decode_stage~q\ & ( \recop|control_unit_inst|Selector1~1_combout\ ) ) # ( \recop|control_unit_inst|current_stage.decode_stage~q\ & ( !\recop|control_unit_inst|Selector1~1_combout\ & ( 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & \recop|control_unit_inst|Mux19~1_combout\)) # (\recop|control_unit_inst|Equal3~0_combout\) ) ) ) # ( !\recop|control_unit_inst|current_stage.decode_stage~q\ 
-- & ( !\recop|control_unit_inst|Selector1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110111011111111111111111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal3~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Mux19~1_combout\,
	datae => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	dataf => \recop|control_unit_inst|ALT_INV_Selector1~1_combout\,
	combout => \recop|control_unit_inst|Selector1~0_combout\);

-- Location: LABCELL_X51_Y9_N51
\recop|control_unit_inst|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux18~1_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux18~1_combout\);

-- Location: LABCELL_X50_Y9_N30
\recop|control_unit_inst|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux10~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux10~0_combout\);

-- Location: LABCELL_X51_Y9_N18
\recop|control_unit_inst|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux10~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000000011111000101100011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux10~1_combout\);

-- Location: LABCELL_X51_Y9_N36
\recop|control_unit_inst|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux10~2_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux10~1_combout\ & ( (!\recop|control_unit_inst|Equal4~0_combout\ & 
-- ((!\recop|control_unit_inst|Mux18~1_combout\) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- ( \recop|control_unit_inst|Mux10~1_combout\ & ( (!\recop|control_unit_inst|Equal4~0_combout\ & (!\recop|control_unit_inst|Mux10~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux10~1_combout\ & ( (!\recop|control_unit_inst|Equal4~0_combout\ & ((!\recop|control_unit_inst|Mux18~1_combout\) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux10~1_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\) # ((!\recop|control_unit_inst|Equal4~0_combout\ & !\recop|control_unit_inst|Mux10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000100010001100110000000000110000001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux18~1_combout\,
	datab => \recop|control_unit_inst|ALT_INV_Equal4~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Mux10~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux10~1_combout\,
	combout => \recop|control_unit_inst|Mux10~2_combout\);

-- Location: LABCELL_X51_Y9_N3
\recop|control_unit_inst|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Selector3~1_combout\ = ( \recop|control_unit_inst|current_stage.execute_stage~q\ & ( (!\recop|control_unit_inst|Mux10~2_combout\) # (\recop|control_unit_inst|Selector3~0_combout\) ) ) # ( 
-- !\recop|control_unit_inst|current_stage.execute_stage~q\ & ( \recop|control_unit_inst|Selector3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|control_unit_inst|ALT_INV_Selector3~0_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Mux10~2_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	combout => \recop|control_unit_inst|Selector3~1_combout\);

-- Location: LABCELL_X51_Y9_N33
\recop|control_unit_inst|ALU_A_MUX[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|ALU_A_MUX\(0) = ( \recop|control_unit_inst|Selector3~1_combout\ & ( (\recop|control_unit_inst|Selector1~0_combout\) # (\recop|control_unit_inst|ALU_A_MUX\(0)) ) ) # ( !\recop|control_unit_inst|Selector3~1_combout\ & ( 
-- (\recop|control_unit_inst|ALU_A_MUX\(0) & !\recop|control_unit_inst|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_Selector1~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Selector3~1_combout\,
	combout => \recop|control_unit_inst|ALU_A_MUX\(0));

-- Location: MLABCELL_X52_Y10_N6
\recop|datapath_inst|operand[2]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[2]~42_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( \recop|datapath_inst|operand[2]~28_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( 
-- \recop|datapath_inst|operand[2]~28_combout\ & ( (!\recop|control_unit_inst|Equal0~0_combout\ & (((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (!\recop|control_unit_inst|current_stage.decode_stage~q\ & ((!\recop|control_unit_inst|ALU_A_MUX\(0)) # (!\recop|control_unit_inst|ALU_A_MUX\(1))))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(2) & ( 
-- !\recop|datapath_inst|operand[2]~28_combout\ & ( (!\recop|control_unit_inst|Equal0~0_combout\ & (((\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|ALU_A_MUX\(1))))) # (\recop|control_unit_inst|Equal0~0_combout\ & 
-- (((\recop|control_unit_inst|ALU_A_MUX\(0) & \recop|control_unit_inst|ALU_A_MUX\(1))) # (\recop|control_unit_inst|current_stage.decode_stage~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \recop|datapath_inst|ALT_INV_operand[2]~28_combout\,
	combout => \recop|datapath_inst|operand[2]~42_combout\);

-- Location: LABCELL_X51_Y11_N12
\recop|datapath_inst|next_program_counter_signal[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(2) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~29_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(2),
	datac => \recop|datapath_inst|ALT_INV_Add0~29_sumout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(2));

-- Location: MLABCELL_X52_Y10_N12
\recop|datapath_inst|program_counter[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[2]~9_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(2) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(2) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[2]~42_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(2) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(2) & ( 
-- (\recop|datapath_inst|operand[2]~42_combout\ & (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000001100001101000011010000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_operand[2]~42_combout\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(2),
	combout => \recop|datapath_inst|program_counter[2]~9_combout\);

-- Location: MLABCELL_X52_Y10_N57
\recop|datapath_inst|program_counter[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(2) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter[2]~9_combout\ ) ) # ( !\recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(2) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[2]~9_combout\,
	datac => \recop|datapath_inst|ALT_INV_program_counter\(2),
	dataf => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(2));

-- Location: LABCELL_X51_Y11_N9
\recop|datapath_inst|prog_mem_address[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(2) = ( \recop|datapath_inst|program_counter\(2) & ( (\recop|datapath_inst|prog_mem_address\(2)) # (\recop|datapath_inst|prog_mem_address[15]~0_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(2) & ( 
-- (!\recop|datapath_inst|prog_mem_address[15]~0_combout\ & \recop|datapath_inst|prog_mem_address\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_prog_mem_address\(2),
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(2),
	combout => \recop|datapath_inst|prog_mem_address\(2));

-- Location: M10K_X49_Y6_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y9_N24
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) 
-- # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X52_Y9_N12
\recop|control_unit_inst|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux19~1_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux19~1_combout\);

-- Location: LABCELL_X51_Y11_N30
\recop|datapath_inst|prog_mem_address[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address[15]~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux14~0_combout\ & ( (\KEY[0]~input_o\ & 
-- (!\recop|control_unit_inst|current_stage.execute_stage~q\ & \clk~q\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux14~0_combout\ & ( (\KEY[0]~input_o\ & 
-- (!\recop|control_unit_inst|current_stage.execute_stage~q\ & \clk~q\)) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( !\recop|control_unit_inst|Mux14~0_combout\ & ( (\KEY[0]~input_o\ & (\clk~q\ 
-- & ((!\recop|control_unit_inst|Mux19~1_combout\) # (!\recop|control_unit_inst|current_stage.execute_stage~q\)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & ( 
-- !\recop|control_unit_inst|Mux14~0_combout\ & ( (\KEY[0]~input_o\ & \clk~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_Mux19~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datad => \ALT_INV_clk~q\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux14~0_combout\,
	combout => \recop|datapath_inst|prog_mem_address[15]~0_combout\);

-- Location: LABCELL_X50_Y11_N12
\recop|datapath_inst|prog_mem_address[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(1) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(1) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|program_counter\(1) & ( 
-- \recop|datapath_inst|prog_mem_address\(1) ) ) ) # ( !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( !\recop|datapath_inst|program_counter\(1) & ( \recop|datapath_inst|prog_mem_address\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|datapath_inst|ALT_INV_prog_mem_address\(1),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(1),
	combout => \recop|datapath_inst|prog_mem_address\(1));

-- Location: LABCELL_X50_Y9_N12
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y9_N18
\recop|control_unit_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Equal0~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Equal0~0_combout\);

-- Location: MLABCELL_X52_Y11_N48
\recop|datapath_inst|operand[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|operand[0]~17_combout\ = ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) & ( \recop|datapath_inst|operand[0]~16_combout\ ) ) # ( !\recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) & ( 
-- \recop|datapath_inst|operand[0]~16_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ 
-- & (!\recop|control_unit_inst|Equal0~0_combout\ & ((!\recop|control_unit_inst|ALU_A_MUX\(1)) # (!\recop|control_unit_inst|ALU_A_MUX\(0))))) ) ) ) # ( \recop|data_mem_inst|altsyncram_component|auto_generated|q_a\(0) & ( 
-- !\recop|datapath_inst|operand[0]~16_combout\ & ( (!\recop|control_unit_inst|current_stage.decode_stage~q\ & (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))))) # (\recop|control_unit_inst|current_stage.decode_stage~q\ & 
-- (((\recop|control_unit_inst|ALU_A_MUX\(1) & \recop|control_unit_inst|ALU_A_MUX\(0))) # (\recop|control_unit_inst|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001111111101110111000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.decode_stage~q\,
	datab => \recop|control_unit_inst|ALT_INV_Equal0~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(1),
	datad => \recop|control_unit_inst|ALT_INV_ALU_A_MUX\(0),
	datae => \recop|data_mem_inst|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \recop|datapath_inst|ALT_INV_operand[0]~16_combout\,
	combout => \recop|datapath_inst|operand[0]~17_combout\);

-- Location: MLABCELL_X52_Y11_N15
\recop|datapath_inst|next_program_counter_signal[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(0) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( !\recop|datapath_inst|program_counter\(0) ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(0),
	datac => \recop|datapath_inst|ALT_INV_program_counter\(0),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(0));

-- Location: MLABCELL_X52_Y11_N6
\recop|datapath_inst|program_counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[0]~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(0) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(0) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[0]~17_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(0) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) & \KEY[0]~input_o\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- !\recop|datapath_inst|next_program_counter_signal\(0) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|datapath_inst|operand[0]~17_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000010100000000101110110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[0]~17_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(0),
	combout => \recop|datapath_inst|program_counter[0]~0_combout\);

-- Location: MLABCELL_X52_Y11_N54
\recop|datapath_inst|program_counter[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(0) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter[0]~0_combout\ ) ) # ( !\recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter\(0) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[0]~0_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter\(0),
	dataf => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(0));

-- Location: LABCELL_X50_Y11_N30
\recop|datapath_inst|prog_mem_address[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(0) = ( \recop|datapath_inst|prog_mem_address\(0) & ( (!\recop|datapath_inst|prog_mem_address[15]~0_combout\) # (\recop|datapath_inst|program_counter\(0)) ) ) # ( !\recop|datapath_inst|prog_mem_address\(0) & ( 
-- (\recop|datapath_inst|program_counter\(0) & \recop|datapath_inst|prog_mem_address[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter\(0),
	datad => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(0),
	combout => \recop|datapath_inst|prog_mem_address\(0));

-- Location: M10K_X49_Y11_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~1_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAE6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode526w\(2),
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "H:\Documents\701\COMPSYS701\ReCOP\output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_glj1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~q\,
	ena0 => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~2_combout\,
	portaaddr => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y9_N0
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\)))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X51_Y9_N48
\recop|control_unit_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux5~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux5~0_combout\);

-- Location: LABCELL_X51_Y9_N54
\recop|control_unit_inst|PC_SRC[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|PC_SRC[0]~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ( \recop|control_unit_inst|Mux5~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux5~0_combout\,
	combout => \recop|control_unit_inst|PC_SRC[0]~0_combout\);

-- Location: LABCELL_X51_Y10_N12
\recop|datapath_inst|next_program_counter_signal[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(12) = ( \recop|datapath_inst|next_program_counter_signal\(12) & ( (!\recop|datapath_inst|next_program_counter_signal[0]~0_combout\) # (\recop|datapath_inst|Add0~41_sumout\) ) ) # ( 
-- !\recop|datapath_inst|next_program_counter_signal\(12) & ( (\recop|datapath_inst|Add0~41_sumout\ & \recop|datapath_inst|next_program_counter_signal[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Add0~41_sumout\,
	datac => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(12),
	combout => \recop|datapath_inst|next_program_counter_signal\(12));

-- Location: LABCELL_X51_Y10_N48
\recop|datapath_inst|program_counter[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[12]~12_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(12) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12)))) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(12) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|operand[12]~32_combout\))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(12) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(12) & \KEY[0]~input_o\)) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- !\recop|datapath_inst|next_program_counter_signal\(12) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\recop|datapath_inst|operand[12]~32_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000000010100000000101110110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datab => \recop|datapath_inst|ALT_INV_operand[12]~32_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(12),
	combout => \recop|datapath_inst|program_counter[12]~12_combout\);

-- Location: LABCELL_X51_Y10_N24
\recop|datapath_inst|program_counter[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(12) = ( \recop|datapath_inst|program_counter\(12) & ( (!\recop|datapath_inst|program_counter[0]~1_combout\) # (\recop|datapath_inst|program_counter[12]~12_combout\) ) ) # ( !\recop|datapath_inst|program_counter\(12) & 
-- ( (\recop|datapath_inst|program_counter[12]~12_combout\ & \recop|datapath_inst|program_counter[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_program_counter[12]~12_combout\,
	datad => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	dataf => \recop|datapath_inst|ALT_INV_program_counter\(12),
	combout => \recop|datapath_inst|program_counter\(12));

-- Location: LABCELL_X48_Y12_N27
\recop|datapath_inst|prog_mem_address[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(12) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(12) & ( \recop|datapath_inst|program_counter\(12) ) ) ) # ( 
-- !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(12) ) ) # ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( !\recop|datapath_inst|prog_mem_address\(12) & ( \recop|datapath_inst|program_counter\(12) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter\(12),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(12),
	combout => \recop|datapath_inst|prog_mem_address\(12));

-- Location: LABCELL_X48_Y12_N30
\recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\ = ( \recop|datapath_inst|prog_mem_address\(12) & ( !\recop|datapath_inst|prog_mem_address\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address\(12),
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(13),
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[2]~0_combout\);

-- Location: LABCELL_X51_Y9_N45
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\) ) ) ) # ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\)) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X52_Y8_N42
\recop|datapath_inst|next_program_counter_signal[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|next_program_counter_signal\(13) = ( \recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( \recop|datapath_inst|Add0~37_sumout\ ) ) # ( !\recop|datapath_inst|next_program_counter_signal[0]~0_combout\ & ( 
-- \recop|datapath_inst|next_program_counter_signal\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_Add0~37_sumout\,
	datad => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(13),
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal[0]~0_combout\,
	combout => \recop|datapath_inst|next_program_counter_signal\(13));

-- Location: MLABCELL_X52_Y8_N12
\recop|datapath_inst|program_counter[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter[13]~11_combout\ = ( \recop|datapath_inst|operand[13]~47_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(13) & ( (\KEY[0]~input_o\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13))))) ) ) ) # ( 
-- !\recop|datapath_inst|operand[13]~47_combout\ & ( \recop|datapath_inst|next_program_counter_signal\(13) & ( (\KEY[0]~input_o\ & ((!\recop|control_unit_inst|PC_SRC[0]~0_combout\) # 
-- ((\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13))))) ) ) ) # ( \recop|datapath_inst|operand[13]~47_combout\ & ( 
-- !\recop|datapath_inst|next_program_counter_signal\(13) & ( (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\) # 
-- (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13))))) ) ) ) # ( !\recop|datapath_inst|operand[13]~47_combout\ & ( !\recop|datapath_inst|next_program_counter_signal\(13) & ( 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|PC_SRC[0]~0_combout\ & (\KEY[0]~input_o\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(13)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000100000001100001100000011010000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	datab => \recop|control_unit_inst|ALT_INV_PC_SRC[0]~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \recop|datapath_inst|ALT_INV_operand[13]~47_combout\,
	dataf => \recop|datapath_inst|ALT_INV_next_program_counter_signal\(13),
	combout => \recop|datapath_inst|program_counter[13]~11_combout\);

-- Location: MLABCELL_X52_Y8_N24
\recop|datapath_inst|program_counter[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|program_counter\(13) = ( \recop|datapath_inst|program_counter[0]~1_combout\ & ( \recop|datapath_inst|program_counter[13]~11_combout\ ) ) # ( !\recop|datapath_inst|program_counter[0]~1_combout\ & ( 
-- \recop|datapath_inst|program_counter\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|ALT_INV_program_counter[13]~11_combout\,
	datac => \recop|datapath_inst|ALT_INV_program_counter\(13),
	dataf => \recop|datapath_inst|ALT_INV_program_counter[0]~1_combout\,
	combout => \recop|datapath_inst|program_counter\(13));

-- Location: LABCELL_X48_Y12_N51
\recop|datapath_inst|prog_mem_address[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|prog_mem_address\(13) = ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(13) & ( \recop|datapath_inst|program_counter\(13) ) ) ) # ( 
-- !\recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( \recop|datapath_inst|prog_mem_address\(13) ) ) # ( \recop|datapath_inst|prog_mem_address[15]~0_combout\ & ( !\recop|datapath_inst|prog_mem_address\(13) & ( \recop|datapath_inst|program_counter\(13) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_program_counter\(13),
	datae => \recop|datapath_inst|ALT_INV_prog_mem_address[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_prog_mem_address\(13),
	combout => \recop|datapath_inst|prog_mem_address\(13));

-- Location: FF_X51_Y9_N44
\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|prog_mem_address\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X50_Y9_N54
\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	combout => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y9_N57
\recop|control_unit_inst|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux2~2_combout\ = (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)) # 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001000000000010000100000000001000010000000000100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux2~2_combout\);

-- Location: LABCELL_X51_Y8_N18
\recop|control_unit_inst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux2~0_combout\ = ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ & 
-- (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w30_n0_mux_dataout~0_combout\ & ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w31_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\ & 
-- (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\ $ (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000100100000001000010010000000100001001000000010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w30_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w31_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux2~0_combout\);

-- Location: LABCELL_X48_Y9_N24
\recop|control_unit_inst|REG_WRITE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|REG_WRITE~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux2~0_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (((\recop|control_unit_inst|Mux18~1_combout\)))))) ) ) # ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & 
-- ((!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & (\recop|control_unit_inst|Mux2~1_combout\)) # (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ & 
-- (((\recop|control_unit_inst|Mux2~2_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000001010100010101000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	datac => \recop|control_unit_inst|ALT_INV_Mux2~1_combout\,
	datad => \recop|control_unit_inst|ALT_INV_Mux2~2_combout\,
	datae => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux18~1_combout\,
	datag => \recop|control_unit_inst|ALT_INV_Mux2~0_combout\,
	combout => \recop|control_unit_inst|REG_WRITE~0_combout\);

-- Location: LABCELL_X51_Y8_N57
\recop|control_unit_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux19~0_combout\ = (\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w28_n0_mux_dataout~0_combout\ & (!\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w24_n0_mux_dataout~0_combout\ & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w29_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w28_n0_mux_dataout~0_combout\,
	datac => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w24_n0_mux_dataout~0_combout\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w29_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux19~0_combout\);

-- Location: LABCELL_X51_Y8_N51
\recop|control_unit_inst|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|control_unit_inst|Mux18~0_combout\ = ( !\recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w26_n0_mux_dataout~0_combout\ & ( \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w25_n0_mux_dataout~0_combout\,
	dataf => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w26_n0_mux_dataout~0_combout\,
	combout => \recop|control_unit_inst|Mux18~0_combout\);

-- Location: LABCELL_X51_Y8_N30
\recop|datapath_inst|ssop_output[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output[15]~0_combout\ = ( \recop|control_unit_inst|Mux19~0_combout\ & ( \recop|control_unit_inst|Mux18~0_combout\ & ( (\recop|control_unit_inst|current_stage.execute_stage~q\ & (\KEY[0]~input_o\ & (\clk~q\ & 
-- \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|l2_w27_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|control_unit_inst|ALT_INV_current_stage.execute_stage~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \ALT_INV_clk~q\,
	datad => \recop|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w27_n0_mux_dataout~0_combout\,
	datae => \recop|control_unit_inst|ALT_INV_Mux19~0_combout\,
	dataf => \recop|control_unit_inst|ALT_INV_Mux18~0_combout\,
	combout => \recop|datapath_inst|ssop_output[15]~0_combout\);

-- Location: LABCELL_X50_Y8_N9
\recop|datapath_inst|ssop_output[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(0) = ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(0) & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( 
-- !\recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(0) ) ) # ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( !\recop|datapath_inst|ssop_output\(0) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(0),
	combout => \recop|datapath_inst|ssop_output\(0));

-- Location: FF_X50_Y8_N8
\recop|SOP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(0));

-- Location: LABCELL_X51_Y8_N6
\recop|datapath_inst|ssop_output[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(1) = ( \recop|datapath_inst|ssop_output\(1) & ( (!\recop|datapath_inst|ssop_output[15]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)) ) ) # ( 
-- !\recop|datapath_inst|ssop_output\(1) & ( (\recop|datapath_inst|ssop_output[15]~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(1),
	combout => \recop|datapath_inst|ssop_output\(1));

-- Location: FF_X51_Y8_N56
\recop|SOP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(1));

-- Location: LABCELL_X51_Y8_N9
\recop|datapath_inst|ssop_output[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(2) = ( \recop|datapath_inst|ssop_output\(2) & ( (!\recop|datapath_inst|ssop_output[15]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2)) ) ) # ( 
-- !\recop|datapath_inst|ssop_output\(2) & ( (\recop|datapath_inst|ssop_output[15]~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(2),
	combout => \recop|datapath_inst|ssop_output\(2));

-- Location: FF_X51_Y8_N32
\recop|SOP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(2));

-- Location: LABCELL_X50_Y8_N42
\recop|datapath_inst|ssop_output[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(3) = ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(3) & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) ) ) ) # ( 
-- !\recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(3) ) ) # ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( !\recop|datapath_inst|ssop_output\(3) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(3),
	combout => \recop|datapath_inst|ssop_output\(3));

-- Location: FF_X50_Y8_N47
\recop|SOP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(3));

-- Location: LABCELL_X50_Y8_N57
\recop|datapath_inst|ssop_output[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(4) = ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(4) & ( \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4) ) ) ) # ( 
-- !\recop|datapath_inst|ssop_output[15]~0_combout\ & ( \recop|datapath_inst|ssop_output\(4) ) ) # ( \recop|datapath_inst|ssop_output[15]~0_combout\ & ( !\recop|datapath_inst|ssop_output\(4) & ( 
-- \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(4),
	combout => \recop|datapath_inst|ssop_output\(4));

-- Location: FF_X50_Y8_N56
\recop|SOP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(4));

-- Location: LABCELL_X50_Y8_N18
\recop|datapath_inst|ssop_output[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(5) = ( \recop|datapath_inst|ssop_output\(5) & ( (!\recop|datapath_inst|ssop_output[15]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5)) ) ) # ( 
-- !\recop|datapath_inst|ssop_output\(5) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(5) & \recop|datapath_inst|ssop_output[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(5),
	combout => \recop|datapath_inst|ssop_output\(5));

-- Location: FF_X50_Y8_N23
\recop|SOP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(5));

-- Location: LABCELL_X51_Y8_N48
\recop|datapath_inst|ssop_output[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(6) = ( \recop|datapath_inst|ssop_output\(6) & ( (!\recop|datapath_inst|ssop_output[15]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6)) ) ) # ( 
-- !\recop|datapath_inst|ssop_output\(6) & ( (\recop|datapath_inst|ssop_output[15]~0_combout\ & \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	datad => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(6),
	combout => \recop|datapath_inst|ssop_output\(6));

-- Location: FF_X51_Y8_N53
\recop|SOP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(6));

-- Location: LABCELL_X50_Y8_N36
\recop|datapath_inst|ssop_output[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|datapath_inst|ssop_output\(7) = ( \recop|datapath_inst|ssop_output\(7) & ( (!\recop|datapath_inst|ssop_output[15]~0_combout\) # (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7)) ) ) # ( 
-- !\recop|datapath_inst|ssop_output\(7) & ( (\recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|q_a\(7) & \recop|datapath_inst|ssop_output[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|datapath_inst|inst_register_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \recop|datapath_inst|ALT_INV_ssop_output[15]~0_combout\,
	dataf => \recop|datapath_inst|ALT_INV_ssop_output\(7),
	combout => \recop|datapath_inst|ssop_output\(7));

-- Location: FF_X50_Y8_N53
\recop|SOP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~q\,
	asdata => \recop|datapath_inst|ssop_output\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|SOP\(7));

-- Location: LABCELL_X56_Y13_N18
\InvertedSevenSegment_HEX0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux6~0_combout\ = ( SWITCHES(0) & ( SWITCHES(3) & ( !SWITCHES(1) $ (!SWITCHES(2)) ) ) ) # ( SWITCHES(0) & ( !SWITCHES(3) & ( (!SWITCHES(1) & !SWITCHES(2)) ) ) ) # ( !SWITCHES(0) & ( !SWITCHES(3) & ( (!SWITCHES(1) & SWITCHES(2)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110000001100000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SWITCHES(1),
	datac => ALT_INV_SWITCHES(2),
	datae => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux6~0_combout\);

-- Location: LABCELL_X56_Y13_N51
\InvertedSevenSegment_HEX0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux5~0_combout\ = ( SWITCHES(0) & ( SWITCHES(3) & ( SWITCHES(1) ) ) ) # ( !SWITCHES(0) & ( SWITCHES(3) & ( SWITCHES(2) ) ) ) # ( SWITCHES(0) & ( !SWITCHES(3) & ( (SWITCHES(2) & !SWITCHES(1)) ) ) ) # ( !SWITCHES(0) & ( 
-- !SWITCHES(3) & ( (SWITCHES(2) & SWITCHES(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010100000101000001010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(2),
	datac => ALT_INV_SWITCHES(1),
	datae => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux5~0_combout\);

-- Location: LABCELL_X56_Y13_N36
\InvertedSevenSegment_HEX0|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux4~0_combout\ = ( SWITCHES(0) & ( SWITCHES(3) & ( (SWITCHES(1) & SWITCHES(2)) ) ) ) # ( !SWITCHES(0) & ( SWITCHES(3) & ( SWITCHES(2) ) ) ) # ( !SWITCHES(0) & ( !SWITCHES(3) & ( (SWITCHES(1) & !SWITCHES(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000001111000011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SWITCHES(1),
	datac => ALT_INV_SWITCHES(2),
	datae => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux4~0_combout\);

-- Location: LABCELL_X56_Y12_N51
\InvertedSevenSegment_HEX0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux3~0_combout\ = ( SWITCHES(3) & ( (SWITCHES(1) & (!SWITCHES(2) $ (SWITCHES(0)))) ) ) # ( !SWITCHES(3) & ( (!SWITCHES(1) & (!SWITCHES(2) $ (!SWITCHES(0)))) # (SWITCHES(1) & (SWITCHES(2) & SWITCHES(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001001010010010100101000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(1),
	datab => ALT_INV_SWITCHES(2),
	datac => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux3~0_combout\);

-- Location: LABCELL_X50_Y11_N33
\InvertedSevenSegment_HEX0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux2~0_combout\ = ( SWITCHES(1) & ( (!SWITCHES(3) & SWITCHES(0)) ) ) # ( !SWITCHES(1) & ( (!SWITCHES(2) & ((SWITCHES(0)))) # (SWITCHES(2) & (!SWITCHES(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(3),
	datac => ALT_INV_SWITCHES(0),
	datad => ALT_INV_SWITCHES(2),
	dataf => ALT_INV_SWITCHES(1),
	combout => \InvertedSevenSegment_HEX0|Mux2~0_combout\);

-- Location: LABCELL_X56_Y13_N54
\InvertedSevenSegment_HEX0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux1~0_combout\ = ( SWITCHES(0) & ( SWITCHES(3) & ( (!SWITCHES(1) & SWITCHES(2)) ) ) ) # ( SWITCHES(0) & ( !SWITCHES(3) & ( (!SWITCHES(2)) # (SWITCHES(1)) ) ) ) # ( !SWITCHES(0) & ( !SWITCHES(3) & ( (SWITCHES(1) & !SWITCHES(2)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111100111111001100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SWITCHES(1),
	datac => ALT_INV_SWITCHES(2),
	datae => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux1~0_combout\);

-- Location: LABCELL_X56_Y13_N15
\InvertedSevenSegment_HEX0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX0|Mux0~0_combout\ = ( SWITCHES(0) & ( SWITCHES(3) ) ) # ( !SWITCHES(0) & ( SWITCHES(3) & ( (!SWITCHES(2)) # (SWITCHES(1)) ) ) ) # ( SWITCHES(0) & ( !SWITCHES(3) & ( !SWITCHES(2) $ (!SWITCHES(1)) ) ) ) # ( !SWITCHES(0) & ( 
-- !SWITCHES(3) & ( (SWITCHES(1)) # (SWITCHES(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010110100101101010101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(2),
	datac => ALT_INV_SWITCHES(1),
	datae => ALT_INV_SWITCHES(0),
	dataf => ALT_INV_SWITCHES(3),
	combout => \InvertedSevenSegment_HEX0|Mux0~0_combout\);

-- Location: LABCELL_X57_Y11_N48
\InvertedSevenSegment_HEX1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux6~0_combout\ = ( SWITCHES(6) & ( (!SWITCHES(5) & (!SWITCHES(7) $ (SWITCHES(4)))) ) ) # ( !SWITCHES(6) & ( (SWITCHES(4) & (!SWITCHES(5) $ (SWITCHES(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011001100010000010001000000000100110011000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(5),
	datab => ALT_INV_SWITCHES(7),
	datad => ALT_INV_SWITCHES(4),
	datae => ALT_INV_SWITCHES(6),
	combout => \InvertedSevenSegment_HEX1|Mux6~0_combout\);

-- Location: LABCELL_X57_Y11_N33
\InvertedSevenSegment_HEX1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux5~0_combout\ = ( SWITCHES(5) & ( (!SWITCHES(4) & (SWITCHES(6))) # (SWITCHES(4) & ((SWITCHES(7)))) ) ) # ( !SWITCHES(5) & ( (SWITCHES(6) & (!SWITCHES(4) $ (!SWITCHES(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100010001110100011100010100000101000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(6),
	datab => ALT_INV_SWITCHES(4),
	datac => ALT_INV_SWITCHES(7),
	datae => ALT_INV_SWITCHES(5),
	combout => \InvertedSevenSegment_HEX1|Mux5~0_combout\);

-- Location: LABCELL_X57_Y11_N24
\InvertedSevenSegment_HEX1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux4~0_combout\ = ( SWITCHES(6) & ( (SWITCHES(7) & ((!SWITCHES(4)) # (SWITCHES(5)))) ) ) # ( !SWITCHES(6) & ( (SWITCHES(5) & (!SWITCHES(7) & !SWITCHES(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000001100110001000101000100000000000011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(5),
	datab => ALT_INV_SWITCHES(7),
	datad => ALT_INV_SWITCHES(4),
	datae => ALT_INV_SWITCHES(6),
	combout => \InvertedSevenSegment_HEX1|Mux4~0_combout\);

-- Location: LABCELL_X57_Y11_N57
\InvertedSevenSegment_HEX1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux3~0_combout\ = ( SWITCHES(5) & ( (!SWITCHES(6) & (!SWITCHES(4) & SWITCHES(7))) # (SWITCHES(6) & (SWITCHES(4))) ) ) # ( !SWITCHES(5) & ( (!SWITCHES(7) & (!SWITCHES(6) $ (!SWITCHES(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000000110010001100101100000011000000001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(6),
	datab => ALT_INV_SWITCHES(4),
	datac => ALT_INV_SWITCHES(7),
	datae => ALT_INV_SWITCHES(5),
	combout => \InvertedSevenSegment_HEX1|Mux3~0_combout\);

-- Location: LABCELL_X57_Y11_N0
\InvertedSevenSegment_HEX1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux2~0_combout\ = ( SWITCHES(6) & ( (!SWITCHES(7) & ((!SWITCHES(5)) # (SWITCHES(4)))) ) ) # ( !SWITCHES(6) & ( (SWITCHES(4) & ((!SWITCHES(5)) # (!SWITCHES(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110100010001100110000000000111011101000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(5),
	datab => ALT_INV_SWITCHES(7),
	datad => ALT_INV_SWITCHES(4),
	datae => ALT_INV_SWITCHES(6),
	combout => \InvertedSevenSegment_HEX1|Mux2~0_combout\);

-- Location: LABCELL_X57_Y11_N9
\InvertedSevenSegment_HEX1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux1~0_combout\ = ( SWITCHES(5) & ( (!SWITCHES(7) & ((!SWITCHES(6)) # (SWITCHES(4)))) ) ) # ( !SWITCHES(5) & ( (SWITCHES(4) & (!SWITCHES(6) $ (SWITCHES(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001101100001011000000100001001000011011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(6),
	datab => ALT_INV_SWITCHES(4),
	datac => ALT_INV_SWITCHES(7),
	datae => ALT_INV_SWITCHES(5),
	combout => \InvertedSevenSegment_HEX1|Mux1~0_combout\);

-- Location: LABCELL_X53_Y12_N24
\InvertedSevenSegment_HEX1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX1|Mux0~0_combout\ = ( SWITCHES(4) & ( SWITCHES(7) ) ) # ( !SWITCHES(4) & ( SWITCHES(7) & ( (!SWITCHES(6)) # (SWITCHES(5)) ) ) ) # ( SWITCHES(4) & ( !SWITCHES(7) & ( !SWITCHES(5) $ (!SWITCHES(6)) ) ) ) # ( !SWITCHES(4) & ( 
-- !SWITCHES(7) & ( (SWITCHES(6)) # (SWITCHES(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010110100101101011110101111101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SWITCHES(5),
	datac => ALT_INV_SWITCHES(6),
	datae => ALT_INV_SWITCHES(4),
	dataf => ALT_INV_SWITCHES(7),
	combout => \InvertedSevenSegment_HEX1|Mux0~0_combout\);

-- Location: LABCELL_X50_Y8_N24
\InvertedSevenSegment_HEX4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux6~0_combout\ = ( \recop|SOP\(0) & ( (!\recop|SOP\(3) & (!\recop|SOP\(1) & !\recop|SOP\(2))) # (\recop|SOP\(3) & (!\recop|SOP\(1) $ (!\recop|SOP\(2)))) ) ) # ( !\recop|SOP\(0) & ( (!\recop|SOP\(3) & (!\recop|SOP\(1) & 
-- \recop|SOP\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100010011001010001001001100101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(3),
	datab => \recop|ALT_INV_SOP\(1),
	datad => \recop|ALT_INV_SOP\(2),
	dataf => \recop|ALT_INV_SOP\(0),
	combout => \InvertedSevenSegment_HEX4|Mux6~0_combout\);

-- Location: LABCELL_X50_Y8_N27
\InvertedSevenSegment_HEX4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux5~0_combout\ = (!\recop|SOP\(3) & (\recop|SOP\(2) & (!\recop|SOP\(1) $ (!\recop|SOP\(0))))) # (\recop|SOP\(3) & ((!\recop|SOP\(0) & ((\recop|SOP\(2)))) # (\recop|SOP\(0) & (\recop|SOP\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101111001000000010111100100000001011110010000000101111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(3),
	datab => \recop|ALT_INV_SOP\(1),
	datac => \recop|ALT_INV_SOP\(0),
	datad => \recop|ALT_INV_SOP\(2),
	combout => \InvertedSevenSegment_HEX4|Mux5~0_combout\);

-- Location: LABCELL_X50_Y8_N0
\InvertedSevenSegment_HEX4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux4~0_combout\ = ( \recop|SOP\(0) & ( (\recop|SOP\(3) & (\recop|SOP\(1) & \recop|SOP\(2))) ) ) # ( !\recop|SOP\(0) & ( (!\recop|SOP\(3) & (\recop|SOP\(1) & !\recop|SOP\(2))) # (\recop|SOP\(3) & ((\recop|SOP\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001010101001000100101010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(3),
	datab => \recop|ALT_INV_SOP\(1),
	datad => \recop|ALT_INV_SOP\(2),
	dataf => \recop|ALT_INV_SOP\(0),
	combout => \InvertedSevenSegment_HEX4|Mux4~0_combout\);

-- Location: LABCELL_X50_Y8_N48
\InvertedSevenSegment_HEX4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux3~0_combout\ = ( \recop|SOP\(0) & ( (!\recop|SOP\(2) & (!\recop|SOP\(3) & !\recop|SOP\(1))) # (\recop|SOP\(2) & ((\recop|SOP\(1)))) ) ) # ( !\recop|SOP\(0) & ( (!\recop|SOP\(2) & (\recop|SOP\(3) & \recop|SOP\(1))) # 
-- (\recop|SOP\(2) & (!\recop|SOP\(3) & !\recop|SOP\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000001100001100000000110011000000001100111100000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|ALT_INV_SOP\(2),
	datac => \recop|ALT_INV_SOP\(3),
	datad => \recop|ALT_INV_SOP\(1),
	dataf => \recop|ALT_INV_SOP\(0),
	combout => \InvertedSevenSegment_HEX4|Mux3~0_combout\);

-- Location: LABCELL_X50_Y8_N30
\InvertedSevenSegment_HEX4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux2~0_combout\ = ( \recop|SOP\(0) & ( (!\recop|SOP\(3)) # ((!\recop|SOP\(2) & !\recop|SOP\(1))) ) ) # ( !\recop|SOP\(0) & ( (\recop|SOP\(2) & (!\recop|SOP\(3) & !\recop|SOP\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011111100111100001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|ALT_INV_SOP\(2),
	datac => \recop|ALT_INV_SOP\(3),
	datad => \recop|ALT_INV_SOP\(1),
	dataf => \recop|ALT_INV_SOP\(0),
	combout => \InvertedSevenSegment_HEX4|Mux2~0_combout\);

-- Location: LABCELL_X50_Y8_N15
\InvertedSevenSegment_HEX4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux1~0_combout\ = ( \recop|SOP\(0) & ( !\recop|SOP\(3) $ (((\recop|SOP\(2) & !\recop|SOP\(1)))) ) ) # ( !\recop|SOP\(0) & ( (!\recop|SOP\(3) & (!\recop|SOP\(2) & \recop|SOP\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000010100101101010101010010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(3),
	datac => \recop|ALT_INV_SOP\(2),
	datad => \recop|ALT_INV_SOP\(1),
	dataf => \recop|ALT_INV_SOP\(0),
	combout => \InvertedSevenSegment_HEX4|Mux1~0_combout\);

-- Location: LABCELL_X50_Y8_N3
\InvertedSevenSegment_HEX4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX4|Mux0~0_combout\ = (!\recop|SOP\(0) & ((!\recop|SOP\(3) $ (!\recop|SOP\(2))) # (\recop|SOP\(1)))) # (\recop|SOP\(0) & ((!\recop|SOP\(1) $ (!\recop|SOP\(2))) # (\recop|SOP\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011110111101011101111011110101110111101111010111011110111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(3),
	datab => \recop|ALT_INV_SOP\(1),
	datac => \recop|ALT_INV_SOP\(0),
	datad => \recop|ALT_INV_SOP\(2),
	combout => \InvertedSevenSegment_HEX4|Mux0~0_combout\);

-- Location: LABCELL_X50_Y8_N21
\InvertedSevenSegment_HEX5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux6~0_combout\ = ( \recop|SOP\(7) & ( (\recop|SOP\(4) & (!\recop|SOP\(6) $ (!\recop|SOP\(5)))) ) ) # ( !\recop|SOP\(7) & ( (!\recop|SOP\(5) & (!\recop|SOP\(4) $ (!\recop|SOP\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(4),
	datac => \recop|ALT_INV_SOP\(6),
	datad => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(7),
	combout => \InvertedSevenSegment_HEX5|Mux6~0_combout\);

-- Location: LABCELL_X56_Y13_N33
\InvertedSevenSegment_HEX5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux5~0_combout\ = ( \recop|SOP\(5) & ( \recop|SOP\(4) & ( \recop|SOP\(7) ) ) ) # ( !\recop|SOP\(5) & ( \recop|SOP\(4) & ( (!\recop|SOP\(7) & \recop|SOP\(6)) ) ) ) # ( \recop|SOP\(5) & ( !\recop|SOP\(4) & ( \recop|SOP\(6) ) ) ) # 
-- ( !\recop|SOP\(5) & ( !\recop|SOP\(4) & ( (\recop|SOP\(7) & \recop|SOP\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000111100001010000010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(7),
	datac => \recop|ALT_INV_SOP\(6),
	datae => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(4),
	combout => \InvertedSevenSegment_HEX5|Mux5~0_combout\);

-- Location: LABCELL_X56_Y13_N42
\InvertedSevenSegment_HEX5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux4~0_combout\ = ( \recop|SOP\(5) & ( \recop|SOP\(4) & ( (\recop|SOP\(7) & \recop|SOP\(6)) ) ) ) # ( \recop|SOP\(5) & ( !\recop|SOP\(4) & ( !\recop|SOP\(7) $ (\recop|SOP\(6)) ) ) ) # ( !\recop|SOP\(5) & ( !\recop|SOP\(4) & ( 
-- (\recop|SOP\(7) & \recop|SOP\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011000011001100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|ALT_INV_SOP\(7),
	datad => \recop|ALT_INV_SOP\(6),
	datae => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(4),
	combout => \InvertedSevenSegment_HEX5|Mux4~0_combout\);

-- Location: LABCELL_X50_Y8_N39
\InvertedSevenSegment_HEX5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux3~0_combout\ = ( \recop|SOP\(7) & ( (\recop|SOP\(5) & (!\recop|SOP\(4) $ (\recop|SOP\(6)))) ) ) # ( !\recop|SOP\(7) & ( (!\recop|SOP\(4) & (\recop|SOP\(6) & !\recop|SOP\(5))) # (\recop|SOP\(4) & (!\recop|SOP\(6) $ 
-- (\recop|SOP\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000101010110100000010100000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(4),
	datac => \recop|ALT_INV_SOP\(6),
	datad => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(7),
	combout => \InvertedSevenSegment_HEX5|Mux3~0_combout\);

-- Location: LABCELL_X50_Y8_N33
\InvertedSevenSegment_HEX5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux2~0_combout\ = ( \recop|SOP\(7) & ( (\recop|SOP\(4) & (!\recop|SOP\(6) & !\recop|SOP\(5))) ) ) # ( !\recop|SOP\(7) & ( ((\recop|SOP\(6) & !\recop|SOP\(5))) # (\recop|SOP\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(4),
	datac => \recop|ALT_INV_SOP\(6),
	datad => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(7),
	combout => \InvertedSevenSegment_HEX5|Mux2~0_combout\);

-- Location: LABCELL_X50_Y8_N12
\InvertedSevenSegment_HEX5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux1~0_combout\ = ( \recop|SOP\(7) & ( (\recop|SOP\(6) & (\recop|SOP\(4) & !\recop|SOP\(5))) ) ) # ( !\recop|SOP\(7) & ( (!\recop|SOP\(6) & ((\recop|SOP\(5)) # (\recop|SOP\(4)))) # (\recop|SOP\(6) & (\recop|SOP\(4) & 
-- \recop|SOP\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001111000011001100111100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|ALT_INV_SOP\(6),
	datac => \recop|ALT_INV_SOP\(4),
	datad => \recop|ALT_INV_SOP\(5),
	dataf => \recop|ALT_INV_SOP\(7),
	combout => \InvertedSevenSegment_HEX5|Mux1~0_combout\);

-- Location: LABCELL_X50_Y8_N51
\InvertedSevenSegment_HEX5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \InvertedSevenSegment_HEX5|Mux0~0_combout\ = ( \recop|SOP\(4) & ( (!\recop|SOP\(5) $ (!\recop|SOP\(6))) # (\recop|SOP\(7)) ) ) # ( !\recop|SOP\(4) & ( (!\recop|SOP\(6) $ (!\recop|SOP\(7))) # (\recop|SOP\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111110101010111111111010101011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|ALT_INV_SOP\(5),
	datac => \recop|ALT_INV_SOP\(6),
	datad => \recop|ALT_INV_SOP\(7),
	dataf => \recop|ALT_INV_SOP\(4),
	combout => \InvertedSevenSegment_HEX5|Mux0~0_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);
END structure;


