--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml OctaveKeyboardTop.twx OctaveKeyboardTop.ncd -o
OctaveKeyboardTop.twr OctaveKeyboardTop.pcf -ucf Nexys3_Master.ucf

Design file:              OctaveKeyboardTop.ncd
Physical constraint file: OctaveKeyboardTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.344ns.
--------------------------------------------------------------------------------

Paths for end point clkcount_30 (SLICE_X21Y44.D3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_11 (FF)
  Destination:          clkcount_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_11 to clkcount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.DQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_11
    SLICE_X18Y38.A2      net (fanout=2)        0.931   clkcount<11>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.D3      net (fanout=16)       1.051   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_30_rstpot
                                                       clkcount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.316ns logic, 2.983ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_10 (FF)
  Destination:          clkcount_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_10 to clkcount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.CQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_10
    SLICE_X18Y38.A1      net (fanout=2)        0.780   clkcount<10>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.D3      net (fanout=16)       1.051   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_30_rstpot
                                                       clkcount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (1.316ns logic, 2.832ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_5 (FF)
  Destination:          clkcount_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.300 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_5 to clkcount_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.BQ      Tcko                  0.430   clkcount<7>
                                                       clkcount_5
    SLICE_X21Y39.D2      net (fanout=2)        1.009   clkcount<5>
    SLICE_X21Y39.D       Tilo                  0.259   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A1      net (fanout=2)        0.763   GND_5_o_clkcount[31]_equal_1_o<31>
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.D3      net (fanout=16)       1.051   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_30_rstpot
                                                       clkcount_30
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.321ns logic, 2.823ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_25 (SLICE_X20Y44.C3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_11 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_11 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.DQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_11
    SLICE_X18Y38.A2      net (fanout=2)        0.931   clkcount<11>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X20Y44.C3      net (fanout=16)       1.048   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X20Y44.CLK     Tas                   0.349   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.292ns logic, 2.980ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_10 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_10 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.CQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_10
    SLICE_X18Y38.A1      net (fanout=2)        0.780   clkcount<10>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X20Y44.C3      net (fanout=16)       1.048   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X20Y44.CLK     Tas                   0.349   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.292ns logic, 2.829ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_5 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.300 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_5 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.BQ      Tcko                  0.430   clkcount<7>
                                                       clkcount_5
    SLICE_X21Y39.D2      net (fanout=2)        1.009   clkcount<5>
    SLICE_X21Y39.D       Tilo                  0.259   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A1      net (fanout=2)        0.763   GND_5_o_clkcount[31]_equal_1_o<31>
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X20Y44.C3      net (fanout=16)       1.048   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X20Y44.CLK     Tas                   0.349   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.297ns logic, 2.820ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_29 (SLICE_X21Y44.C3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_11 (FF)
  Destination:          clkcount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_11 to clkcount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.DQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_11
    SLICE_X18Y38.A2      net (fanout=2)        0.931   clkcount<11>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.C3      net (fanout=16)       1.018   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_29_rstpot
                                                       clkcount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.316ns logic, 2.950ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_10 (FF)
  Destination:          clkcount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.300 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_10 to clkcount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.CQ      Tcko                  0.430   clkcount<11>
                                                       clkcount_10
    SLICE_X18Y38.A1      net (fanout=2)        0.780   clkcount<10>
    SLICE_X18Y38.A       Tilo                  0.254   GND_5_o_clkcount[31]_equal_1_o<31>1
                                                       GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X21Y40.A2      net (fanout=2)        1.001   GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.C3      net (fanout=16)       1.018   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_29_rstpot
                                                       clkcount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.316ns logic, 2.799ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_5 (FF)
  Destination:          clkcount_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.300 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_5 to clkcount_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.BQ      Tcko                  0.430   clkcount<7>
                                                       clkcount_5
    SLICE_X21Y39.D2      net (fanout=2)        1.009   clkcount<5>
    SLICE_X21Y39.D       Tilo                  0.259   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X21Y40.A1      net (fanout=2)        0.763   GND_5_o_clkcount[31]_equal_1_o<31>
    SLICE_X21Y40.A       Tilo                  0.259   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X21Y44.C3      net (fanout=16)       1.018   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X21Y44.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_29_rstpot
                                                       clkcount_29
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.321ns logic, 2.790ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_en (SLICE_X21Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_en (FF)
  Destination:          clk_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_en to clk_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.198   clk_en
                                                       clk_en
    SLICE_X21Y39.A6      net (fanout=2)        0.026   clk_en
    SLICE_X21Y39.CLK     Tah         (-Th)    -0.215   clk_en
                                                       clk_en_rstpot
                                                       clk_en
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_3 (SLICE_X20Y35.D6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_3 (FF)
  Destination:          clkcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_3 to clkcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.DQ      Tcko                  0.200   clkcount<3>
                                                       clkcount_3
    SLICE_X20Y36.D5      net (fanout=2)        0.169   clkcount<3>
    SLICE_X20Y36.DMUX    Topdd                 0.243   Mcount_clkcount_cy<3>
                                                       clkcount<3>_rt
                                                       Mcount_clkcount_cy<3>
    SLICE_X20Y35.D6      net (fanout=1)        0.119   Result<3>
    SLICE_X20Y35.CLK     Tah         (-Th)    -0.190   clkcount<3>
                                                       clkcount_3_rstpot
                                                       clkcount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.633ns logic, 0.288ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_2 (FF)
  Destination:          clkcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_2 to clkcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.CQ      Tcko                  0.200   clkcount<3>
                                                       clkcount_2
    SLICE_X20Y36.C5      net (fanout=2)        0.167   clkcount<2>
    SLICE_X20Y36.DMUX    Topcd                 0.279   Mcount_clkcount_cy<3>
                                                       clkcount<2>_rt
                                                       Mcount_clkcount_cy<3>
    SLICE_X20Y35.D6      net (fanout=1)        0.119   Result<3>
    SLICE_X20Y35.CLK     Tah         (-Th)    -0.190   clkcount<3>
                                                       clkcount_3_rstpot
                                                       clkcount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.669ns logic, 0.286ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_1 (FF)
  Destination:          clkcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_1 to clkcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BQ      Tcko                  0.200   clkcount<3>
                                                       clkcount_1
    SLICE_X20Y36.B5      net (fanout=2)        0.177   clkcount<1>
    SLICE_X20Y36.DMUX    Topbd                 0.352   Mcount_clkcount_cy<3>
                                                       clkcount<1>_rt
                                                       Mcount_clkcount_cy<3>
    SLICE_X20Y35.D6      net (fanout=1)        0.119   Result<3>
    SLICE_X20Y35.CLK     Tah         (-Th)    -0.190   clkcount<3>
                                                       clkcount_3_rstpot
                                                       clkcount_3
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.742ns logic, 0.296ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_25 (SLICE_X20Y44.C6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_24 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_24 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.BQ      Tcko                  0.200   clkcount<26>
                                                       clkcount_24
    SLICE_X20Y42.A5      net (fanout=2)        0.168   clkcount<24>
    SLICE_X20Y42.BMUX    Topab                 0.267   Mcount_clkcount_cy<27>
                                                       clkcount<24>_rt
                                                       Mcount_clkcount_cy<27>
    SLICE_X20Y44.C6      net (fanout=1)        0.135   Result<25>
    SLICE_X20Y44.CLK     Tah         (-Th)    -0.190   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.657ns logic, 0.303ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_20 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_20 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.BQ      Tcko                  0.198   clkcount<22>
                                                       clkcount_20
    SLICE_X20Y41.A5      net (fanout=2)        0.054   clkcount<20>
    SLICE_X20Y41.COUT    Topcya                0.265   Mcount_clkcount_cy<23>
                                                       clkcount<20>_rt
                                                       Mcount_clkcount_cy<23>
    SLICE_X20Y42.CIN     net (fanout=1)        0.001   Mcount_clkcount_cy<23>
    SLICE_X20Y42.BMUX    Tcinb                 0.155   Mcount_clkcount_cy<27>
                                                       Mcount_clkcount_cy<27>
    SLICE_X20Y44.C6      net (fanout=1)        0.135   Result<25>
    SLICE_X20Y44.CLK     Tah         (-Th)    -0.190   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.808ns logic, 0.190ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_25 (FF)
  Destination:          clkcount_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_25 to clkcount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CQ      Tcko                  0.200   clkcount<26>
                                                       clkcount_25
    SLICE_X20Y42.B4      net (fanout=2)        0.241   clkcount<25>
    SLICE_X20Y42.BMUX    Topbb                 0.240   Mcount_clkcount_cy<27>
                                                       clkcount<25>_rt
                                                       Mcount_clkcount_cy<27>
    SLICE_X20Y44.C6      net (fanout=1)        0.135   Result<25>
    SLICE_X20Y44.CLK     Tah         (-Th)    -0.190   clkcount<26>
                                                       clkcount_25_rstpot
                                                       clkcount_25
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.630ns logic, 0.376ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clkcount<15>/CLK
  Logical resource: clkcount_12/CK
  Location pin: SLICE_X22Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clkcount<15>/CLK
  Logical resource: clkcount_13/CK
  Location pin: SLICE_X22Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.344|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 160 connections

Design statistics:
   Minimum period:   4.344ns{1}   (Maximum frequency: 230.203MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 14 15:31:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



