// Seed: 362523162
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  logic id_3;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd66
) (
    input  wand id_0,
    output tri0 id_1
    , id_7,
    output wire id_2,
    input  wor  _id_3,
    input  wand id_4,
    input  wand id_5
);
  wire id_8;
  wire [id_3 : 1  &  -1 'b0] id_9;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_7 = id_3 == id_5;
  wire id_10;
endmodule
module module_2 (
    output tri1 id_0,
    input  wire id_1,
    input  wand id_2,
    input  wire id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
