# Single_Stage_RV32I
A test version of my first RISC-V.
The top module is Svarog1_Core.v.
The work is still in progress and the project is by no means finished.
