[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM5069MM-2/NOPB production of TEXAS INSTRUMENTS from the text:OUT\nUVLO/ENVINGATE\nR1\nOVLOPGDSENSEVDD\nTIMER PWRLM5069VOUT\nCOUT\n100k\x9f VIN\nRPWRGNDRSNS\nR2R3\nCTIMERCIN Z1D1Q1\nD2\n1k\x9f \nCdv/dtOnly required when \nusing dv/dt start-up\nQ2R4\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nLM5069 Positive High-Voltage HotSwapandIn-Rush Current Controller\nwithPower Limiting\n11Features\n1•Wide operating range: 9Vto80V\n•In-rush current limit forsafe board insertion into\nlivepower sources\n•Programmable maximum power dissipation inthe\nexternal pass device\n•Adjustable current limit\n•Circuit breaker function forsevere overcurrent\nevents\n•Internal high side charge pump andgate driver for\nexternal N-channel MOSFET\n•Adjustable undervoltage lockout (UVLO) and\nhysteresis\n•Adjustable overvoltage lockout (OVLO) and\nhysteresis\n•Initial insertion timer allows ringing andtransients\ntosubside after system connection\n•Programmable fault timer avoids nuisance trips\n•Active high open drain POWER GOOD output\n•Available inlatched fault andautomatic restart\nversions\n•10-Pin VSSOP package2Applications\n•Server backplane systems\n•Base station power distribution systems\n•Solid state circuit breaker\n•24-V and48-V Industrial systems\n3Description\nThe LM5069 positive hotswap controller provides\nintelligent control ofthepower supply connections\nduring insertion and removal ofcircuit cards from a\nlivesystem backplane orother hotpower sources.\nThe LM5069 provides in-rush current control tolimit\nsystem voltage droop andtransients. Thecurrent limit\nand power dissipation intheexternal series pass N-\nChannel MOSFET are programmable, ensuring\noperation within theSafe Operating Area (SOA). The\nPOWER GOOD output indicates when theoutput\nvoltage iswithin 1.25 Voftheinput voltage. Theinput\nundervoltage and overvoltage lockout levels and\nhysteresis areprogrammable, aswell astheinitial\ninsertion delay time and fault detection time. The\nLM5069-1 latches offafter afault detection, while the\nLM5069-2 automatically restarts atafixed duty cycle.\nLM5069 isavailable ina10-pin VSSOP package.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM5069 VSSOP (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Diagram\n2LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison ............................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings .............................................................. 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 4\n7.5 Electrical Characteristics ........................................... 5\n7.6 Typical Characteristics .............................................. 7\n8Detailed Description ............................................ 11\n8.1 Overview ................................................................. 11\n8.2 Functional Block Diagram ....................................... 11\n8.3 Feature Description ................................................. 128.4 Device Functional Modes ........................................ 13\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application .................................................. 17\n10Power Supply Recommendations ..................... 27\n11Layout ................................................................... 28\n11.1 Layout Guidelines ................................................. 28\n11.2 Layout Example .................................................... 29\n12Device andDocumentation Support ................. 31\n12.1 Device Support ...................................................... 31\n12.2 Documentation Support ........................................ 31\n12.3 Receiving Notification ofDocumentation Updates 31\n12.4 Community Resources .......................................... 31\n12.5 Trademarks ........................................................... 31\n12.6 Electrostatic Discharge Caution ............................ 31\n12.7 Glossary ................................................................ 31\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 31\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(February 2019) toRevision G Page\n•Added Device Comparison table ............................................................................................................................................ 3\nChanges from Revision E(November 2016) toRevision F Page\n•Updated theAbsolute Maximum Ratings section ................................................................................................................... 4\nChanges from Revision D(May 2013) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Added Thermal Information table ........................................................................................................................................... 4\n1 SENSE 10  GATE\n2 VIN 9  OUT\n3 UVLO 8  PGD\n4 OVLO 7  PWR\n5 GND 6  TIMER\nNot to scale\n3LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated5Device Comparison\nDEVICE NUMBER RETRY BEHAVIOR AFTER FAULT PACKAGE\nLM5069-1 Latch OffonFault\nVSSOP (10)\nLM5069-2 Auto Retry onFault\n6PinConfiguration andFunctions\nDGS Package\n10-Pin VSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 SENSE ICurrent sense input: Thevoltage across thecurrent sense resistor (RS)ismeasured from VINtothis\npin.Ifthevoltage across RSreaches 55mVtheload current islimited andthefault timer activates.\n2 VIN IPositive supply input: Asmall ceramic bypass capacitor close tothispinisrecommended tosuppress\ntransients which occur when theload current isswitched off.\n3 UVLO IUndervoltage lockout: Anexternal resistor divider from thesystem input voltage sets theundervoltage\nturnon threshold. Aninternal 21-µAcurrent source provides hysteresis. Theenable threshold atthepin\nis2.5V.This pincanalso beused forremote shutdown control.\n4 OVLO IOvervoltage lockout: Anexternal resistor divider from thesystem input voltage sets theovervoltage\nturnoff threshold. Aninternal 21-µAcurrent source provides hysteresis. Thedisable threshold atthepin\nis2.5V.\n5 GND — Circuit ground\n6 TIMER I/OTiming capacitor: Anexternal capacitor connected tothispinsets theinsertion time delay andthefault\ntimeout period. Thecapacitor also sets therestart timing oftheLM5069-2.\n7 PWR IPower limit set:Anexternal resistor connected tothispin,inconjunction with thecurrent sense resistor\n(RS),sets themaximum power dissipation allowed intheexternal series pass MOSFET.\n8 PGD OPower Good indicator: Anopen drain output. When theexternal MOSFET VDSdecreases below 1.25 V,\nthePGD indicator isactive (high). When theexternal MOSFET VDSincreases above 2.5VthePGD\nindicator switches low.\n9 OUT IOutput feedback: Connect totheoutput rail(external MOSFET source). Internally used todetermine the\nMOSFET VDSvoltage forpower limiting, andtocontrol thePGD indicator.\n10 GATE OGate drive output: Connect totheexternal MOSFET ’sgate. This pin\'s voltage istypically 12Vabove\ntheOUT pinwhen enabled.\n4LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/ Distributors foravailability and\nspecifications.\n(3) TheGATE pinvoltage istypically 12Vabove VINwhen theLM5069 isenabled. Therefore, theAbsolute Maximum Ratings forVIN\n(100 V)applies only when theLM5069 isdisabled, orforamomentary surge tothatvoltage because theAbsolute Maximum Rating for\ntheGATE pinisalso 100V.\n(4) Select external MOSFET with VGS(th) voltage higher than VOUTduring -vetransient. This avoids MOSFET getting turned-ON during -ve\ntransient.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVINtoGND(3)–0.3 100 V\nSENSE, OUT, andPGD toGND –0.3 100 V\nGATE toGND(3)–0.3 100 V\nOUT toGND (1-mstransient)(4)–1 100 V\nUVLO toGND –0.3 100 V\nOVLO toGND –0.3 7 V\nVINtoSENSE –0.3 0.3 V\nMaximum junction temperature, TJMAX 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) TheHuman-body model isa100-pF capacitor discharged through a1.5-kΩresistor intoeach pin.\n(2) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(3) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge(1)Human-body model (HBM), perANSI/ESDA/JEDEC JS-001(2)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(3)±500\n(1) Fordetailed information onsoldering plastic VSSOP packages, seeAbsolute Maximum Ratings forSoldering (SNOA549) available from\nTexas Instruments.7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN Supply voltage 9 80 V\nPGD offvoltage 0 80 V\nTJ Junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)LM5069\nUNIT DGS (VSSOP)\n10PINS\nRθJA Junction-to-ambient thermal resistance 156 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 50.6 °C/W\nRθJB Junction-to-board thermal resistance 75.8 °C/W\nψJT Junction-to-top characterization parameter 4.8 °C/W\nψJB Junction-to-board characterization parameter 74.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — °C/W\n5LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated(1) OUT bias current (disabled) duetoleakage current through aninternal 1-MΩresistance from SENSE toVOUT.7.5 Electrical Characteristics\nMinimum andmaximum limits arespecified through test, design, orstatistical correlation atTJ=–40°Cto125°C.Typical\nvalues represent themost likely parametric norm atTJ=25°Candareprovided forreference purposes only. VIN=48V\n(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT (VIN PIN)\nIIN-EN Input current, enabled UVLO >2.5VandOVLO <2.5V 1.3 1.6 mA\nIIN-DIS Input current, disabled UVLO <2.5VorOVLO >2.5V 480 650 µA\nPOR ITPower-On reset threshold at\nVINtotrigger insertion timerVINincreasing 7.6 8 V\nPOR ENPower-On reset threshold at\nVINtoenable allfunctionsVINincreasing 8.4 9 V\nPOR EN-HYS POR ENhysteresis VINdecreasing 90 mV\nOUT PIN\nIOUT-EN OUT bias current, enabled OUT =VIN, Normal operation 11\nµA\nIOUT-DIS OUT bias current, disabled(1)Disabled, OUT =0V,SENSE =VIN 50\nUVLO, OVLO PINS\nUVLO TH UVLO threshold 2.45 2.5 2.55 V\nUVLO HYS UVLO hysteresis current UVLO =1V 12 21 30 µA\nUVLO DEL UVLO delayDelay toGATE high 55 µs\nDelay toGATE low 11\nUVLO BIAS UVLO bias current UVLO =48V 1µA\nOVLO TH OVLO threshold 2.4 2.5 2.6 V\nOVLO HYS OVLO hysteresis current OVLO =2.6V 12 21 30 µA\nOVLO DEL OVLO delayDelay toGATE high 55 µs\nDelay toGATE low 11\nOVLO BIAS OVLO bias current OVLO =2.4V 1µA\nPOWER LIMIT (PWR PIN)\nPWR LIM-1 Power limit sense voltage\n(VIN-SENSE)SENSE-OUT =48V,RPWR=150kΩ 19 25 31 mV\nPWR LIM-2 SENSE-OUT =24V,RPWR=75kΩ 25 mV\nIPWR PWR pincurrent VPWR=2.5V 20 µA\nGATE CONTROL (GATE PIN)\nIGATESource current Normal operation, GATE-OUT =5V 10 16 22 µA\nSink currentUVLO <2.5V 1.75 2 2.6 mA\nVINtoSENSE =150mVorVIN<POR IT,VGATE =5V 45 110 175 mA\nVGATEGate output voltage innormal\noperationGATE-OUT voltage 11.4 12 12.6 V\n6LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nMinimum andmaximum limits arespecified through test, design, orstatistical correlation atTJ=–40°Cto125°C.Typical\nvalues represent themost likely parametric norm atTJ=25°Candareprovided forreference purposes only. VIN=48V\n(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT LIMIT\nVCL Threshold voltage VIN-SENSE voltage 48.5 55 61.5 mV\ntCL Response time VIN-SENSE stepped from 0mVto80mV 45 µs\nISENSE SENSE input currentEnabled, SENSE =OUT 23\nµA\nDisabled, OUT =0V 60\nCIRCUIT BREAKER\nVCB Threshold voltage VINtoSENSE 80 105 130 mV\ntCB Response timeVINtoSENSE stepped from 0mVto150mV, time to\nGATE low, noload0.44 1.2 µs\nTIMER (TIMER PIN)\nVTMRH Upper threshold 3.76 4 4.16 V\nVTMRL Lower thresholdRestart cycles (LM5069-2) 1.187 1.25 1.313 V\nEnd of8thcycle (LM5069-2) 0.3 V\nRe-enable Threshold (LM5069-1) 0.3 V\nITIMERInsertion time current 3 5.5 8µA\nSink current, endofinsertion\ntimeTIMER pin=2V 1 1.5 2mA\nFault detection current 51 85 120 µA\nFault sink current 1.25 2.5 3.75 µA\nDCFAULT Fault restart duty cycle LM5069-2 only 0.5%\ntFAULT Fault toGATE lowdelay TIMER pinreaches 4V 12 µs\nPOWER GOOD (PGD PIN)\nPGD THThreshold measured at\nSENSE-OUTDecreasing 0.67 1.25 1.85\nV\nIncreasing, relative todecreasing threshold 0.95 1.25 1.55\nPGD VOL Output lowvoltage ISINK=2mA 60 150 mV\nPGD IOH Offleakage current VPGD=80V 5µA\n0\nPGD SINK CURRENT (mA)PGD VOLTAGE (V)\n0 5 10 15 200.10.20.30.40.50.60.70.8\n0 5 10 15 20 70 80\nVIN VOLTAGE (V)9101112131415161718GATE PIN CURRENT (\nPA)\nEnabled, UVLO = VIN\nNormal Operation\nPOR EN\n0 20 40 60 80\nVIN VOLTAGE (V)-20020406080100OUT PIN CURRENT ( PA)Load at OUT Pin = 600 :\nCurrent flow is out of the pin\nEnabled, UVLO = VINDisabled, UVLO = 0V\n0 5 10 15 20 70 80\nVIN VOLTAGE (V)\nGATE-OUT VOLTAGE\n02468101214\nEnabled, UVLO = VIN\nNormal Operation\nPOR EN\nEnabled , UVLO = VIN\nDisabled , UVLO = 0V2.0\n1.5\n1.0\n0.5\n0\n0 20 60 80 40VIN PIN INPUT CURRENT (mA)\nVIN VOLTAGE (V)\n100\n75\n50\n25\n0\n0 20 40 60 80\nSENSE PIN VOLTAGE (V)SENSE PIN INPUT CURRENT ( PA)\nEnabled, UVLO = VINDisabled, UVLO = 0V\n7LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated7.6 Typical Characteristics\nTJ=25°CandVIN=48V(unless otherwise noted)\nFigure 1.VINPinInput Current vsVIN Figure 2.SENSE PinInput Current\nFigure 3.OUT PinCurrentFigure 4.GATE PinVoltage vsVIN\nFigure 5.GATE PinSource Current vsVIN Figure 6.PGD PinLow Voltage vsSink Current\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nUVLO, OVLO THRESHOLD VOLTAGE (V)2.452.472.492.502.512.532.55\nOVLOUVLO\nUVLOOVLO\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nINPUT CURRENT, ENABLED (mA)\n1.2801.2901.3001.3101.320\nVIN = 48V\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nUVLO HYSTERESIS CURRENT (\nPA)\n1920212223\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (°C)\nOVLO HYSTERESIS CURRENT (\nPA)\n1920212223\n0 10 20 30 82 92050100150200250GATE PULLDOWN CURRENT,\nCIRCUIT BREAKER (mA)\nGATE PIN VOLTAGE (V)TJ = 25°C\n| |\n240\n200\n120\n00160\n40\nRPWR  (k:)PFET  (W)\n30 60 90 120 15080RS = 0.005:\nRS = 0.01:\nRS = 0.02:\nRS = 0.05:RS = 0.1:\n8LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=25°CandVIN=48V(unless otherwise noted)\nFigure 7.MOSFET Power Dissipation Limit vsRPWRandRS Figure 8.GATE Pulldown Current, Circuit Breaker\nvsGATE Voltage\nFigure 9.UVLO Hysteresis Current vsTemperature Figure 10.OVLO Hysteresis Current vsTemperature\nFigure 11.UVLO, OVLO Threshold vsTemperature Figure 12.Input Current, Enabled vsTemperature\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (°C)\nGATE SOURCE CURRENT (\nPA)\n15.615.816.016.216.4\nGATE-OUT = 5V\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (°C)\nGATE PULLDOWN CURRENT, \nCIRCUIT BREAKER \n(mA)\n507090100110130150\nGATE PIN = 5V\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nPOWER LIMIT THRESHOLD (VOLTAGE ACROSS R\nS) (\nmV)\n2324252627\nRPWR = 150 k:\nVDS = 48VVDS = 48V\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nGATE OUTPUT VOLTAGE ABOVE \nOUT PIN \n(V)\nGATE-OUT Voltage,\nNormal Operation\n11.011.512.012.513.0\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nCURRENT LIMIT THRESHOLD (VOLTAGE ACROSS R\nS) (\nmV\n)\n5354555657\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)\nCIRCUIT BREAKER THRESHOLD \n(VOLTAGE ACROSS R\nS) (mV)\n859095100105110115\n9LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=25°CandVIN=48V(unless otherwise noted)\nFigure 13.Current Limit Threshold vsTemperature Figure 14.Circuit Breaker Threshold vsTemperature\nFigure 15.Power Limit Threshold vsTemperature Figure 16.GATE Output Voltage vsTemperature\nFigure 17.GATE Source Current vsTemperature Figure 18.GATE Pulldown Current, Circuit Breaker\nvsTemperature\n-40 -20 0 20 40 60 80 100 125\nJUNCTION TEMPERATURE (oC)160\n120\n80\n40.\n0PGD OUTPUT LOW VOLTAGE (mV)PGD Sink Current = 2 mA\n10LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=25°CandVIN=48V(unless otherwise noted)\nFigure 19.PGD Low Voltage vsTemperature\nGATE\nFault \nTimer\nTIMERCurrent Limit \nThreshold\nEnable PORCharge\nPumpTIMER AND GATE \nLOGIC CONTROLPower Limit \nThresholdGate \nControl\nOUT\n1.5 mA \nEnd \nInsertion \nTimeLM5069\nCurrent Limit /\nPower Limit \nControl\nVINInsertion Timer POR230 \nmAVIN\nSENSE\nOUT\nPWR\nOVLO\nUVLOInsertion\nTimer\nFault \nDischargePGD\nVINGND20 PA\n21 PA\n21 PA2.5 PA85 PA5.5 PA16 PA\nVDSID\n1 M:55 mV\n2 mA\n1.25V4.0V\n0.3V\n7.6V2.5V\n2.5V\n8.4/8.3V1.25V/\n2.5V12V\n11LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe inline protection functionality oftheLM5069 isdesigned tocontrol thein-rush current totheload upon\ninsertion ofacircuit card intoalivebackplane orother hotpower source, thereby limiting thevoltage sagonthe\nbackplane\'s supply voltage and thedV/dt ofthevoltage applied totheload. Effects onother circuits inthe\nsystem areminimized, preventing possible unintended resets. Acontrolled shutdown when thecircuit card is\nremoved canalso beimplemented using theLM5069.\nInaddition toaprogrammable current limit, theLM5069 monitors and limits themaximum power dissipation in\ntheseries pass device tomaintain operation within thedevice Safe Operating Area (SOA). Either current limiting\norpower limiting foranextended period oftime results intheshutdown oftheseries pass device. Inthisevent,\ntheLM5069-1 latches offwhile theLM5069-2 retries aninfinite number oftimes torecover after thefault is\nremoved. The circuit breaker function quickly switches offtheseries pass device upon detection ofasevere\novercurrent condition. Programmable undervoltage lockout (UVLO) andovervoltage lockout (OVLO) circuits shut\ndown theLM5069 when thesystem input voltage isoutside thedesired operating range.\n8.2 Functional Block Diagram\n12LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Current Limit\nThe current limit threshold isreached when thevoltage across thesense resistor RS(VIN toSENSE) reaches\n55mV. Inthecurrent limiting condition, theGATE voltage iscontrolled tolimit thecurrent inMOSFET Q1.While\nthecurrent limit circuit isactive, thefault timer isactive asdescribed inFault Timer and Restart .Iftheload\ncurrent falls below thecurrent limit threshold before theend ofthefault timeout period, theLM5069 resumes\nnormal operation. Forproper operation, theRSresistor value must benolarger than 100mΩ.\n8.3.2 Circuit Breaker\nIftheload current increases rapidly (forexample, theload isshort-circuited) thecurrent inthesense resistor (RS)\nmay exceed thecurrent limit threshold before thecurrent limit control loop isable torespond. Ifthecurrent\nexceeds twice thecurrent limit threshold (105 mV/R S),Q1isquickly switched offbythe230-mA pulldown current\nattheGATE pin,andafault timeout period begins. When thevoltage across RSfalls below 105mVthe230-mA\npulldown current attheGATE pinisswitched off,andthegate voltage ofQ1isthen determined bythecurrent\nlimit orthepower limit functions. IftheTIMER pinreaches 4Vbefore thecurrent limiting orpower limiting\ncondition ceases, Q1isswitched offbythe2-mA pulldown current attheGATE pinasdescribed inFault Timer\nandRestart .\n8.3.3 Power Limit\nAnimportant feature oftheLM5069 istheMOSFET power limiting. The Power Limit function canbeused to\nmaintain themaximum power dissipation ofMOSFET Q1within thedevice SOA rating. TheLM5069 determines\nthepower dissipation inQ1bymonitoring itsdrain-source voltage (SENSE toOUT), and thedrain current\nthrough thesense resistor (VIN toSENSE). The product ofthecurrent and voltage iscompared tothepower\nlimit threshold programmed bytheresistor atthePWR pin.Ifthepower dissipation reaches thelimiting threshold,\ntheGATE voltage ismodulated toreduce thecurrent inQ1.While thepower limiting circuit isactive, thefault\ntimer isactive asdescribed inFault Timer andRestart .\n8.3.4 Undervoltage Lockout (UVLO)\nThe series pass MOSFET (Q1) isenabled when theinput supply voltage (VSYS)iswithin theoperating range\ndefined bytheprogrammable undervoltage lockout (UVLO) andovervoltage lockout (OVLO) levels. Typically the\nUVLO level atVSYSissetwith aresistor divider (R1-R3) asshown inFigure 30.When VSYSisbelow theUVLO\nlevel, theinternal 21-µAcurrent source atUVLO isenabled, thecurrent source atOVLO isoff,andQ1isheld off\nby the\n2-mA pulldown current attheGATE pin.AsVSYSisincreased, raising thevoltage atUVLO above 2.5V,the\n21-µAcurrent source atUVLO isswitched off,increasing thevoltage atUVLO, providing hysteresis forthis\nthreshold. With theUVLO pinabove 2.5V,Q1isswitched onbythe16-µAcurrent source attheGATE pinifthe\ninsertion time delay hasexpired (Figure 22).See Application andImplementation foraprocedure tocalculate the\nvalues ofthethreshold setting resistors (R1-R3). The minimum possible UVLO level atVSYScan besetby\nconnecting theUVLO pintoVIN. Inthiscase Q1isenabled when theVINvoltage reaches thePOR ENthreshold.\n8.3.5 Overvoltage Lockout (OVLO)\nThe series pass MOSFET (Q1) isenabled when theinput supply voltage (VSYS)iswithin theoperating range\ndefined bytheprogrammable undervoltage lockout (UVLO) andovervoltage lockout (OVLO) levels. IfVSYSraises\ntheOVLO pinvoltage above 2.5V,Q1isswitched offbythe2-mA pulldown current attheGATE pin,denying\npower totheload. When theOVLO pinisabove 2.5V,theinternal 21-µAcurrent source atOVLO isswitched on,\nraising thevoltage atOVLO toprovide threshold hysteresis. When VSYSisreduced below theOVLO level Q1is\nenabled. SeeApplication andImplementation foraprocedure tocalculate thethreshold setting resistor values.\n8.3.6 Power Good Pin\nDuring turnon, thePower Good pin(PGD) ishigh until thevoltage atVIN increases above≊5V.PGD then\nswitches low, remaining lowastheVINvoltage increases. When thevoltage atOUT increases towithin 1.25 Vof\ntheSENSE pin(VDS<1.25 V),PGD switches high. PGD switches lowiftheVDSofQ1increases above 2.5V.A\npullup resistor isrequired atPGD asshown inFigure 20.Thepullup voltage (VPGD)canbeashigh as80V,with\ntransient capability to100V,andcanbehigher orlower than thevoltages atVINandOUT.\na)Delay Rising Edge Only b)Long delay at rising edge,\nshort delay at falling edgec)Short Delay at Rising Edge and\nLong Delay at Falling Edge or \nEqual Delays GNDPGDRPG1 LM5069VPGD\nPower \nGood\nCPG\nGNDPGDRPG1\nLM5069VPGD\nPower \nGood\nCPG\nGNDPGDRPG1\nLM5069VPGD\nPower \nGood\nCPGRPG2\nRPG2\nCopyright © 2016, Texas Instruments Incorporated\nGNDPGDRPGLM5069VPGD\nPower \nGood\nCopyright © 2016, Texas Instruments Incorporated\n13LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 20.Power Good Output\nIfadelay isrequired atPGD, suggested circuits areshown inFigure 21.InFigure 21a,capacitor CPGadds delay\ntotherising edge, butnottothefalling edge. InFigure 21b,therising edge isdelayed byRPG1+RPG2andCPG,\nwhile thefalling edge isdelayed alesser amount byRPG2and CPG.Adding adiode across RPG2(Figure 21c)\nallows forequal delays atthetwoedges, orashort delay attherising edge andalong delay atthefalling edge.\nFigure 21.Adding Delay tothePower Good Output Pin\n8.4 Device Functional Modes\nThe LM5069 hotswap controller hasapower upsequence which canbebroken down into3xdistinct sections:\nInsertion Time, In-Rush Limiting, andNormal Operation. Once thedevice reaches normal operation, theGATE\nandTIMER behavior depends onwhether afault condition ispresent ornotontheoutput.\n8.4.1 Power UpSequence\nTheVINoperating range oftheLM5069 is9Vto80V,with atransient capability to100V.See Functional Block\nDiagram andFigure 22,asthevoltage atVINinitially increases, theexternal N-channel MOSFET (Q1) isheld off\nbyaninternal 230-mA pulldown current attheGATE pin.Thestrong pulldown current attheGATE pinprevents\naninadvertent turnon astheMOSFET ’sgate-to-drain (Miller) capacitance ischarged. Additionally, theTIMER pin\nisinitially held atground. When theVINvoltage reaches thePOR ITthreshold (7.6 V)theinsertion time begins.\nDuring theinsertion time, thecapacitor attheTIMER pin(CT)ischarged bya5.5-µAcurrent source, andQ1is\nheld offbya2-mA pulldown current attheGATE pinregardless oftheVIN voltage. The insertion time delay\nallows ringing andtransients atVINtosettle before Q1canbeenabled. Theinsertion time ends when theTIMER\npinvoltage reaches 4V.CTisthen quickly discharged byaninternal 1.5-mA pulldown current. After theinsertion\ntime, theLM5069 control circuitry isenabled when VINreaches thePOR ENthreshold (8.4V).TheGATE pinthen\nswitches onQ1when VSYSexceeds theUVLO threshold (UVLO pin>2.5V).IfVSYSisabove theUVLO threshold\nattheend oftheinsertion time, Q1switches onatthat time. The GATE pincharge pump sources 16µAto\ncharge Q1’sgate capacitance. The maximum gate-to-source voltage ofQ1islimited byaninternal 12-V Zener\ndiode.\nTIMER \nPin\nLoad \nCurrent\nOutput \nVoltage\n(OUT Pin)\nPGDUVLO\nNormal OperationGATE \nPin\nInsertion TimePOR ITVSYS\nVIN\nILIMIT16 PA source2.5 PA 85PA\n1.25V\nt 3 t 2 t 1\nIn- rush \nLimiting5.5PA4V\n1.5 mA\n2 mA pull-down230 mA\npull-down\n14LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nAsthevoltage attheOUT pinincreases, theLM5069 monitors thedrain current and power dissipation of\nMOSFET Q1.In-rush current limiting and/or power limiting circuits actively control thecurrent delivered tothe\nload. During thein-rush limiting interval (t2inFigure 22)aninternal 85-µAfault timer current source charges CT.\nIfQ1’spower dissipation and theinput current reduce below their respective limiting thresholds before the\nTIMER pinreaches 4V,the85-µAcurrent source isswitched off,and CTisdischarged bytheinternal 2.5-µA\ncurrent sink (t3inFigure 22).Thein-rush limiting interval iscomplete when thevoltage attheOUT pinincreases\ntowithin 1.25 Voftheinput voltage (VSYS),andthePGD pinswitches high.\nIftheTIMER pinvoltage reaches 4Vbefore in-rush current limiting orpower limiting ceases (during t2),afault is\ndeclared andQ1isturned off.SeeFault Timer andRestart foracomplete description ofthefault mode.\nFigure 22.Power-Up Sequence (Current Limit Only)\n8.4.2 Gate Control\nAcharge pump provides internal bias voltage above theoutput voltage (OUT pin) toenhance theN-Channel\nMOSFET ’sgate. Thegate-to-source voltage islimited byaninternal 12-V Zener diode. During normal operating\nconditions (t3inFigure 22)thegate ofQ1isheld charged byaninternal 16-µAcurrent source toapproximately\n12Vabove OUT. Ifthemaximum VGSrating ofQ1isless than 12V,anexternal Zener diode oflower voltage\nmust beadded between theGATE andOUT pins. The external Zener diode must have aforward current rating\nofatleast 250mA.\nWhen thesystem voltage isinitially applied, theGATE pinisheld lowbya230-mA pulldown current. This helps\nprevent aninadvertent turnon oftheMOSFET through itsdrain-gate capacitance astheapplied system voltage\nincreases.\nDuring theinsertion time (t1inFigure 22)theGATE pinisheld lowbya2-mA pulldown current. This maintains\nQ1intheoff-state until theendoft1,regardless ofthevoltage atVINorUVLO.\nFollowing theinsertion time, during t2inFigure 22,thegate voltage ofQ1ismodulated tokeep thecurrent or\npower dissipation level from exceeding theprogrammed levels. While inthecurrent orpower limiting mode the\nTIMER pincapacitor ischarging. Ifthecurrent andpower limiting cease before theTIMER pinreaches 4Vthe\nTIMER pincapacitor then discharges, andthecircuit enters normal operation.\nRestart \nControlVINVSYS\nUVLO\nOVLO\nGNDR1\nR 2\nR 3LM5069-1\nCopyright © 2016, Texas Instruments Incorporated\nCharge \nPumpGATE VIN OUTVSYS VOUT\nSENSERSQ1\n12VCL\n2 mAGate \nControl16 PA\ntimeInsertion OVLO /UVLO /Fault /\nPower Limit \nControlCurrent Limit / 230mA\nInitial Hold - downCircuit Breaker /\n15LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nIfthein-rush limiting condition persists such that theTIMER pinreached 4Vduring t2,theGATE pinisthen\npulled lowbythe2-mA pulldown current. The GATE pinisthen held lowuntil either apower-up sequence is\ninitiated (LM5069-1), oruntil theendoftherestart sequence (LM5069-2). SeeFault Timer andRestart .\nIfthesystem input voltage falls below theUVLO threshold, orrises above theOVLO threshold, theGATE pinis\npulled lowbythe2-mA pulldown current toswitch offQ1.\nFigure 23.Gate Control\n8.4.3 Fault Timer andRestart\nWhen thecurrent limit orpower limit threshold isreached during turnon orasaresult ofafault condition, the\ngate-to-source voltage ofQ1ismodulated toregulate theload current and power dissipation. When either\nlimiting function isactivated, an85-µAfault timer current source charges theexternal capacitor (CT)atthe\nTIMER pinasshown inFigure 25(fault timeout period). Ifthefault condition subsides during thefault timeout\nperiod before theTIMER pinreaches 4V,theLM5069 returns tothenormal operating mode and CTis\ndischarged bythe2.5-µAcurrent sink. IftheTIMER pinreaches 4Vduring thefault timeout period, Q1is\nswitched offbya2-mA pulldown current attheGATE pin.The subsequent restart procedure then depends on\nwhich version oftheLM5069 isinuse.\nThe LM5069-1 latches theGATE pinlowattheendofthefault timeout period. CTisthen discharged toground\nbythe2.5-µAfault current sink. The GATE pinisheld lowbythe2-mA pulldown current until apower-up\nsequence isexternally initiated bycycling theinput voltage (VSYS),ormomentarily pulling theUVLO pinbelow\n2.5Vwith anopen-collector oropen-drain device asshown inFigure 24.Thevoltage attheTIMER pinmust be\n<0.3Vfortherestart procedure tobeeffective.\nFigure 24.Latched Fault Restart Control\nTheLM5069-2 provides anautomatic restart sequence which consists oftheTIMER pincycling between 4Vand\n1.25 Vseven times after thefault timeout period, asshown inFigure 25.Theperiod ofeach cycle isdetermined\nbythe85-µAcharging current, andthe2.5-µAdischarge current, and thevalue ofthecapacitor CT.When the\nTIMER pinreaches 0.3Vduring theeighth high-to-low ramp, the16-µAcurrent source attheGATE pinturns on\nQ1.Ifthefault condition isstillpresent, thefault timeout period andtherestart cycle repeat.\nShutdown \nControlVINVSYS\nUVLO\nOVLO\nGNDR1\nR2\nR3LM5069\nCopyright © 2016, Texas Instruments Incorporated\nILIMIT\nLoad \nCurrent\nGATE      \nPin\nTIMER \nPin1 2 3 7 82 mA \npulldown\n2. 5 PA \nFault Timeout \nPeriod0.3VFault \nDetection\ntRESTART1.25V85PA 4V16 PA \nGate Charge\n16LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 25.Restart Sequence (LM5069-2)\n8.4.4 Shutdown Control\nThe load current canberemotely switched offbytaking theUVLO pinbelow its2.5-V threshold with anopen\ncollector oropen-drain device, asshown inFigure 26.Upon releasing theUVLO pintheLM5069 switches onthe\nload current with in-rush current andpower limiting.\nFigure 26.Shutdown Control\nOUT\nUVLO/ENVINGATE\nR1\nOVLOPGDSENSEVDD\nTIMER PWRLM5069VOUT\nCOUT\n100k\x9f VIN\nRPWRGNDRSNS\nR2R3\nCTIMERCIN Z1D1Q1\nD2\n1k\x9f \nCdv/dtOnly required when \nusing dv/dt start-up\nQ2R4\nCopyright © 2016, Texas Instruments Incorporated\n17LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nTheLM5069 isahotswap controller which isused tomanage inrush current andprotect incase offaults. When\ndesigning ahotswap, three keyscenarios must beconsidered:\n•Start-up\n•Output ofahotswap isshorted toground when thehotswap ison.This isoften referred toasahot-short.\n•Powering upaboard when theoutput andground areshorted. This isusually called astart-into-short.\nAllofthese scenarios place alotofstress onthehotswap MOSFET and thus special care isrequired when\ndesigning thehotswap circuit tokeep theMOSFET within itsSOA (Safe Operating Area). Detailed design\nexamples areprovided inthefollowing sections. Solving alloftheequations byhand iscumbersome and can\nresult inerrors. Instead, TIrecommends using theLM5069 Design Calculator provided ontheproduct page.\n9.2 Typical Application\n9.2.1 48-V, 10-A HotSwap Design\nThis section describes thedesign procedure fora48-V, 10-A hotswap design.\nFigure 27.Typical Application Schematic\n9.2.1.1 Design Requirements\nTable 1summarizes thedesign parameters that must beknown before designing ahotswap circuit. When\ncharging theoutput capacitor through thehotswap MOSFET, theFET’stotal energy dissipation equals thetotal\nenergy stored intheoutput capacitor (½CV2).Thus, both theinput voltage andoutput capacitance determine the\nstress experienced bytheMOSFET. The maximum load current drives thecurrent limit and sense resistor\nselection. Inaddition, themaximum load current, maximum ambient temperature, andthethermal properties of\nCL,MIN\nSNS\nLIMV 48.5mVR 0.00485I 10A   :\nVIN\nGNDPGDOUTQ1\nGNDLM5069VSYS\nCL RLRS\nCopyright © 2016, Texas Instruments Incorporated\n18LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTypical Application (continued)\nthePCB (RθCA)drive theselection oftheMOSFET RDSON andthenumber ofMOSFETs used. RθCAisastrong\nfunction ofthelayout and theamount ofcopper that isconnected tothedrain oftheMOSFET. Note that the\ndrain isnotelectrically connected totheground plane and thus theground plane cannot beused tohelp with\nheat dissipation. Forthisdesign example RθCA=30°C/W isused, which issimilar totheLM5069 EVM. It’sa\ngood practice tomeasure theRθCAofagiven design after thephysical PCBs areavailable.\nFinally, it’simportant tounderstand what test conditions thehotswap must pass. Ingeneral, ahotswap is\ndesigned topass both aHot-Short andaStart intoaShort .Also, TIrecommends keeping theload OFF until the\nhotswap isfully powered up.Starting theload early causes unnecessary stress ontheMOSFET andcould lead\ntoMOSFET failures orafailure tostart-up.\nFigure 28.NoLoad Current During Turnon\nTable 1.Design Parameters\nPARAMETER VALUE\nInput voltage range 18to30V\nMaximum load current 10A\nLower UVLO threshold 17V\nUpper UVLO threshold 18V\nLower OVLO threshold 30V\nUpper OVLO threshold 31V\nMaximum output capacitance ofthehotswap 330µF\nMaximum ambient temperature 55°C\nMOSFET RθCA(function oflayout) 30°C/W\nPass Hot-short onoutput? Yes\nPass aStart intoshort ? Yes\nIstheload offuntil PGasserted? Yes\nCan ahotboard beplugged back in? No\n9.2.1.2 Detailed Design Procedure\n9.2.1.2.1 Select RSNSandCLsetting\nThe LM5069 monitors thecurrent intheexternal MOSFET (Q1) bymeasuring thevoltage across thesense\nresistor (RS), connected from VIN toSENSE. When thevoltage difference across theVIN and SENSE pins\n(VCL) isgreater than 55mV(typical), theLM5069 begins modulating theMOSFET gate. Size RSNSformaximum\norminimum VCLforapplications that require ensured shutoff orensured conduction. RSNSissized toexhibit\nminimum VCLacross RSNSatmaximum load current inEquation 1.\n(1)\n\x0b \x0c2\nC,MAX A,MAX CA DSON,MAX J LOAD,MAXT T R I R TT  \x0e u u\nSNS 1\nSNS,EFF\n1 2 R R \nRR R u\n \x0e\n1 SNS,CLC\n2 SNS SNS,CLCR R 4.8\xa0m24R R R 5m 4.8\xa0m:   \x10 : \x10 :\nRSNS\nR1R2\nVIN SENSE\n19LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedTypically sense resistors areonly available indiscrete value. Wechoose thenext smallest discrete value, 4mΩ.\nIfaprecise current limit isdesired, asense resistor along with aresistor divider can beused asshown in\nFigure 29.\nFigure 29.SENSE Resistor Divider\nIfusing aresistor divider, then thenext larger available sense resistor must bechosen (5mΩinthisexample).\nTheratio ofR1andR2canthen becalculated with Equation 2.\n(2)\nNote thattheSENSE pinpulls 23µAofcurrent, which creates anoffset across R2.TIrecommends keeping R2\nbelow 10Ωtoreduce theoffset thatthisintroduces. Inaddition, the1%resistors addtothecurrent monitoring\nerror. Finally, iftheresistor divider approach isused, compute theeffective sense resistance (RSNS, EFF)using\nEquation 3andusethatinallequations instead ofRSNS.\n(3)\nNote thatformany applications, aprecise current limit may notberequired. Inthatcase, it’ssimpler topick the\nnext smaller available sense resistor.\n9.2.1.2.2 Selecting theHotSwap FET(s)\nItiscritical toselect thecorrect MOSFET forahotswap design. The device must meet thefollowing\nrequirements:\n•The VDSrating must besufficient tohandle themaximum system voltage along with anyringing caused by\ntransients.\n•TheSOA oftheFET must besufficient tohandle allusage cases: start-up, hot-short, start intoshort.\n•RDSON must besufficiently lowtomaintain thejunction and case temperature below themaximum rating of\ntheFET. Infact, TIrecommends keeping thesteady state FET temperature below 125°Ctoallow margin to\nhandle transients.\n•Maximum continuous current rating must beabove themaximum load current and thepulsed drain current\nmust begreater than thecurrent threshold ofthecircuit breaker. Most MOSFETs that pass thefirstthree\nrequirements also pass these two.\nForthisdesign theSUM40N15-38 was selected. After selecting theMOSFET, themaximum steady state case\ntemperature canbecomputed asEquation 4.\n(4)\nOUT IN,MAX\nstart,max\nLIMC V \ntIu\n \n5\nPWR30VR 1.30\xa0 10 4m 37.5W 1.18mV 14.9k4m§ ·  u u : \x10 u  : ¨ ¸ : © ¹ \nDS 5\nSPWR SNS LIM\nNSV\nR 1.30 10 R (P 1.18mV )R \x10 u u u\nSNS,MIN IN,MAX\nLIM,MIN\nSNSV V 5mV 30 VP 37.5 WR 4mu u   :\nLIM SNS\nSNS\nDSP R \nVVu\n \n\x0b \x0c2\nLOAD,MAX\nC,MAX A,MAX CA DSON JI\nT T R R T#\xa0of \xa0 MOSFETsT§ · \n¨ ¸  \x0e u u¨ ¸ © ¹ \n\x0b \x0c \x0b \x0c2\nC,MAXCT 55 C 30 10A 1.2 2.4m 63.64 CW q \x0e q u u u :  q\n20LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedNote thattheRDSON isastrong function ofjunction temperature, which formost MOSFETs isclose tothecase\ntemperature. Afewiterations oftheabove equations may benecessary toconverge onthefinal RDSON and\nTC,MAX value. According totheCSD19536KTT datasheet, itsRDSON isapproximately 1.2×at65°C.Equation 5\nuses thisRDSON value tocompute theTC,MAX .\n(5)\nThis maximum steady state case temperature does notindicate that asecond MOSFET may berequired to\nreduce anddistribute power dissipation during normal operation.\nAsanaside, when using parallel MOSFETs, themaximum steady state case temperature canbecomputed in\nEquation 6.\n(6)\nIterate until thecomputed TC,MAX isusing two parallel MOSFETs isless than tothejunction temperature\nassumed forRDSON.Then, nofurther iterations arenecessary.\n9.2.1.2.3 Select Power Limit\nIngeneral, alower-power limit setting ispreferred toreduce thestress ontheMOSFET. However, when the\nLM5069 issettoavery lowpower limit setting, ithastoregulate theFET current andhence thevoltage across\nthesense resistor (VSNS)toavery lowvalue. VSNScanbecomputed asshown inEquation 7.\n(7)\nToavoid significant degradation ofthepower limiting accuracy, aVSNSofless than 5mVisnotrecommended.\nBased onthisrequirement theminimum allowed power limit canbecomputed inEquation 8.\n(8)\nToavoid significant degradation ofthepower limiting accuracy aVSNS ofless than 5mVisnotrecommended.\nBased onthisrequirement, theminimum allowed power limit canbecomputed with Equation 9.\n(9)\nNote thattheminimum RPWRwould occur when VDS=VIN,MAX .Wecanthen compute theminimum RPWRwith\nEquation 10.\n(10)\nToobtain thesmallest accurate power limit, thenext largest available resistor must beselected. Inthiscase a\n15.8-kΩresistor was chosen, which sets a39.23-W power limit.\n9.2.1.2.4 SetFault Timer\nThe fault timer runs when thehotswap isinpower limit orcurrent limit, which isthecase during start-up. Thus\nthetimer hastobesized large enough toprevent atime-out during start-up. Ifthepartstarts directly intocurrent\nlimit (ILIM×VDS<PLIM)themaximum start time canbecomputed with Equation 11.\n(11)\n175 C 63.6 C10.17 A 7.55\xa0A175 C 25 Cq \x10 q u  q \x10 q\n\x0b \x0c \x0b \x0cJ,ABSMAX C,MAX\nSOA C,MAX SOA\nJ,ABSMAXT T \nI 7.06\xa0 ms,\xa0 T I 7.06\xa0 ms,25 CT 25 C\x10\n q u\x10 q \n\x0b \x0c \x0b \x0c \x0b \x0c0.346 0.346\nSOAI 7.06\xa0 ms 20A 1\xa0 ms 7.06\xa0 ms 10.17A\x10 u u  \n\x0b \x0c\n\x0b \x0c\x0b \x0c0.346 SOA 1\nm 0.346\n1I t 20 Aa 20 A 1\xa0ms\nt 1ms\x10   u\n\x0b \x0c\n\x0b \x0cSOA 1\nSOA 2\n1\n2I t 20 Aln lnI t 9 A m 0.346\n1ms tln ln10ms t§ · \n¨ ¸ © ¹    \x10\n§ · § ·\n¨ ¸ ¨ ¸¨ ¸ © ¹ © ¹ \n\x0b \x0cm\nSOAI t a t u \nTIMER timer,typ\nflt\ntimer,typC v 150nF 4 Vt 7.06\xa0msi 85 Au u   P\nflt timer(typ)\nTIMER\ntimer(typ)t ×i 3.85ms×85μAC = ×1.5= ×1.5=123nFv 4V\n22OUT IN,MAX LIM\nstart 2 2LIMLIMV C P 330 F (30V) 39.23Wt 3.85ms2 P 2 39.23W (10A) Iª º ª º P« »  u \x0e  u \x0e  « » « » « » ¬ ¼ ¬ ¼ \n21LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedFormost designs (including thisexample), ILIM×VDS>PLIM,sothehotswap starts inpower limit andtransition\nintocurrent limit. Inthatcase, theestimated start time canbecomputed with Equation 12.\n(12)\nNote thattheabove start-time assumes constant, typical current limit andpower limit values. The actual startup\ntime isslightly longer, asthepower limit isafunction ofVds anddecreases astheoutput voltage increases. To\nensure thatthetimer never times outduring start-up, TIrecommends setting theminimum fault time (tflt)tobe\ngreater than thestart time (tstart)byadding anadditional margin of50% ofthefault time. This accounts forthe\nvariation inpower limit, timer current, andtimer capacitance. Thus CTIMER canbecomputed with Equation 13.\n(13)\nThe next largest available CTIMER ischosen as150nf.Once theCTIMER ischosen theactual programmed fault\ntime canbecomputed with Equation 14.\n(14)\nThis isthetypical time thattheLM5069 shuts offtheCSD19536KTT MOSFET.\n9.2.1.2.5 Check MOSFET SOA\nOnce thepower limit andfault timer arechosen, it’scritical tocheck thattheFET stays within itsSOA during all\ntestconditions. During aHot-Short ,thecircuit breaker trips and theLM5069 restarts intopower limit until the\ntimer runs out. Intheworst case, theMOSFET ’sVDSequals VIN,MAX ,IDSequals PLIM/VIN,MAX and thestress\nevent lasts fortflt.Forthisdesign example, theMOSFET has30V,1.25 Aacross itfor7.06 ms.\nBased ontheSOA oftheCSD19536KTT, itcanhandle 30V,9Afor10msand itcanhandle 30V,20Afor\n1ms.The SOA for7.06 mscanbeextrapolated byapproximating SOA versus time asapower function as\nshown Equation 15through Equation 18.\n(15)\n(16)\n(17)\n(18)\nNote thattheSOA ofaMOSFET isspecified atacase temperature of25°C,while thecase temperature canbe\nmuch hotter during ahot-short. TheSOA must bederated based onTC,MAX using Equation 19.\n(19)\n(20)\nR3 =2.5V x 190.5 k : x 32V\n60V x (32V - 2.5V)= 8.61 k:\nR1 =36V ± 32V\n21 PA=4V\n21 PA= 190.5 k:\nVOVL = [(R1 + R2) x ((2.5V) - 21 PA)] + 2.5V\nR3\nR2 =2.5V x R1\nVUVL - 2.5V- R3\nR3 =2.5V x R1 x V UVL\nVOVH x (V UVL - 2.5V)\nR1 =VUVH - V UVL\n21 PA=VUV(HYS)\n21 PA\nVIN\nUVLO\nOVLO\nGNDR1\nR2\nR3TIMER AND GATE \nLOGIC CONTROLLM506921PA\n21PA2. 50V2. 50VVSYS\nCopyright © 2016, Texas Instruments Incorporated\n22LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedBased onthiscalculation theMOSFET canhandle 7.55 A,30Vfor7.06 msatelevated case temperature, andis\nrequired tohandle 1.25 Aduring ahot-short. This means theMOSFET isnotatriskofgetting damaged during a\nhot-short. Ingeneral, TIrecommends fortheMOSFET tobeable tohandle aminimum of1.3×more power than\nwhat isrequired during ahot-short toprovide margin tocover thevariance ofthepower limit andfault time.\n9.2.1.2.6 SetUndervoltage andOvervoltage Threshold\nByprogramming theUVLO and OVLO thresholds theLM5069 enables theseries pass device (Q1) when the\ninput supply voltage (VSYS)iswithin thedesired operational range. IfVSYSisbelow theUVLO threshold, orabove\ntheOVLO threshold, Q1isswitched off,denying power totheload. Hysteresis isprovided foreach threshold.\n9.2.1.2.6.1 Option A\nTheconfiguration shown inFigure 30requires three resistors (R1-R3) tosetthethresholds.\nFigure 30.UVLO andOVLO Thresholds SetByR1-R3\nTheprocedure tocalculate theresistor values isasfollows:\n1.Choose theupper UVLO threshold (VUVH),andthelower UVLO threshold (VUVL).\n2.Choose theupper OVLO threshold (VOVH).\n3.The lower OVLO threshold (VOVL)cannot bechosen inadvance inthiscase, butisdetermined after the\nvalues forR1-R3 aredetermined. IfVOVLmust beaccurately defined inaddition totheother three thresholds,\nseeOption Bbelow.\nTheresistors arecalculated with Equation 21,Equation 22,andEquation 23.\n(21)\n(22)\n(23)\nThelower OVLO threshold iscalculated from Equation 24.\n(24)\nAsanexample, assume theapplication requires thefollowing thresholds: VUVH=36V,VUVL=32V,VOVH=60V.\n(25)\n(26)\nR4 =(VOVH - 2.5V)2.5V x R3\nR3 =VOVH - V OVL\n21 PA=VOV(HYS)\n21 PA\nR2 =(VUVL - 2.5V)2.5V x R1\nR1 =VUVH - V UVL\n21 PA=VUV(HYS)\n21 PA\nVIN\nUVLO\nOVLO\nGNDR3R2R1\nTIMER AND GATE \nLOGIC CONTROLLM506921PA\n21PA2.5V2.5VVSYS\nR4\nCopyright © 2016, Texas Instruments Incorporated\nVOVL = [(R1 + R2) x (2.5V) - 21 PA)] + 2.5V\nR3\nVOVH =2.5V x (R1 + R2 + R3)\nR3\nVUVL =2.5V x (R1 + R2 + R3)\nR2 + R3\nVUVH = 2.5V + [R1 x (21 PA +(R2 + R3)2.5V)]\nR2 =2.5V x 190.5 k :\n(32V - 2.5V)- 8.61 k: = 7.53 k:\n23LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated(27)\nThe lower OVLO threshold calculates to55.8 V,and theOVLO hysteresis is4.2V.Note that theOVLO\nhysteresis isalways slightly greater than theUVLO hysteresis inthisconfiguration. When theR1-R3 resistor\nvalues areknown, thethreshold voltages andhysteresis arecalculated from Equation 28through Equation 33.\n(28)\n(29)\nVUV(HYS) =R1×21µA (30)\n(31)\n(32)\nVOV(HYS) =(R1+R2)×21µA (33)\n9.2.1.2.6.2 Option B\nIfallfourthresholds must beaccurately defined, theconfiguration inFigure 31canbeused.\nFigure 31.Programming theFour Thresholds\nThefourresistor values arecalculated asfollows:\n1.Choose theupper UVLO threshold (VUVH)and lower UVLO threshold (VUVL)with Equation 34and\nEquation 35.\n(34)\n(35)\n2.Choose theupper OVLO threshold (VOVH)and lower OVLO threshold (VOVL)with Equation 36and\nEquation 37.\n(36)\n(37)\nAsanexample, assume theapplication requires thefollowing thresholds: VUVH=22V,VUVL=17V,VOVH=60V,\nandVOVL=58V.Therefore VUV(HYS) =5V,andVOV(HYS) =2V.Theresistor values are:\n•R1=238kΩ,R2=41kΩ\n•R3=95.2 kΩ,R4=4.14 kΩ\n\x0b \x0c \x0b \x0cOVH2.5V R3 2.5\xa0 V 47.62kR4 4.18k31\xa0 V 2.5\xa0 V V 2.5\xa0 Vu u    \x10 \x10\nOVH OVLV V 31\xa0V 30VR3 47.62k21µA 21µA\x10 \x10   \n\x0b \x0c \x0b \x0cUVL2.5\xa0V R1 2.5\xa0 V 47.62kR2 8.21k17V 2.5V V 2.5\xa0Vu u    \x10 \x10\nUVH UVLV V 18\xa0 V 17\xa0 VR1 47.62k21µA 21µA\x10 \x10   \nVIN\nUVLO\nOVLO\nGNDTIMER AND GATE \nLOGIC CONTROLLM506921PA\n21PA2.5V2.5VVSYS\n100k\nR3\nR4ControlRestart Shutdown/\nCopyright © 2016, Texas Instruments Incorporated\nVOVL = 2.5V + [R3 x (2.5V - 21 PA)]\nR4\nVOVH =2.5V x (R3 + R4)\nR4\nVUVL =2.5V x (R1 + R2)\nR2\nVUVH = 2.5V + [R1 x (2.5V + 21 PA)]\nR2\n24LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedWhere theR1-R4 resistor values are known, thethreshold voltages and hysteresis are calculated from\nEquation 38toEquation 43.\n(38)\n(39)\nVUV(HYS) =R1x21µA (40)\n(41)\n(42)\nVOV(HYS) =R3x21µA (43)\n9.2.1.2.6.3 Option C\nTheminimum UVLO level isobtained byconnecting theUVLO pintoVINasshown inFigure 32.Q1isswitched\nonwhen theVIN voltage reaches thePOR ENthreshold (≊8.4V).Anexternal transistor can beconnected to\nUVLO toprovide remote shutdown control, and torestart theLM5069-1 after afault detection. The OVLO\nthresholds aresetusing R3,R4.Their values arecalculated using theprocedure inOption B.\nFigure 32.UVLO =POR ENWith Shutdown/Restart Control\n9.2.1.2.6.4 Option D\nThe OVLO function canbedisabled bygrounding theOVLO pin.The UVLO thresholds aresetasdescribed in\nOption BorOption C.\nForthisdesign example, option Bisused and thefollowing values aretargeted: VUVH=10V,VUVL=9V,\nVOVH=15V,VOVL=14V.R1,R2,R3,andR4arecomputed using Equation 44through Equation 47.\n(44)\n(45)\n(46)\n(47)\nNearest available 1%resistors must bechosen. Set R1=47.5 kΩ,R2=8.25 kΩ,R3=47.5 kΩ,and\nR4=4.22 kΩ.\n25LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated9.2.1.2.7 Input andOutput Protection\nProper operation oftheLM5069 hotswap circuit requires avoltage clamping element present onthesupply side\noftheconnector intowhich thehotswap circuit isplugged in.ATVS isideal, asdepicted inFigure 27.TheTVS\nisnecessary toabsorb thevoltage transient generated whenever thehotswap circuit shuts offtheload current.\nThis effect isthemost severe during ahot-short when alarge current issuddenly interrupted when theFET\nshuts off.TheTVS must bechosen tohave minimal leakage current atVIN,MAX andtoclamp thevoltage tounder\n30Vduring hot-short events. Formany high-power applications intended toclamp at30V,SMBJ30A-13-F isa\ngood choice.\n9.2.1.2.8 Final Schematic andComponent Values\nFigure 27shows theschematic used toimplement therequirements described intheprevious section. In\naddition, Table 2below provides thefinal component values thatwere used tomeet thedesign requirements for\na12-V, 40-A hotswap design. TheApplication Curves arebased onthese component values.\nTable 2.Component Values\nCOMPONENT VALUE\nRsns 4mΩ\nR1 47.5 kΩ\nR2 8.25 kΩ\nR3 47.5 kΩ\nR4 4.22 kΩ\nRPWR 15.8 kΩ\nQ1 CSD19536KTT\nZ1 SMBJ30A-13-F\nD1 MBR3100\nCTIMER 150nF\nCOUT 330µF\n9.2.1.3 Application Curves\nFigure 33.Start-Up Figure 34.Start-Up (Zoomed In)\n26LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 35.Start-Up intoShort Circuit Figure 36.Undervoltage\nFigure 37.Overvoltage Figure 38.Gradual Overcurrent\nFigure 39.Load Step Figure 40.Hot-Short onOutput\n27LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 41.Hot-Short (Zoomed In) Figure 42.Auto-Retry\n10Power Supply Recommendations\nIngeneral, theLM5069 behavior ismore reliable ifitissupplied from avery regulated power supply. However,\nhigh-frequency transients onabackplane arenotuncommon duetoadjacent card insertions orfaults. Ifthisis\nexpected intheendsystem, TIrecommends placing a1-µFceramic capacitor toground close tothedrain ofthe\nhotswap MOSFET. This reduces thecommon mode voltage seen byVINandSENSE. Additional filtering may\nbenecessary toavoid nuisance trips.\nVINSense\nTrace \nInductance\n28LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n11.1.1 PCBoard Guidelines\nThefollowing guidelines must befollowed when designing thePCboard fortheLM5069:\n•Place theLM5069 close totheboard ’sinput connector tominimize trace inductance from theconnector tothe\nFET.\n•Note thatspecial care must betaken when placing thebypass capacitor fortheVINpin.During hotshorts,\nthere isavery large dV/dt oninput voltage after theMOSFET turns off.Ifthebypass capacitor isplaced right\nnext tothepinandthetrace from Rsns tothepinislong, anLCfilter isformed. Asaresult, alarge differential\nvoltage can develop between VIN and SENSE. Toavoid this, place thebypass capacitor close toRsns\ninstead oftheVINpin.\nFigure 43.Layout Trace Inductance\n•Thesense resistor (RS)must beclose totheLM5069, andconnected toitusing theKelvin techniques shown\ninFigure 46.\n•The high current path from theboard ’sinput totheload (viaQ1), andthereturn path, must beparallel and\nclose toeach other tominimize loop inductance.\n•The ground connection forthevarious components around theLM5069 must beconnected directly toeach\nother, andtotheLM5069 ’sGND pin,andthen connected tothesystem ground atonepoint. Donotconnect\nthevarious component grounds toeach other through thehigh current ground line.\n•Provide adequate heat sinking fortheseries pass device (Q1) tohelp reduce stresses during turnon and\nturnoff.\n•The board ’sedge connector canbedesigned toshut offtheLM5069 astheboard isremoved, before the\nsupply voltage isdisconnected from theLM5069. InFigure 45thevoltage attheUVLO pingoes toground\nbefore VSYSisremoved from theLM5069 duetotheshorter edge connector pin.When theboard isinserted\nintotheedge connector, thesystem voltage isapplied totheLM5069 ’sVINpinbefore theUVLO voltage is\ntaken high.\n11.1.2 System Considerations\nA)Continued proper operation oftheLM5069 hotswap circuit requires capacitance bepresent onthesupply\nside oftheconnector intowhich thehotswap circuit isplugged in,asdepicted inFigure 44.Thecapacitor inthe\nLive Backplane section isnecessary toabsorb thetransient generated whenever thehotswap circuit shuts off\ntheload current. Ifthecapacitance isnotpresent, inductance inthesupply lines generate avoltage transient at\nshut-off which canexceed theabsolute maximum rating oftheLM5069, resulting initsdestruction.\nB)Iftheload powered viatheLM5069 hotswap circuit hasinductive characteristics, adiode isrequired across\ntheLM5069 ’soutput. The diode provides arecirculating path fortheload’scurrent when theLM5069 shuts off\nthatcurrent. Adding thediode prevents possible damage totheLM5069 astheOUT pinistaken below ground\nbytheinductive load atshutoff. See Figure 44.\nQ1\nSENSE\nVIN\nUVLO\nOVLO\nGNDGATE\nOUT\nPGD\nPWR\nTIMERR1\nR2\nR3To\nLoad\nLM5069RS\nCARD EDGE \nCONNECTORPLUG-IN CARDVSYSGND\nCopyright © 2016, Texas Instruments Incorporated\nLM5069VIN\nGND\nGNDLIVE\nBACKPLANE\nOUTQ1\nPLUG-IN BOARDRS VSYS VOUT\n+48V\nCL\nInductive\nLoad\nCopyright © 2016, Texas Instruments Incorporated\n29LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 44.Output Diode Required forInductive Loads\n11.2 Layout Example\nFigure 45.Recommended Board Connector Design\nHot SwapR R\nC\nC CRsns\nOutput CapsSourceR\nR\nIC GND\nHigh Current GND\nSENSE \nRESISTOR\nRSFROM \nSYSTEM \nINPUT \nVOLTAGETO MOSFET \' S \nDRAINHIGH CURRENT PATH\nVIN\n3\n4\n5SENSE\n9\n8\n7\n6LM506910\nCopyright © 2016, Texas Instruments Incorporated\n30LM5069\nSNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020 www.ti.com\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments IncorporatedLayout Example (continued)\nFigure 46.Sense Resistor Connections\nFigure 47.LM5069 Quiet ICGround Layout\n31LM5069\nwww.ti.com SNVS452G –SEPTEMBER 2006 –REVISED JAUNUARY 2020\nProduct Folder Links: LM5069Submit Documentation Feedback Copyright ©2006 –2020, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Development Support\nFortheLM5069 Design Calculator, gotoTools &Software intheProduct Folder onti.com .\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Absolute Maximum Ratings forSoldering (SNOA549)\n•Robust HotSwap Design (SLVA673)\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM5069MM-1/NOPB ACTIVE VSSOP DGS 101000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SNAB\nLM5069MM-2 NRND VSSOP DGS 101000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 SNBB\nLM5069MM-2/NOPB ACTIVE VSSOP DGS 101000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SNBB\nLM5069MMX-1/NOPB ACTIVE VSSOP DGS 103500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SNAB\nLM5069MMX-2/NOPB ACTIVE VSSOP DGS 103500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SNBB\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM5069MM-1/NOPB VSSOP DGS 101000 178.0 12.4 5.33.41.48.012.0 Q1\nLM5069MM-2 VSSOP DGS 101000 178.0 12.4 5.33.41.48.012.0 Q1\nLM5069MM-2/NOPB VSSOP DGS 101000 178.0 12.4 5.33.41.48.012.0 Q1\nLM5069MMX-1/NOPB VSSOP DGS 103500 330.0 12.4 5.33.41.48.012.0 Q1\nLM5069MMX-2/NOPB VSSOP DGS 103500 330.0 12.4 5.33.41.48.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 21-Oct-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM5069MM-1/NOPB VSSOP DGS 101000 208.0 191.0 35.0\nLM5069MM-2 VSSOP DGS 101000 208.0 191.0 35.0\nLM5069MM-2/NOPB VSSOP DGS 101000 208.0 191.0 35.0\nLM5069MMX-1/NOPB VSSOP DGS 103500 367.0 367.0 35.0\nLM5069MMX-2/NOPB VSSOP DGS 103500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 21-Oct-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICA\nTION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety\n, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for\n, and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale  or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM5069MM-2/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 9V to 80V (Transient capability up to 100V)
  
- **Current Ratings:**
  - Adjustable current limit threshold: 55mV across the sense resistor (RS)
  
- **Power Consumption:**
  - Input current (enabled): 1.3 mA to 1.6 mA
  - Input current (disabled): 480 µA to 650 µA
  
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  
- **Package Type:**
  - 10-Pin VSSOP (DGS)
  
- **Special Features:**
  - In-rush current limiting for safe board insertion into live power sources
  - Programmable maximum power dissipation in the external pass device
  - Adjustable undervoltage lockout (UVLO) and overvoltage lockout (OVLO)
  - Circuit breaker function for severe overcurrent events
  - Active high open drain POWER GOOD output
  - Available in latched fault (LM5069-1) and automatic restart (LM5069-2) versions
  
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LM5069** is a positive high-voltage hot-swap and in-rush current controller designed to manage the power supply connections during the insertion and removal of circuit cards from a live system backplane or other hot power sources. It provides intelligent control to limit in-rush current, thereby minimizing voltage sag and transients on the power supply. The device features programmable current limits and power dissipation thresholds to ensure safe operation within the Safe Operating Area (SOA) of the external N-channel MOSFET used in the application.

#### Typical Applications:
- **Server Backplane Systems:** The LM5069 is commonly used in server backplanes to manage the insertion of circuit cards without causing disruptions to the power supply.
- **Base Station Power Distribution Systems:** It helps in distributing power safely to various components in base stations.
- **Solid State Circuit Breakers:** The device can function as a solid-state circuit breaker, providing protection against overcurrent conditions.
- **Industrial Systems:** It is suitable for 24V and 48V industrial systems where hot-swapping of components is required.

This component is essential for applications requiring reliable power management and protection during live insertion and removal of circuit cards, ensuring system stability and safety.