#!/usr/bin/env bash
#**********************************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# Script generated by Vivado on Sat Jul 27 11:30:36 CST 2024
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : kr260_tsn_rs485pmod.sh
# Simulator    : Synopsys Verilog Compiler Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : kr260_tsn_rs485pmod.sh
#                kr260_tsn_rs485pmod.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                kr260_tsn_rs485pmod.sh [-reset_run]
#                kr260_tsn_rs485pmod.sh [-reset_log]
#                kr260_tsn_rs485pmod.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the AMD simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'kr260_tsn_rs485pmod.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set vhdlan compile options
vhdlan_opts="-full64 -l .tmp_log"

# set vlogan compile options
vlogan_opts="-full64 -l .tmp_log"

# set vcs elaboration options
vcs_elab_opts="-full64 -debug_acc+pp+dmptf -t ps -licqueue -l elaborate.log"

# set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# set design libraries
design_libs=(xilinx_vip xpm axi_infrastructure_v1_1_0 axi_vip_v1_1_15 zynq_ultra_ps_e_vip_v1_0_15 xil_defaultlib axi_lite_ipif_v3_0_4 axi_intc_v4_1_18 lib_pkg_v1_0_3 fifo_generator_v13_2_9 lib_fifo_v1_0_18 lib_srl_fifo_v1_0_3 lib_cdc_v1_0_2 axi_datamover_v5_1_31 axi_msg_v1_0_10 axi_mcdma_v1_1_10 xlconstant_v1_1_8 proc_sys_reset_v5_0_14 smartconnect_v1_0 axi_register_slice_v2_1_29 axis_infrastructure_v1_1_1 axis_register_slice_v1_1_29 axis_switch_v1_1_29 xlconcat_v2_1_5 tsn_endpoint_ethernet_mac_block_v1_0_14 xbip_utils_v3_0_11 xbip_pipe_v3_0_7 xbip_bram18k_v3_0_7 mult_gen_v12_0_19 tsn_temac_v1_0_9 fifo_generator_v13_1_5 blk_mem_gen_v8_4_7 lib_bmg_v1_0_16 switch_core_top_v1_0_14 xlslice_v1_0_3 generic_baseblocks_v2_1_1 axi_data_fifo_v2_1_28 axi_crossbar_v2_1_30 util_vector_logic_v2_0_3 ta_dma_v1_0_13 axi_utils_v2_0_7 xbip_dsp48_wrapper_v3_0_5 xbip_dsp48_addsub_v3_0_7 xbip_dsp48_multadd_v3_0_7 floating_point_v7_1_16 system_cache_v5_0_10 axi_uartlite_v2_0_33 axi_protocol_converter_v2_1_29 axi_clock_converter_v2_1_28)

# simulation root library directory
sim_lib_dir="vcs_lib"

# script info
echo -e "kr260_tsn_rs485pmod.sh - Script generated by export_simulation (Vivado v2023.2 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./kr260_tsn_rs485pmod.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee compile.log; cat .tmp_log > vlogan.log 2>/dev/null

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xpm $vhdlan_opts \
  "/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > vhdlan.log 2>/dev/null

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_vip_v1_1_15 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work zynq_ultra_ps_e_vip_v1_0_15 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_PS_0_0/sim/kr260_tsn_rs485pmod_PS_0_0_vip_wrapper.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_lite_ipif_v3_0_4 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_intc_v4_1_18 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d764/hdl/axi_intc_v4_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_intc_0_0/sim/kr260_tsn_rs485pmod_axi_intc_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_pkg_v1_0_3 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/56d9/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_9 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work fifo_generator_v13_2_9 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_2_9 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_fifo_v1_0_18 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_srl_fifo_v1_0_3 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_datamover_v5_1_31 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_msg_v1_0_10 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/926c/hdl/axi_msg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work axi_mcdma_v1_1_10 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/60e1/hdl/axi_mcdma_v1_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_mcdma_0_0/sim/kr260_tsn_rs485pmod_axi_mcdma_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/sim/bd_8fb7.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlconstant_v1_1_8 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_0/sim/bd_8fb7_one_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work proc_sys_reset_v5_0_14 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_1/sim/bd_8fb7_psr_aclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/bd53/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_2/sim/bd_8fb7_arsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_3/sim/bd_8fb7_rsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_4/sim/bd_8fb7_awsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_5/sim/bd_8fb7_wsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_6/sim/bd_8fb7_bsw_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c6b2/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_7/sim/bd_8fb7_s00mmu_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/abb8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_8/sim/bd_8fb7_s00tr_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/7827/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_9/sim/bd_8fb7_s00sic_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/79ce/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_10/sim/bd_8fb7_s00a2s_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_11/sim/bd_8fb7_sarn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_12/sim/bd_8fb7_srn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_13/sim/bd_8fb7_sawn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_14/sim/bd_8fb7_swn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_15/sim/bd_8fb7_sbn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_16/sim/bd_8fb7_s01mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_17/sim/bd_8fb7_s01tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_18/sim/bd_8fb7_s01sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_19/sim/bd_8fb7_s01a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_20/sim/bd_8fb7_sarn_1.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_21/sim/bd_8fb7_srn_1.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_22/sim/bd_8fb7_s02mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_23/sim/bd_8fb7_s02tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_24/sim/bd_8fb7_s02sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_25/sim/bd_8fb7_s02a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_26/sim/bd_8fb7_sawn_1.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_27/sim/bd_8fb7_swn_1.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_28/sim/bd_8fb7_sbn_1.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_29/sim/bd_8fb7_s03mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_30/sim/bd_8fb7_s03tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_31/sim/bd_8fb7_s03sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_32/sim/bd_8fb7_s03a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_33/sim/bd_8fb7_sarn_2.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_34/sim/bd_8fb7_srn_2.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ebf7/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_35/sim/bd_8fb7_m00s2a_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_36/sim/bd_8fb7_m00arn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_37/sim/bd_8fb7_m00rn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_38/sim/bd_8fb7_m00awn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_39/sim/bd_8fb7_m00wn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_40/sim/bd_8fb7_m00bn_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_41/sim/bd_8fb7_m00e_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_register_slice_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/sim/kr260_tsn_rs485pmod_axi_smc_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_infrastructure_v1_1_1 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_register_slice_v1_1_29 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/af18/hdl/axis_register_slice_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axis_switch_v1_1_29 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5e5e/hdl/axis_switch_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axis_switch_0_0/sim/kr260_tsn_rs485pmod_axis_switch_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_clk_wiz_0_0/kr260_tsn_rs485pmod_clk_wiz_0_0_clk_wiz.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_clk_wiz_0_0/kr260_tsn_rs485pmod_clk_wiz_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlconcat_v2_1_5 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_interrupts_concat_0_0/sim/kr260_tsn_rs485pmod_interrupts_concat_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_interrupts_concat_1_0/sim/kr260_tsn_rs485pmod_interrupts_concat_1_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work tsn_endpoint_ethernet_mac_block_v1_0_14 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c3cb/hdl/tsn_endpoint_ethernet_mac_block_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work tsn_endpoint_ethernet_mac_block_v1_0_14 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c3cb/hdl/tsn_endpoint_ethernet_mac_block_v1_0_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_axilite_to_bus2ip_wrapper_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_top_address_decoder_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_axilite_if_decode_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_tsn_scheduler_addr_decode_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_guard_band_function_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_tsn_scheduler_guard_function_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_tsn_wrap_epswitch.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_switch_time_scheduler_wrap.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rxpri_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rxfifo_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rx_stream_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rx_streams_wrapper_epswitch.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/tx_gate_control/tsn_endpoint_ethernet_mac_v1_0_switch_pfc_gating.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/tx_gate_control/tsn_endpoint_ethernet_mac_v1_0_byte_count_tuser.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/bd_4503_tsn_endpoint_block_0_0_TSN_TOP_WRAPPER_EP_SWITCH.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/bd_4503_tsn_endpoint_block_0_0_tsn_endpoint_ethernet_mac_block_v1_0_14.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/sim/bd_4503_tsn_endpoint_block_0_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xbip_utils_v3_0_11 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xbip_pipe_v3_0_7 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xbip_bram18k_v3_0_7 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work mult_gen_v12_0_19 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work tsn_temac_v1_0_9 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ee4c/hdl/tsn_temac_v1_0_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work tsn_temac_v1_0_9 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ee4c/hdl/tsn_temac_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/bd_4503_tsn_temac_1_0_tsn_temac_v1_0_9.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/common/bd_4503_tsn_temac_1_0_block_reset_sync.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/common/bd_4503_tsn_temac_1_0_block_sync_block.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_clk_en_gen.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/physical/bd_4503_tsn_temac_1_0_rgmii_v2_0_if.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/statistics/bd_4503_tsn_temac_1_0_vector_decode.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_block.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/tsn_temac_v1_0_trimac_csl_in_core.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_support.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_support_resets.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/bd_4503_tsn_temac_2_0_tsn_temac_v1_0_9.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/common/bd_4503_tsn_temac_2_0_block_sync_block.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0_clk_en_gen.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/physical/bd_4503_tsn_temac_2_0_rgmii_v2_0_if.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/statistics/bd_4503_tsn_temac_2_0_vector_decode.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0_block.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work fifo_generator_v13_1_5 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work fifo_generator_v13_1_5 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/hdl/fifo_generator_v13_1_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work fifo_generator_v13_1_5 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/hdl/fifo_generator_v13_1_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work blk_mem_gen_v8_4_7 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work lib_bmg_v1_0_16 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5c9c/hdl/lib_bmg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work switch_core_top_v1_0_14 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/switch_core_top_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work switch_core_top_v1_0_14 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/switch_core_top_v1_0_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_3/sim/bd_4503_switch_core_top_0_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_4/sim/bd_4503_xlconcat_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_5/sim/bd_4503_xlconcat_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_6/sim/bd_4503_xlconcat_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_7/sim/bd_4503_xlconcat_3_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_8/sim/bd_4503_xlconcat_4_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_9/sim/bd_4503_xlconcat_5_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_10/sim/bd_4503_xlconcat_6_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_11/sim/bd_4503_xlconcat_7_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_12/sim/bd_4503_xlconcat_8_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_13/sim/bd_4503_xlconcat_9_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_14/sim/bd_4503_xlconcat_10_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_15/sim/bd_4503_xlconcat_11_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_16/sim/bd_4503_xlconcat_12_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_17/sim/bd_4503_xlconcat_13_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_18/sim/bd_4503_xlconcat_14_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_19/sim/bd_4503_xlconcat_15_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_20/sim/bd_4503_xlconcat_16_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_21/sim/bd_4503_xlconcat_17_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_22/sim/bd_4503_xlconcat_18_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_23/sim/bd_4503_xlconcat_19_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_24/sim/bd_4503_xlconcat_20_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_25/sim/bd_4503_xlconcat_22_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_26/sim/bd_4503_xlconcat_23_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_27/sim/bd_4503_xlconcat_24_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_28/sim/bd_4503_xlconcat_25_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_29/sim/bd_4503_xlconstant_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_30/sim/bd_4503_xlconstant_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_31/sim/bd_4503_xlconstant_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_32/sim/bd_4503_xlconstant_3_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_33/sim/bd_4503_xlconstant_4_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_34/sim/bd_4503_xlconstant_5_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_35/sim/bd_4503_xlconstant_6_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_36/sim/bd_4503_xlconstant_7_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_37/sim/bd_4503_xlconstant_8_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_38/sim/bd_4503_xlconstant_9_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_39/sim/bd_4503_xlconstant_10_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xlslice_v1_0_3 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_40/sim/bd_4503_xlslice_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_41/sim/bd_4503_xlslice_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_42/sim/bd_4503_xlslice_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_43/sim/bd_4503_xlslice_3_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_44/sim/bd_4503_xlslice_4_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_45/sim/bd_4503_xlslice_5_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_46/sim/bd_4503_xlslice_6_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_47/sim/bd_4503_xlslice_7_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_48/sim/bd_4503_xlslice_8_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_49/sim/bd_4503_xlslice_9_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_50/sim/bd_4503_xlslice_10_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_51/sim/bd_4503_xlslice_11_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_52/sim/bd_4503_xlslice_12_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_53/sim/bd_4503_xlslice_13_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_54/sim/bd_4503_xlslice_14_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_55/sim/bd_4503_xlslice_15_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_56/sim/bd_4503_xlslice_16_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_57/sim/bd_4503_xlslice_17_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_58/sim/bd_4503_xlslice_18_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_59/sim/bd_4503_xlslice_19_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_60/sim/bd_4503_xlslice_20_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_61/sim/bd_4503_xlslice_21_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_62/sim/bd_4503_xlslice_22_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_63/sim/bd_4503_xlslice_23_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_64/sim/bd_4503_xlslice_24_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_65/sim/bd_4503_xlslice_25_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_66/sim/bd_4503_xlslice_26_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/sim/bd_4503.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/sim/kr260_tsn_rs485pmod_my_tsn_ip_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_proc_sys_reset_0_0/sim/kr260_tsn_rs485pmod_proc_sys_reset_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work generic_baseblocks_v2_1_1 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_data_fifo_v2_1_28 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_crossbar_v2_1_30 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xbar_0/sim/kr260_tsn_rs485pmod_xbar_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0a9d/hdl/reg_interface_v1_0_S00_AXI.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0a9d/hdl/test_pmod_controller.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_test_pmod_controller_0_0/sim/kr260_tsn_rs485pmod_test_pmod_controller_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_100M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_100M_0.vhd" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_125M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_125M_0.vhd" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_200M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_200M_0.vhd" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_300M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_300M_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work util_vector_logic_v2_0_3 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_0/sim/kr260_tsn_rs485pmod_and_last_valid_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_0/sim/kr260_tsn_rs485pmod_and_ready_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_1/sim/kr260_tsn_rs485pmod_and_last_valid_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_1/sim/kr260_tsn_rs485pmod_and_ready_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_ta_dma_0_0/ip_0/sim/axi_datamover_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work ta_dma_v1_0_13 $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0c34/hdl/ta_dma_v1_0_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_ta_dma_0_0/sim/kr260_tsn_rs485pmod_ta_dma_0_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_2/sim/kr260_tsn_rs485pmod_and_last_valid_2.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_2/sim/kr260_tsn_rs485pmod_and_ready_2.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_3/sim/kr260_tsn_rs485pmod_and_last_valid_3.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_3/sim/kr260_tsn_rs485pmod_and_ready_3.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_2_0/sim/kr260_tsn_rs485pmod_xlconcat_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_7_0/sim/kr260_tsn_rs485pmod_xlconcat_7_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_tlast_0/sim/kr260_tsn_rs485pmod_xlconcat_tlast_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_tvld_0/sim/kr260_tsn_rs485pmod_xlconcat_tvld_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_0_0/sim/kr260_tsn_rs485pmod_xlconstant_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_1_0/sim/kr260_tsn_rs485pmod_xlconstant_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_2_0/sim/kr260_tsn_rs485pmod_xlconstant_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_4_0/sim/kr260_tsn_rs485pmod_xlconstant_4_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_1_0/sim/kr260_tsn_rs485pmod_xlslice_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_2_0/sim/kr260_tsn_rs485pmod_xlslice_2_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_3_0/sim/kr260_tsn_rs485pmod_xlslice_3_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_4_0/sim/kr260_tsn_rs485pmod_xlslice_4_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_5_0/sim/kr260_tsn_rs485pmod_xlslice_5_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_6_0/sim/kr260_tsn_rs485pmod_xlslice_6_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_7_0/sim/kr260_tsn_rs485pmod_xlslice_7_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_8_0/sim/kr260_tsn_rs485pmod_xlslice_8_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_9_0/sim/kr260_tsn_rs485pmod_xlslice_9_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_10_0/sim/kr260_tsn_rs485pmod_xlslice_10_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_11_0/sim/kr260_tsn_rs485pmod_xlslice_11_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_12_0/sim/kr260_tsn_rs485pmod_xlslice_12_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_13_0/sim/kr260_tsn_rs485pmod_xlslice_13_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_14_0/sim/kr260_tsn_rs485pmod_xlslice_14_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_15_0/sim/kr260_tsn_rs485pmod_xlslice_15_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_16_0/sim/kr260_tsn_rs485pmod_xlslice_16_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_trdy_0_0/sim/kr260_tsn_rs485pmod_xlslice_trdy_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_trdy_1_0/sim/kr260_tsn_rs485pmod_xlslice_trdy_1_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_ttc_0_0/sim/kr260_tsn_rs485pmod_xlslice_ttc_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_utils_v2_0_7 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xbip_dsp48_wrapper_v3_0_5 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xbip_dsp48_addsub_v3_0_7 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xbip_dsp48_multadd_v3_0_7 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work floating_point_v7_1_16 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0994/hdl/floating_point_v7_1_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work floating_point_v7_1_16 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0994/hdl/floating_point_v7_1_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_A_m_axi.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_B_m_axi.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_C_m_axi.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_control_s_axi.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_Cv_RAM_AUTO_1R1W.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_flow_control_loop_pipe_sequential_init.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hadd_16ns_16ns_16_2_full_dsp_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hmul_16ns_16ns_16_2_max_dsp_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hptosp_16ns_32_1_no_dsp_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mmatmul_block_q4_0_const_block_q8_0_const_s.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_8ns_8ns_16_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_8s_5s_13_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_62s_62s_62_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_63s_8ns_63_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_63s_63s_63_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_64s_64s_64_1_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sdiv_64ns_9ns_64_68_seq_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sdiv_64ns_64s_63_68_seq_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_VITIS_LOOP_95_2_VITIS_LOOP_97_3.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sitofp_32s_32_4_no_dsp_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sptohp_32ns_16_2_no_dsp_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_srem_64ns_64s_63_68_seq_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hptosp_16ns_32_1_no_dsp_1_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_sitofp_32s_32_4_no_dsp_1_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hmul_16ns_16ns_16_2_max_dsp_1_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_sptohp_32ns_16_2_no_dsp_1_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x_ip.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/sim/kr260_tsn_rs485pmod_sgemm_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work system_cache_v5_0_10 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e53d/hdl/system_cache_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_system_cache_0_0/sim/kr260_tsn_rs485pmod_system_cache_0_0.vhd" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_system_cache_0_1/sim/kr260_tsn_rs485pmod_system_cache_0_1.vhd" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_250M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_250M_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/sim/bd_2f9f.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_2f9f_one_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_2f9f_psr_aclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_2f9f_arsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_2f9f_rsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_2f9f_awsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_2f9f_wsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_2f9f_bsw_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_2f9f_s00mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_2f9f_s00tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_2f9f_s00sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_2f9f_s00a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_2f9f_sarn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_2f9f_srn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_2f9f_s01mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_2f9f_s01tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_2f9f_s01sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_2f9f_s01a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_2f9f_sawn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_2f9f_swn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_2f9f_sbn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_2f9f_m00s2a_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_2f9f_m00arn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_2f9f_m00rn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_2f9f_m00awn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_2f9f_m00wn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_2f9f_m00bn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_2f9f_m00e_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/sim/kr260_tsn_rs485pmod_smartconnect_0_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/sim/bd_ef5e.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_ef5e_one_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_ef5e_psr_aclk_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_ef5e_s00mmu_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_ef5e_s00tr_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_ef5e_s00sic_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_ef5e_s00a2s_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_ef5e_sarn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_ef5e_srn_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_ef5e_m00s2a_0.sv" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_ef5e_m00e_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/sim/kr260_tsn_rs485pmod_smartconnect_0_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vhdlan -work axi_uartlite_v2_0_33 $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/df48/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vhdlan -work xil_defaultlib $vhdlan_opts \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_uartlite_1_1/sim/kr260_tsn_rs485pmod_axi_uartlite_1_1.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vhdlan.log 2>/dev/null

  vlogan -work axi_protocol_converter_v2_1_29 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_pc_0/sim/kr260_tsn_rs485pmod_auto_pc_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work axi_clock_converter_v2_1_28 $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" +incdir+"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" +incdir+"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_cc_0/sim/kr260_tsn_rs485pmod_auto_cc_0.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_cc_1/sim/kr260_tsn_rs485pmod_auto_cc_1.v" \
  "../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/sim/kr260_tsn_rs485pmod.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null

  vlogan -work xil_defaultlib $vlogan_opts +v2k \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> vlogan.log 2>/dev/null
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.kr260_tsn_rs485pmod xil_defaultlib.glbl -o kr260_tsn_rs485pmod_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./kr260_tsn_rs485pmod_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($lib_map_path == "") ]]; then
    lib_map_path="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/vivado/kr260_tsn_rs485pmod/project/kr260_tsn_rs485pmod.cache/compile_simlib/vcs"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key kr260_tsn_rs485pmod_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log lib_sc.so 64 AN.DB csrc kr260_tsn_rs485pmod_simv.daidir vcs_lib c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(vlogan.log vhdlan.log compile.log elaborate.log simulate.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./kr260_tsn_rs485pmod.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: kr260_tsn_rs485pmod.sh [-help]\n\
Usage: kr260_tsn_rs485pmod.sh [-step]\n\
Usage: kr260_tsn_rs485pmod.sh [-lib_map_path]\n\
Usage: kr260_tsn_rs485pmod.sh [-reset_run]\n\
Usage: kr260_tsn_rs485pmod.sh [-reset_log]\n\
Usage: kr260_tsn_rs485pmod.sh [-keep_index]\n\
Usage: kr260_tsn_rs485pmod.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
