var annotated_dup =
[
    [ "acmp_format", "structacmp__format.html", "structacmp__format" ],
    [ "ACMP_INSTRUCTION", "union_a_c_m_p___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_c_m_p___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "acnt_format", "structacnt__format.html", "structacnt__format" ],
    [ "ACNT_INSTRUCTION", "union_a_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "adc_config_reg", "structadc__config__reg.html", "structadc__config__reg" ],
    [ "ADC_format", "struct_a_d_c__format.html", "struct_a_d_c__format" ],
    [ "ADC_INSTRUCTION", "union_a_d_c___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_d_c___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "adcBase", "structadc_base.html", "structadc_base" ],
    [ "adcData", "structadc_data.html", "structadc_data" ],
    [ "adcLUT", "structadc_l_u_t.html", "structadc_l_u_t" ],
    [ "adcLUTEntry", "structadc_l_u_t_entry.html", "structadc_l_u_t_entry" ],
    [ "ADCNST_format", "struct_a_d_c_n_s_t__format.html", "struct_a_d_c_n_s_t__format" ],
    [ "ADCNST_INSTRUCTION", "union_a_d_c_n_s_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_d_c_n_s_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "ADD_format", "struct_a_d_d__format.html", "struct_a_d_d__format" ],
    [ "ADD_INSTRUCTION", "union_a_d_d___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_d_d___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "ADM32_format", "struct_a_d_m32__format.html", "struct_a_d_m32__format" ],
    [ "ADM32_INSTRUCTION", "union_a_d_m32___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_d_m32___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "AND_format", "struct_a_n_d__format.html", "struct_a_n_d__format" ],
    [ "AND_INSTRUCTION", "union_a_n_d___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_n_d___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "apcnt_format", "structapcnt__format.html", "structapcnt__format" ],
    [ "APCNT_INSTRUCTION", "union_a_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_a_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "br_format", "structbr__format.html", "structbr__format" ],
    [ "BR_INSTRUCTION", "union_b_r___i_n_s_t_r_u_c_t_i_o_n.html", "union_b_r___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "can_config_reg", "structcan__config__reg.html", "structcan__config__reg" ],
    [ "canBase", "structcan_base.html", "structcan_base" ],
    [ "ccmr4_config_reg", "structccmr4__config__reg.html", "structccmr4__config__reg" ],
    [ "CNT_format", "struct_c_n_t__format.html", "struct_c_n_t__format" ],
    [ "CNT_INSTRUCTION", "union_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "crc_config_reg", "structcrc__config__reg.html", "structcrc__config__reg" ],
    [ "crcBase", "structcrc_base.html", "structcrc_base" ],
    [ "crcConfig", "structcrc_config.html", "structcrc_config" ],
    [ "crcModConfig", "structcrc_mod_config.html", "structcrc_mod_config" ],
    [ "dadm64_format", "structdadm64__format.html", "structdadm64__format" ],
    [ "DADM64_INSTRUCTION", "union_d_a_d_m64___i_n_s_t_r_u_c_t_i_o_n.html", "union_d_a_d_m64___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "dcc_config_reg", "structdcc__config__reg.html", "structdcc__config__reg" ],
    [ "dccBase", "structdcc_base.html", "structdcc_base" ],
    [ "Device_BankType", "struct_device___bank_type.html", "struct_device___bank_type" ],
    [ "Device_FlashType", "struct_device___flash_type.html", "struct_device___flash_type" ],
    [ "Device_SectorType", "struct_device___sector_type.html", "struct_device___sector_type" ],
    [ "djnz_format", "structdjnz__format.html", "structdjnz__format" ],
    [ "DJNZ_INSTRUCTION", "union_d_j_n_z___i_n_s_t_r_u_c_t_i_o_n.html", "union_d_j_n_z___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "djz_format", "structdjz__format.html", "structdjz__format" ],
    [ "DJZ_INSTRUCTION", "union_d_j_z___i_n_s_t_r_u_c_t_i_o_n.html", "union_d_j_z___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "dma_config_reg", "structdma__config__reg.html", "structdma__config__reg" ],
    [ "dmaBase", "structdma_base.html", "structdma_base" ],
    [ "dmaBASE_t", "structdma_b_a_s_e__t.html", null ],
    [ "dmaCTRLPKT", "structdma_c_t_r_l_p_k_t.html", "structdma_c_t_r_l_p_k_t" ],
    [ "dmaRAMBASE_t", "structdma_r_a_m_b_a_s_e__t.html", "structdma_r_a_m_b_a_s_e__t" ],
    [ "ecap_config_reg", "structecap__config__reg.html", "structecap__config__reg" ],
    [ "ecapBASE", "structecap_b_a_s_e.html", "structecap_b_a_s_e" ],
    [ "ecmp_format", "structecmp__format.html", "structecmp__format" ],
    [ "ECMP_INSTRUCTION", "union_e_c_m_p___i_n_s_t_r_u_c_t_i_o_n.html", "union_e_c_m_p___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "ecnt_format", "structecnt__format.html", "structecnt__format" ],
    [ "ECNT_INSTRUCTION", "union_e_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_e_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "efc_config_reg", "structefc__config__reg.html", "structefc__config__reg" ],
    [ "efcBase", "structefc_base.html", "structefc_base" ],
    [ "eqep_config_reg", "structeqep__config__reg.html", "structeqep__config__reg" ],
    [ "eqepBASE", "structeqep_b_a_s_e.html", "structeqep_b_a_s_e" ],
    [ "esm_config_reg", "structesm__config__reg.html", "structesm__config__reg" ],
    [ "esmBase", "structesm_base.html", "structesm_base" ],
    [ "etpwm_config_reg", "structetpwm__config__reg.html", "structetpwm__config__reg" ],
    [ "etpwmActionQualConfig_t", "structetpwm_action_qual_config__t.html", "structetpwm_action_qual_config__t" ],
    [ "etpwmBASE", "structetpwm_b_a_s_e.html", "structetpwm_b_a_s_e" ],
    [ "etpwmChoppingConfig_t", "structetpwm_chopping_config__t.html", "structetpwm_chopping_config__t" ],
    [ "etpwmDeadBandConfig_t", "structetpwm_dead_band_config__t.html", "structetpwm_dead_band_config__t" ],
    [ "etpwmDigitalCompareConfig_t", "structetpwm_digital_compare_config__t.html", "structetpwm_digital_compare_config__t" ],
    [ "etpwmTripActionConfig_t", "structetpwm_trip_action_config__t.html", "structetpwm_trip_action_config__t" ],
    [ "Fee_BlockConfigType", "struct_fee___block_config_type.html", "struct_fee___block_config_type" ],
    [ "Fee_VirtualSectorConfigType", "struct_fee___virtual_sector_config_type.html", "struct_fee___virtual_sector_config_type" ],
    [ "flashWBase", "structflash_w_base.html", "structflash_w_base" ],
    [ "g_dmaCTRL", "structg__dma_c_t_r_l.html", null ],
    [ "g_i2CTransfer", "structg__i2_c_transfer.html", null ],
    [ "gio_config_reg", "structgio__config__reg.html", "structgio__config__reg" ],
    [ "gioBase", "structgio_base.html", "structgio_base" ],
    [ "gioPort", "structgio_port.html", "structgio_port" ],
    [ "het1RamBase", "structhet1_ram_base.html", "structhet1_ram_base" ],
    [ "het_config_reg", "structhet__config__reg.html", "structhet__config__reg" ],
    [ "hetBase", "structhet_base.html", "structhet_base" ],
    [ "hetInstructionBase", "structhet_instruction_base.html", "structhet_instruction_base" ],
    [ "hetRamBase", "structhet_ram_base.html", null ],
    [ "hetSignal", "structhet_signal.html", "structhet_signal" ],
    [ "htuBase", "structhtu_base.html", "structhtu_base" ],
    [ "htuRAMBASE_t", "structhtu_r_a_m_b_a_s_e__t.html", "structhtu_r_a_m_b_a_s_e__t" ],
    [ "i2c_config_reg", "structi2c__config__reg.html", "structi2c__config__reg" ],
    [ "i2cBase", "structi2c_base.html", "structi2c_base" ],
    [ "iommErrFault", "structiomm_err_fault.html", "structiomm_err_fault" ],
    [ "lin_config_reg", "structlin__config__reg.html", "structlin__config__reg" ],
    [ "linBase", "structlin_base.html", "structlin_base" ],
    [ "mcmp_format", "structmcmp__format.html", "structmcmp__format" ],
    [ "MCMP_INSTRUCTION", "union_m_c_m_p___i_n_s_t_r_u_c_t_i_o_n.html", "union_m_c_m_p___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "memory_format", "structmemory__format.html", "structmemory__format" ],
    [ "mibspi_config_reg", "structmibspi__config__reg.html", "structmibspi__config__reg" ],
    [ "mibspiBase", "structmibspi_base.html", "structmibspi_base" ],
    [ "mibspiRamBase", "structmibspi_ram_base.html", "structmibspi_ram_base" ],
    [ "MOV32_format", "struct_m_o_v32__format.html", "struct_m_o_v32__format" ],
    [ "MOV32_INSTRUCTION", "union_m_o_v32___i_n_s_t_r_u_c_t_i_o_n.html", "union_m_o_v32___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "mov64_format", "structmov64__format.html", "structmov64__format" ],
    [ "MOV64_INSTRUCTION", "union_m_o_v64___i_n_s_t_r_u_c_t_i_o_n.html", "union_m_o_v64___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "OR_format", "struct_o_r__format.html", "struct_o_r__format" ],
    [ "OR_INSTRUCTION", "union_o_r___i_n_s_t_r_u_c_t_i_o_n.html", "union_o_r___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "pbist_config_reg", "structpbist__config__reg.html", "structpbist__config__reg" ],
    [ "pbistBase", "structpbist_base.html", "structpbist_base" ],
    [ "pcnt_format", "structpcnt__format.html", "structpcnt__format" ],
    [ "PCNT_INSTRUCTION", "union_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "pcr_config_reg", "structpcr__config__reg.html", "structpcr__config__reg" ],
    [ "pcrBase", "structpcr_base.html", "structpcr_base" ],
    [ "peripheral_Frame_Select", "structperipheral___frame___select.html", "structperipheral___frame___select" ],
    [ "peripheral_Memory_ChipSelect", "structperipheral___memory___chip_select.html", "structperipheral___memory___chip_select" ],
    [ "peripheral_Quad_ChipSelect", "structperipheral___quad___chip_select.html", "structperipheral___quad___chip_select" ],
    [ "pinmux_config_reg", "structpinmux__config__reg.html", "structpinmux__config__reg" ],
    [ "pinMuxBase", "structpin_mux_base.html", "structpin_mux_base" ],
    [ "pinMuxKicker", "structpin_mux_kicker.html", "structpin_mux_kicker" ],
    [ "pmm_config_reg", "structpmm__config__reg.html", "structpmm__config__reg" ],
    [ "pmmBase", "structpmm_base.html", "structpmm_base" ],
    [ "pwcnt_format", "structpwcnt__format.html", "structpwcnt__format" ],
    [ "PWCNT_INSTRUCTION", "union_p_w_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_p_w_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "RADM64_format", "struct_r_a_d_m64__format.html", "struct_r_a_d_m64__format" ],
    [ "RADM64_INSTRUCTION", "union_r_a_d_m64___i_n_s_t_r_u_c_t_i_o_n.html", "union_r_a_d_m64___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "rcnt_format", "structrcnt__format.html", "structrcnt__format" ],
    [ "RCNT_INSTRUCTION", "union_r_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_r_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "rti_config_reg", "structrti__config__reg.html", "structrti__config__reg" ],
    [ "rtiBase", "structrti_base.html", "structrti_base" ],
    [ "SBB_format", "struct_s_b_b__format.html", "struct_s_b_b__format" ],
    [ "SBB_INSTRUCTION", "union_s_b_b___i_n_s_t_r_u_c_t_i_o_n.html", "union_s_b_b___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "sci_config_reg", "structsci__config__reg.html", "structsci__config__reg" ],
    [ "sciBase", "structsci_base.html", "structsci_base" ],
    [ "scmp_format", "structscmp__format.html", "structscmp__format" ],
    [ "SCMP_INSTRUCTION", "union_s_c_m_p___i_n_s_t_r_u_c_t_i_o_n.html", "union_s_c_m_p___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "scnt_format", "structscnt__format.html", "structscnt__format" ],
    [ "SCNT_INSTRUCTION", "union_s_c_n_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_s_c_n_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "shft_format", "structshft__format.html", "structshft__format" ],
    [ "SHFT_INSTRUCTION", "union_s_h_f_t___i_n_s_t_r_u_c_t_i_o_n.html", "union_s_h_f_t___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "spi_config_reg", "structspi__config__reg.html", "structspi__config__reg" ],
    [ "spiBase", "structspi_base.html", "structspi_base" ],
    [ "spiDAT1RegConfig", "structspi_d_a_t1_reg_config.html", "structspi_d_a_t1_reg_config" ],
    [ "sram_config_reg", "structsram__config__reg.html", "structsram__config__reg" ],
    [ "stc_config_reg", "structstc__config__reg.html", "structstc__config__reg" ],
    [ "stcBase", "structstc_base.html", "structstc_base" ],
    [ "Std_VersionInfoType", "struct_std___version_info_type.html", "struct_std___version_info_type" ],
    [ "SUB_format", "struct_s_u_b__format.html", "struct_s_u_b__format" ],
    [ "SUB_INSTRUCTION", "union_s_u_b___i_n_s_t_r_u_c_t_i_o_n.html", "union_s_u_b___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "system_config_reg", "structsystem__config__reg.html", "structsystem__config__reg" ],
    [ "systemBase1", "structsystem_base1.html", "structsystem_base1" ],
    [ "systemBase2", "structsystem_base2.html", "structsystem_base2" ],
    [ "tcmflash_config_reg", "structtcmflash__config__reg.html", "structtcmflash__config__reg" ],
    [ "tcramBase", "structtcram_base.html", "structtcram_base" ],
    [ "TI_Fee_GlobalVarsType", "struct_t_i___fee___global_vars_type.html", "struct_t_i___fee___global_vars_type" ],
    [ "TI_Fee_StatusWordType_UN", "union_t_i___fee___status_word_type___u_n.html", "union_t_i___fee___status_word_type___u_n" ],
    [ "vim_config_reg", "structvim__config__reg.html", "structvim__config__reg" ],
    [ "vimBase", "structvim_base.html", "structvim_base" ],
    [ "vimRam", "structvim_ram.html", "structvim_ram" ],
    [ "wcap_format", "structwcap__format.html", "structwcap__format" ],
    [ "WCAP_INSTRUCTION", "union_w_c_a_p___i_n_s_t_r_u_c_t_i_o_n.html", "union_w_c_a_p___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "wcape_format", "structwcape__format.html", "structwcape__format" ],
    [ "WCAPE_INSTRUCTION", "union_w_c_a_p_e___i_n_s_t_r_u_c_t_i_o_n.html", "union_w_c_a_p_e___i_n_s_t_r_u_c_t_i_o_n" ],
    [ "XOR_format", "struct_x_o_r__format.html", "struct_x_o_r__format" ],
    [ "XOR_INSTRUCTION", "union_x_o_r___i_n_s_t_r_u_c_t_i_o_n.html", "union_x_o_r___i_n_s_t_r_u_c_t_i_o_n" ]
];