{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663529642092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663529642093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:34:01 2022 " "Processing started: Sun Sep 18 21:34:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663529642093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529642093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BMC_coding -c BMC_coding " "Command: quartus_map --read_settings_files=on --write_settings_files=off BMC_coding -c BMC_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529642093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663529643931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663529643931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmc_coding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bmc_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BMC_coding-rtl " "Found design unit 1: BMC_coding-rtl" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664615 ""} { "Info" "ISGN_ENTITY_NAME" "1 BMC_coding " "Found entity 1: BMC_coding" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664630 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "components/registers/register_1_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_1_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664645 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "components/registers/register_1_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4_bit-rtl " "Found design unit 1: register_4_bit-rtl" {  } { { "components/registers/register_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_4_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664659 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4_bit " "Found entity 1: register_4_bit" {  } { { "components/registers/register_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16_bit-rtl " "Found design unit 1: register_16_bit-rtl" {  } { { "components/registers/register_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_16_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664674 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16_bit " "Found entity 1: register_16_bit" {  } { { "components/registers/register_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registers/register_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registers/register_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32_bit-rtl " "Found design unit 1: register_32_bit-rtl" {  } { { "components/registers/register_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_32_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664690 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "components/registers/register_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/registers/register_32_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_4_bit-rtl " "Found design unit 1: xor_4_bit-rtl" {  } { { "components/xor_gates/xor_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_4_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664705 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_4_bit " "Found entity 1: xor_4_bit" {  } { { "components/xor_gates/xor_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_16_bit-rtl " "Found design unit 1: xor_16_bit-rtl" {  } { { "components/xor_gates/xor_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_16_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664725 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_16_bit " "Found entity 1: xor_16_bit" {  } { { "components/xor_gates/xor_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor_gates/xor_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/xor_gates/xor_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32_bit-rtl " "Found design unit 1: xor_32_bit-rtl" {  } { { "components/xor_gates/xor_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_32_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664745 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32_bit " "Found entity 1: xor_32_bit" {  } { { "components/xor_gates/xor_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/xor_gates/xor_32_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_bit-rtl " "Found design unit 1: mux_4_bit-rtl" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_bit " "Found entity 1: mux_4_bit" {  } { { "components/mux/mux_4_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit-rtl " "Found design unit 1: mux_16_bit-rtl" {  } { { "components/mux/mux_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_16_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664782 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit " "Found entity 1: mux_16_bit" {  } { { "components/mux/mux_16_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux/mux_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux/mux_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_bit-rtl " "Found design unit 1: mux_32_bit-rtl" {  } { { "components/mux/mux_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_32_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664804 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_bit " "Found entity 1: mux_32_bit" {  } { { "components/mux/mux_32_bit.vhd" "" { Text "D:/VHDL/projects/BMC_coding/components/mux/mux_32_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663529664804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529664804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BMC_coding " "Elaborating entity \"BMC_coding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663529665004 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input BMC_coding.vhd(26) " "VHDL Process Statement warning at BMC_coding.vhd(26): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529665008 "|BMC_coding"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encoded_data BMC_coding.vhd(27) " "VHDL Process Statement warning at BMC_coding.vhd(27): signal \"encoded_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663529665008 "|BMC_coding"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data BMC_coding.vhd(23) " "VHDL Process Statement warning at BMC_coding.vhd(23): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663529665009 "|BMC_coding"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output BMC_coding.vhd(23) " "VHDL Process Statement warning at BMC_coding.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663529665009 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] BMC_coding.vhd(23) " "Inferred latch for \"output\[0\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665011 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] BMC_coding.vhd(23) " "Inferred latch for \"output\[1\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665011 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] BMC_coding.vhd(23) " "Inferred latch for \"output\[2\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665011 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] BMC_coding.vhd(23) " "Inferred latch for \"output\[3\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665011 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] BMC_coding.vhd(23) " "Inferred latch for \"output\[4\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] BMC_coding.vhd(23) " "Inferred latch for \"output\[5\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] BMC_coding.vhd(23) " "Inferred latch for \"output\[6\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] BMC_coding.vhd(23) " "Inferred latch for \"output\[7\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] BMC_coding.vhd(23) " "Inferred latch for \"output\[8\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] BMC_coding.vhd(23) " "Inferred latch for \"output\[9\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] BMC_coding.vhd(23) " "Inferred latch for \"output\[10\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665012 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] BMC_coding.vhd(23) " "Inferred latch for \"output\[11\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] BMC_coding.vhd(23) " "Inferred latch for \"output\[12\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] BMC_coding.vhd(23) " "Inferred latch for \"output\[13\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] BMC_coding.vhd(23) " "Inferred latch for \"output\[14\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] BMC_coding.vhd(23) " "Inferred latch for \"output\[15\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] BMC_coding.vhd(23) " "Inferred latch for \"output\[16\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665013 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] BMC_coding.vhd(23) " "Inferred latch for \"output\[17\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665014 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] BMC_coding.vhd(23) " "Inferred latch for \"output\[18\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665014 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] BMC_coding.vhd(23) " "Inferred latch for \"output\[19\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665014 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] BMC_coding.vhd(23) " "Inferred latch for \"output\[20\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665014 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] BMC_coding.vhd(23) " "Inferred latch for \"output\[21\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] BMC_coding.vhd(23) " "Inferred latch for \"output\[22\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] BMC_coding.vhd(23) " "Inferred latch for \"output\[23\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] BMC_coding.vhd(23) " "Inferred latch for \"output\[24\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] BMC_coding.vhd(23) " "Inferred latch for \"output\[25\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] BMC_coding.vhd(23) " "Inferred latch for \"output\[26\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665015 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] BMC_coding.vhd(23) " "Inferred latch for \"output\[27\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665016 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] BMC_coding.vhd(23) " "Inferred latch for \"output\[28\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665016 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] BMC_coding.vhd(23) " "Inferred latch for \"output\[29\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665016 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] BMC_coding.vhd(23) " "Inferred latch for \"output\[30\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665016 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] BMC_coding.vhd(23) " "Inferred latch for \"output\[31\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665016 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] BMC_coding.vhd(23) " "Inferred latch for \"data\[0\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665017 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] BMC_coding.vhd(23) " "Inferred latch for \"data\[1\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665017 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] BMC_coding.vhd(23) " "Inferred latch for \"data\[2\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665017 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] BMC_coding.vhd(23) " "Inferred latch for \"data\[3\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665017 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] BMC_coding.vhd(23) " "Inferred latch for \"data\[4\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665018 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] BMC_coding.vhd(23) " "Inferred latch for \"data\[5\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665018 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] BMC_coding.vhd(23) " "Inferred latch for \"data\[6\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665018 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] BMC_coding.vhd(23) " "Inferred latch for \"data\[7\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665018 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] BMC_coding.vhd(23) " "Inferred latch for \"data\[8\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665019 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] BMC_coding.vhd(23) " "Inferred latch for \"data\[9\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665019 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] BMC_coding.vhd(23) " "Inferred latch for \"data\[10\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665019 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] BMC_coding.vhd(23) " "Inferred latch for \"data\[11\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665019 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] BMC_coding.vhd(23) " "Inferred latch for \"data\[12\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665019 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] BMC_coding.vhd(23) " "Inferred latch for \"data\[13\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] BMC_coding.vhd(23) " "Inferred latch for \"data\[14\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] BMC_coding.vhd(23) " "Inferred latch for \"data\[15\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] BMC_coding.vhd(23) " "Inferred latch for \"data\[16\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] BMC_coding.vhd(23) " "Inferred latch for \"data\[17\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] BMC_coding.vhd(23) " "Inferred latch for \"data\[18\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665020 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] BMC_coding.vhd(23) " "Inferred latch for \"data\[19\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] BMC_coding.vhd(23) " "Inferred latch for \"data\[20\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] BMC_coding.vhd(23) " "Inferred latch for \"data\[21\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] BMC_coding.vhd(23) " "Inferred latch for \"data\[22\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] BMC_coding.vhd(23) " "Inferred latch for \"data\[23\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] BMC_coding.vhd(23) " "Inferred latch for \"data\[24\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] BMC_coding.vhd(23) " "Inferred latch for \"data\[25\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665021 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] BMC_coding.vhd(23) " "Inferred latch for \"data\[26\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] BMC_coding.vhd(23) " "Inferred latch for \"data\[27\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] BMC_coding.vhd(23) " "Inferred latch for \"data\[28\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] BMC_coding.vhd(23) " "Inferred latch for \"data\[29\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] BMC_coding.vhd(23) " "Inferred latch for \"data\[30\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] BMC_coding.vhd(23) " "Inferred latch for \"data\[31\]\" at BMC_coding.vhd(23)" {  } { { "BMC_coding.vhd" "" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665022 "|BMC_coding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder\"" {  } { { "BMC_coding.vhd" "encoder" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529665090 ""}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[0\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[0\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665124 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[0\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[0\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665125 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[1\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[1\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665125 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[1\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[1\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665125 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[2\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[2\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665126 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[2\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[2\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665127 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[3\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[3\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665127 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[3\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[3\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665127 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[4\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[4\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665128 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[4\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[4\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665128 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[5\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[5\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665129 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[5\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[5\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665129 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[6\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[6\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665129 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[6\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[6\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665130 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[7\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[7\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665130 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[7\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[7\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665131 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[8\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[8\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665131 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[8\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[8\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665131 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[9\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[9\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665132 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[9\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[9\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665132 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[10\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[10\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665132 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[10\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[10\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665133 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[11\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[11\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665135 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[11\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[11\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665136 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[12\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[12\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665137 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[12\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[12\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665137 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[13\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[13\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665138 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[13\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[13\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665138 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[14\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[14\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665139 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[14\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[14\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665139 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[15\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[15\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665140 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[15\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[15\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665141 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[16\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[16\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665141 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[16\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[16\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665142 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[17\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[17\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665142 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[17\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[17\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665143 "|BMC_coding|encoder:encoder"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "clk_extended\[18\] encoder.vhd(29) " "Netlist error at encoder.vhd(29): can't infer register for clk_extended\[18\] because it changes value on both rising and falling edges of the clock" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 29 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1663529665144 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_extended\[18\] encoder.vhd(27) " "Inferred latch for \"clk_extended\[18\]\" at encoder.vhd(27)" {  } { { "encoder/encoder.vhd" "" { Text "D:/VHDL/projects/BMC_coding/encoder/encoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665144 "|BMC_coding|encoder:encoder"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "encoder:encoder " "Can't elaborate user hierarchy \"encoder:encoder\"" {  } { { "BMC_coding.vhd" "encoder" { Text "D:/VHDL/projects/BMC_coding/BMC_coding.vhd" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663529665164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663529665530 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 18 21:34:25 2022 " "Processing ended: Sun Sep 18 21:34:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663529665530 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663529665530 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663529665530 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529665530 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663529666389 ""}
