Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:55:27 2025
| Host         : Felix-Surface-Pro-8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_7_top_level_control_sets_placed.rpt
| Design       : lab_7_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              16 |            6 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |              24 |           24 |
| Yes          | No                    | Yes                    |              33 |            9 |
| Yes          | Yes                   | No                     |            4503 |          919 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                            |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                      |                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | VALUES_MUX/BIN2BCD/bcd_out[12]_i_1_n_0                               | XADC_SUBSYSTEM/XADC_AVERAGER/sum_reg[25]_0[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                      | XADC_SUBSYSTEM/XADC_AVERAGER/sum_reg[25]_0[0] |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/E[0]            | reset_IBUF                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/COMP_CAPTURE/E[0]                             | reset_IBUF                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | VALUES_MUX/BIN2BCD/bcd_out[15]_i_1_n_0                               | reset_IBUF                                    |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/SAWTOOTH_GEN/downcounter_inst/discrete_adc_en | reset_IBUF                                    |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG | VALUES_MUX/BIN2BCD/scratch[31]_i_1_n_0                               | XADC_SUBSYSTEM/XADC_AVERAGER/sum_reg[25]_0[0] |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/SAR_FSM/wait_counter[32]_i_1_n_0              | reset_IBUF                                    |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG |                                                                      | reset_IBUF                                    |               16 |             40 |         2.50 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/SAR_FSM/adc_signal                            |                                               |               16 |             72 |         4.50 |
|  clk_IBUF_BUFG | DISCRETE_ADC_SUBSYSTEM/SAR_FSM/adc_signal                            | reset_IBUF                                    |               57 |            279 |         4.89 |
|  clk_IBUF_BUFG | XADC_SUBSYSTEM/XADC_AVERAGER/E[0]                                    |                                               |              512 |           2064 |         4.03 |
|  clk_IBUF_BUFG | XADC_SUBSYSTEM/XADC_AVERAGER/E[0]                                    | reset_IBUF                                    |              836 |           4139 |         4.95 |
+----------------+----------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


