$comment
	File created using the following command:
		vcd file Contador.msim.vcd -direction
$end
$date
	Mon Aug 19 10:27:28 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Contador_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clock $end
$var wire 1 # q [3] $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clock~combout $end
$var wire 1 / contagem[0]~3_combout $end
$var wire 1 0 clear~combout $end
$var wire 1 1 contagem[1]~0_combout $end
$var wire 1 2 contagem[2]~1_combout $end
$var wire 1 3 contagem[3]~2_combout $end
$var wire 1 4 contagem [3] $end
$var wire 1 5 contagem [2] $end
$var wire 1 6 contagem [1] $end
$var wire 1 7 contagem [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
1/
00
01
02
03
07
06
05
04
$end
#5000
1"
1.
0'
17
11
0/
1&
#10000
0"
0.
1'
#15000
1"
1.
0'
16
07
1/
1%
0&
#20000
0"
0.
1'
#25000
1"
1.
0'
17
12
01
0/
1&
#30000
0"
0.
1'
#35000
1"
1.
0'
15
06
07
1/
1$
0%
0&
#40000
0"
0.
1'
#45000
1"
1.
0'
17
11
0/
1&
#50000
0"
0.
1'
#55000
1"
1.
0'
16
07
1/
1%
0&
#60000
0"
0.
1'
#65000
1"
1.
0'
17
13
02
01
0/
1&
#70000
0"
0.
1'
#75000
1"
1.
0'
14
05
06
07
1/
1#
0$
0%
0&
#80000
0"
0.
1'
#85000
1"
1.
0'
17
11
0/
1&
#90000
0"
0.
1'
#95000
1"
1.
0'
16
07
1/
1%
0&
#100000
0"
0.
1'
#105000
1"
1.
0'
17
12
01
0/
1&
#110000
0"
0.
1'
#115000
1"
1.
0'
15
06
07
1/
1$
0%
0&
#120000
0"
0.
1'
#125000
1"
1.
0'
17
11
0/
1&
#130000
0"
0.
1'
#135000
1"
1.
0'
16
07
1/
1%
0&
#140000
0"
0.
1'
#145000
1"
1.
0'
17
03
02
01
0/
1&
#150000
0"
0.
1'
#155000
1"
1.
0'
04
05
06
07
1/
0#
0$
0%
0&
#160000
