`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 07/02/2022 10:32:21 AM
// Design Name: 
// Module Name: compare
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module compare(
input clk,
input en,
input [1:0] bit_in,
input [1:0] bit_out_1,
input [1:0] bit_out_2,
input reg_out1,
input reg_out2,
input [1:0] bit_out_3,
input [1:0] bit_out_4,
input reg_out3,
input reg_out4,
input [1:0] bit_out_5,
input [1:0] bit_out_6,
input reg_out5,
input reg_out6,
input [1:0] bit_out_7,
input [1:0] bit_out_8,
input reg_out7,
input reg_out8,
output
    );
endmodule
