<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/o3/rename_map.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_707bfd69a2555b9d128abcf1a5317e37.html">o3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rename_map.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rename__map_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016-2018,2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder. You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2004-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rename__map_8hh.html">cpu/o3/rename_map.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;debug/Rename.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/**** SimpleRenameMap methods ****/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classSimpleRenameMap.html#a3a38660e2617ea5f692b91dd071e4858">   55</a></span>&#160;<a class="code" href="classSimpleRenameMap.html#a3a38660e2617ea5f692b91dd071e4858">SimpleRenameMap::SimpleRenameMap</a>()</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    : freeList(NULL), zeroReg(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>,0)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classSimpleRenameMap.html#a7bb77d8019746962301ebaec9777f23f">   62</a></span>&#160;<a class="code" href="classSimpleRenameMap.html#a7bb77d8019746962301ebaec9777f23f">SimpleRenameMap::init</a>(<span class="keywordtype">unsigned</span> size, <a class="code" href="classSimpleFreeList.html">SimpleFreeList</a> *_freeList,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                      <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _zeroReg)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    assert(<a class="code" href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">freeList</a> == NULL);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    assert(<a class="code" href="classSimpleRenameMap.html#a9acd9c3a8eaf2a34d8fc81599a907103">map</a>.empty());</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classSimpleRenameMap.html#a9acd9c3a8eaf2a34d8fc81599a907103">map</a>.resize(size);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">freeList</a> = _freeList;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="classSimpleRenameMap.html#a14af72f7e1a671d08ffc9f143abee4d6">zeroReg</a> = <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, _zeroReg);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<a class="code" href="classstd_1_1pair.html">SimpleRenameMap::RenameInfo</a></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classSimpleRenameMap.html#ac789187654ebe0ae7d5b744c59bcd008">   74</a></span>&#160;<a class="code" href="classSimpleRenameMap.html#ac789187654ebe0ae7d5b744c59bcd008">SimpleRenameMap::rename</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; arch_reg)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> renamed_reg;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Record the current physical register that is renamed to the</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// requested architected register.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> prev_reg = <a class="code" href="classSimpleRenameMap.html#a9acd9c3a8eaf2a34d8fc81599a907103">map</a>[arch_reg.<a class="code" href="classRegId.html#a8e4e7cad169403447699fa257adf2a15">flatIndex</a>()];</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (arch_reg == <a class="code" href="classSimpleRenameMap.html#a14af72f7e1a671d08ffc9f143abee4d6">zeroReg</a>) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        assert(prev_reg-&gt;<a class="code" href="classRegId.html#ad8988200bc6a9fb0e6d306f07fc58208">isZeroReg</a>());</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        renamed_reg = prev_reg;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prev_reg-&gt;<a class="code" href="classPhysRegId.html#a1ad33382e95dec0e891d51e08be5aafc">getNumPinnedWrites</a>() &gt; 0) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="comment">// Do not rename if the register is pinned</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        assert(arch_reg.<a class="code" href="classRegId.html#ae4f1dd53bbda34df0b16a3e5eec61773">getNumPinnedWrites</a>() == 0);  <span class="comment">// Prevent pinning the</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                                     <span class="comment">// same register twice</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Rename, <span class="stringliteral">&quot;Renaming pinned reg, numPinnedWrites %d\n&quot;</span>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                prev_reg-&gt;<a class="code" href="classPhysRegId.html#a1ad33382e95dec0e891d51e08be5aafc">getNumPinnedWrites</a>());</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        renamed_reg = prev_reg;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        renamed_reg-&gt;<a class="code" href="classPhysRegId.html#aab91a40673e9d6e1fbe471f63ff9bc3c">decrNumPinnedWrites</a>();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        renamed_reg = <a class="code" href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">freeList</a>-&gt;<a class="code" href="classSimpleFreeList.html#a5f3b72ee7610d85de6ce3bfccf9c4dc8">getReg</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="classSimpleRenameMap.html#a9acd9c3a8eaf2a34d8fc81599a907103">map</a>[arch_reg.<a class="code" href="classRegId.html#a8e4e7cad169403447699fa257adf2a15">flatIndex</a>()] = renamed_reg;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        renamed_reg-&gt;<a class="code" href="classPhysRegId.html#a018a4aaf3c7a2a9f11f1139bac8244f8">setNumPinnedWrites</a>(arch_reg.<a class="code" href="classRegId.html#ae4f1dd53bbda34df0b16a3e5eec61773">getNumPinnedWrites</a>());</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        renamed_reg-&gt;<a class="code" href="classPhysRegId.html#a6dcd12b9d2c9c187317935051db0a3cd">setNumPinnedWritesToComplete</a>(</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            arch_reg.<a class="code" href="classRegId.html#ae4f1dd53bbda34df0b16a3e5eec61773">getNumPinnedWrites</a>() + 1);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Rename, <span class="stringliteral">&quot;Renamed reg %d to physical reg %d (%d) old mapping was&quot;</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <span class="stringliteral">&quot; %d (%d)\n&quot;</span>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            arch_reg, renamed_reg-&gt;<a class="code" href="classPhysRegId.html#a735d319d7e06c6bea04da1a8018c8c21">flatIndex</a>(), renamed_reg-&gt;<a class="code" href="classPhysRegId.html#a735d319d7e06c6bea04da1a8018c8c21">flatIndex</a>(),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            prev_reg-&gt;<a class="code" href="classPhysRegId.html#a735d319d7e06c6bea04da1a8018c8c21">flatIndex</a>(), prev_reg-&gt;<a class="code" href="classPhysRegId.html#a735d319d7e06c6bea04da1a8018c8c21">flatIndex</a>());</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classSimpleRenameMap.html#ae83db81ce869cc37db4c4d99c7b7df0f">RenameInfo</a>(renamed_reg, prev_reg);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/**** UnifiedRenameMap methods ****/</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classUnifiedRenameMap.html#a83e3e15782b4dbf7357f673276ab3c01">  112</a></span>&#160;<a class="code" href="classUnifiedRenameMap.html#a83e3e15782b4dbf7357f673276ab3c01">UnifiedRenameMap::init</a>(<a class="code" href="classPhysRegFile.html">PhysRegFile</a> *_regFile,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                       <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _intZeroReg,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                       <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> _floatZeroReg,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                       <a class="code" href="classUnifiedFreeList.html">UnifiedFreeList</a> *<a class="code" href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">freeList</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                       <a class="code" href="classUnifiedRenameMap.html#ac44c63b3ae549424ce318ccaeb5dbbeb">VecMode</a> _mode)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    regFile = _regFile;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    vecMode = _mode;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    intMap.init(<a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>, &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a2c9f71862b508778126c7c846887fdd9">intList</a>), _intZeroReg);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    floatMap.init(<a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>, &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#ac4045ee72af55db2c1386c005a8a9e3c">floatList</a>), _floatZeroReg);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    vecMap.init(<a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>, &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a1bdebe30934fda2c5b0d4e5d0e5c1528">vecList</a>), (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>)-1);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    vecElemMap.init(<a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a> * NVecElems,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a6b7c12d5f6fe3ce59ec7367d7b0b4c01">vecElemList</a>), (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>)-1);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    predMap.init(<a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>, &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#aea7ea6ded751eea31f384c0f3948f60d">predList</a>), (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>)-1);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    ccMap.init(<a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>, &amp;(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#ad8d6418d636fed6471624f5f89d052b1">ccList</a>), (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>)-1);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classUnifiedRenameMap.html#a28ff4a3a3a8bb2187c27e40451a2601d">  137</a></span>&#160;<a class="code" href="classUnifiedRenameMap.html#a28ff4a3a3a8bb2187c27e40451a2601d">UnifiedRenameMap::switchFreeList</a>(<a class="code" href="classUnifiedFreeList.html">UnifiedFreeList</a>* <a class="code" href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">freeList</a>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (vecMode == Enums::Elem) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">/* The free list should currently be tracking full registers. */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a78df2366507562982e91af1a33704484">hasFreeVecElems</a>(),</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                <span class="stringliteral">&quot;The free list is already tracking Vec elems&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#aa622c204e619a9dd7b0e276d00503a32">numFreeVecRegs</a>() !=</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                regFile-&gt;numVecPhysRegs() - <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                <span class="stringliteral">&quot;The free list has lost vector registers&quot;</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="comment">/* Split the free regs. */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">while</span> (freeList-&gt;<a class="code" href="classUnifiedFreeList.html#aac3f634c6a4e6f4ae85d3b35e0f7426e">hasFreeVecRegs</a>()) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <span class="keyword">auto</span> vr = freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a977d8056edfcea0ed627bcfcfb5c0294">getVecReg</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keyword">auto</span> range = this-&gt;regFile-&gt;getRegElemIds(vr);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a0fbacd56e3cdef51d92924333cc848b8">addRegs</a>(range.first, range.second);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vecMode == Enums::Full) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="comment">/* The free list should currently be tracking register elems. */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#aac3f634c6a4e6f4ae85d3b35e0f7426e">hasFreeVecRegs</a>(),</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <span class="stringliteral">&quot;The free list is already tracking full Vec&quot;</span>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a026406341371a2ce22f55583423accdc">numFreeVecElems</a>() !=</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                 regFile-&gt;numVecElemPhysRegs() -</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                 <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a> * <a class="code" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">TheISA::NumVecElemPerVecReg</a>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                 <span class="stringliteral">&quot;The free list has lost vector register elements&quot;</span>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keyword">auto</span> range = regFile-&gt;getRegIds(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a0fbacd56e3cdef51d92924333cc848b8">addRegs</a>(range.first + <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>, range.second);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="comment">/* We remove the elems from the free list. */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">while</span> (freeList-&gt;<a class="code" href="classUnifiedFreeList.html#a78df2366507562982e91af1a33704484">hasFreeVecElems</a>())</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            freeList-&gt;<a class="code" href="classUnifiedFreeList.html#af16208625611d042d2c6e87d55763036">getVecElem</a>();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classUnifiedRenameMap.html#a68aeafdd095fe406ef729cdb92f21cdf">  175</a></span>&#160;<a class="code" href="classUnifiedRenameMap.html#a68aeafdd095fe406ef729cdb92f21cdf">UnifiedRenameMap::switchMode</a>(<a class="code" href="classUnifiedRenameMap.html#ac44c63b3ae549424ce318ccaeb5dbbeb">VecMode</a> newVecMode)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">if</span> (newVecMode == Enums::Elem &amp;&amp; vecMode == Enums::Full) {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="comment">/* Switch to vector element rename mode. */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        vecMode = Enums::Elem;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="comment">/* Split the mapping of each arch reg. */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordtype">int</span> vec_idx = 0;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;vec: vecMap) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <a class="code" href="classstd_1_1pair.html">PhysRegFile::IdRange</a> range = this-&gt;regFile-&gt;getRegElemIds(vec);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keyword">auto</span> idx = 0;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> phys_elem = range.first;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                 phys_elem &lt; range.second; idx++, phys_elem++) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <a class="code" href="classSimpleRenameMap.html#ab24336a9c8f75a2b98977d6cd830d5ac">setEntry</a>(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>, vec_idx, idx), &amp;(*phys_elem));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            vec_idx++;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (newVecMode == Enums::Full &amp;&amp; vecMode == Enums::Elem) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="comment">/* Switch to full vector register rename mode. */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        vecMode = Enums::Full;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="comment">/* To rebuild the arch regs we take the easy road:</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">         *  1.- Stitch the elems together into vectors.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">         *  2.- Replace the contents of the register file with the vectors</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">         *  3.- Set the remaining registers as free</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a> new_RF[<a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>];</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            <a class="code" href="classUnifiedRenameMap.html#aa39b386349800a8cdbf3bfb64d37b58a">VecReg</a> dst = new_RF[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].as&lt;<a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>&gt;();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">l</a> = 0; <a class="code" href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">l</a> &lt; NVecElems; <a class="code" href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">l</a>++) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                <a class="code" href="classRegId.html">RegId</a> s_rid(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">l</a>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> s_prid = vecElemMap.lookup(s_rid);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                dst[<a class="code" href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">l</a>] = regFile-&gt;readVecElem(s_prid);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">for</span> (uint32_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegId</a> pregId(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, 0);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            regFile-&gt;setVecReg(regFile-&gt;getTrueId(&amp;pregId), new_RF[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_aea7ea6ded751eea31f384c0f3948f60d"><div class="ttname"><a href="classUnifiedFreeList.html#aea7ea6ded751eea31f384c0f3948f60d">UnifiedFreeList::predList</a></div><div class="ttdeci">SimpleFreeList predList</div><div class="ttdoc">The list of free predicate registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00141">free_list.hh:141</a></div></div>
<div class="ttc" id="rename__map_8hh_html"><div class="ttname"><a href="rename__map_8hh.html">rename_map.hh</a></div></div>
<div class="ttc" id="classRegId_html_ae4f1dd53bbda34df0b16a3e5eec61773"><div class="ttname"><a href="classRegId.html#ae4f1dd53bbda34df0b16a3e5eec61773">RegId::getNumPinnedWrites</a></div><div class="ttdeci">int getNumPinnedWrites() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00210">reg_class.hh:210</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_a9acd9c3a8eaf2a34d8fc81599a907103"><div class="ttname"><a href="classSimpleRenameMap.html#a9acd9c3a8eaf2a34d8fc81599a907103">SimpleRenameMap::map</a></div><div class="ttdeci">Arch2PhysMap map</div><div class="ttdoc">The acutal arch-to-phys register map. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00071">rename_map.hh:71</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_ac4045ee72af55db2c1386c005a8a9e3c"><div class="ttname"><a href="classUnifiedFreeList.html#ac4045ee72af55db2c1386c005a8a9e3c">UnifiedFreeList::floatList</a></div><div class="ttdeci">SimpleFreeList floatList</div><div class="ttdoc">The list of free floating point registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00129">free_list.hh:129</a></div></div>
<div class="ttc" id="classPhysRegId_html_a018a4aaf3c7a2a9f11f1139bac8244f8"><div class="ttname"><a href="classPhysRegId.html#a018a4aaf3c7a2a9f11f1139bac8244f8">PhysRegId::setNumPinnedWrites</a></div><div class="ttdeci">void setNumPinnedWrites(int numWrites)</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00321">reg_class.hh:321</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classstd_1_1pair_html"><div class="ttname"><a href="classstd_1_1pair.html">std::pair</a></div><div class="ttdoc">STL pair class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00061">stl.hh:61</a></div></div>
<div class="ttc" id="classPhysRegFile_html"><div class="ttname"><a href="classPhysRegFile.html">PhysRegFile</a></div><div class="ttdoc">Simple physical register file class. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00063">regfile.hh:63</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_a3a38660e2617ea5f692b91dd071e4858"><div class="ttname"><a href="classSimpleRenameMap.html#a3a38660e2617ea5f692b91dd071e4858">SimpleRenameMap::SimpleRenameMap</a></div><div class="ttdeci">SimpleRenameMap()</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00055">rename_map.cc:55</a></div></div>
<div class="ttc" id="classPhysRegId_html_a6dcd12b9d2c9c187317935051db0a3cd"><div class="ttname"><a href="classPhysRegId.html#a6dcd12b9d2c9c187317935051db0a3cd">PhysRegId::setNumPinnedWritesToComplete</a></div><div class="ttdeci">void setNumPinnedWritesToComplete(int numWrites)</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00343">reg_class.hh:343</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_aac3f634c6a4e6f4ae85d3b35e0f7426e"><div class="ttname"><a href="classUnifiedFreeList.html#aac3f634c6a4e6f4ae85d3b35e0f7426e">UnifiedFreeList::hasFreeVecRegs</a></div><div class="ttdeci">bool hasFreeVecRegs() const</div><div class="ttdoc">Checks if there are any free vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00228">free_list.hh:228</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a2c9f71862b508778126c7c846887fdd9"><div class="ttname"><a href="classUnifiedFreeList.html#a2c9f71862b508778126c7c846887fdd9">UnifiedFreeList::intList</a></div><div class="ttdeci">SimpleFreeList intList</div><div class="ttdoc">The list of free integer registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00126">free_list.hh:126</a></div></div>
<div class="ttc" id="classUnifiedRenameMap_html_ac44c63b3ae549424ce318ccaeb5dbbeb"><div class="ttname"><a href="classUnifiedRenameMap.html#ac44c63b3ae549424ce318ccaeb5dbbeb">UnifiedRenameMap::VecMode</a></div><div class="ttdeci">Enums::VecRegRenameMode VecMode</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00195">rename_map.hh:195</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_aa622c204e619a9dd7b0e276d00503a32"><div class="ttname"><a href="classUnifiedFreeList.html#aa622c204e619a9dd7b0e276d00503a32">UnifiedFreeList::numFreeVecRegs</a></div><div class="ttdeci">unsigned numFreeVecRegs() const</div><div class="ttdoc">Returns the number of free vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00246">free_list.hh:246</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_a14af72f7e1a671d08ffc9f143abee4d6"><div class="ttname"><a href="classSimpleRenameMap.html#a14af72f7e1a671d08ffc9f143abee4d6">SimpleRenameMap::zeroReg</a></div><div class="ttdeci">RegId zeroReg</div><div class="ttdoc">The architectural index of the zero register. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00090">rename_map.hh:90</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af935878526ca20090367ac002e796e19"><div class="ttname"><a href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">AlphaISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a1bdebe30934fda2c5b0d4e5d0e5c1528"><div class="ttname"><a href="classUnifiedFreeList.html#a1bdebe30934fda2c5b0d4e5d0e5c1528">UnifiedFreeList::vecList</a></div><div class="ttdeci">SimpleFreeList vecList</div><div class="ttdoc">The following two are exclusive interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00134">free_list.hh:134</a></div></div>
<div class="ttc" id="classSimpleFreeList_html"><div class="ttname"><a href="classSimpleFreeList.html">SimpleFreeList</a></div><div class="ttdoc">Free list for a single class of registers (e.g., integer or floating point). </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00064">free_list.hh:64</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a></div><div class="ttdoc">Vector Register Native Elem lane. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00062">reg_class.hh:62</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a0fbacd56e3cdef51d92924333cc848b8"><div class="ttname"><a href="classUnifiedFreeList.html#a0fbacd56e3cdef51d92924333cc848b8">UnifiedFreeList::addRegs</a></div><div class="ttdeci">void addRegs(InputIt first, InputIt last)</div><div class="ttdoc">Adds a register back to the free list. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00260">free_list.hh:260</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a977d8056edfcea0ed627bcfcfb5c0294"><div class="ttname"><a href="classUnifiedFreeList.html#a977d8056edfcea0ed627bcfcfb5c0294">UnifiedFreeList::getVecReg</a></div><div class="ttdeci">PhysRegIdPtr getVecReg()</div><div class="ttdoc">Gets a free vector register. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00183">free_list.hh:183</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classPhysRegId_html_a1ad33382e95dec0e891d51e08be5aafc"><div class="ttname"><a href="classPhysRegId.html#a1ad33382e95dec0e891d51e08be5aafc">PhysRegId::getNumPinnedWrites</a></div><div class="ttdeci">int getNumPinnedWrites() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00319">reg_class.hh:319</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_ab24336a9c8f75a2b98977d6cd830d5ac"><div class="ttname"><a href="classSimpleRenameMap.html#ab24336a9c8f75a2b98977d6cd830d5ac">SimpleRenameMap::setEntry</a></div><div class="ttdeci">void setEntry(const RegId &amp;arch_reg, PhysRegIdPtr phys_reg)</div><div class="ttdoc">Update rename map with a specific mapping. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00139">rename_map.hh:139</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_a2d8cad780777146f14a007fbcad8f257"><div class="ttname"><a href="classSimpleRenameMap.html#a2d8cad780777146f14a007fbcad8f257">SimpleRenameMap::freeList</a></div><div class="ttdeci">SimpleFreeList * freeList</div><div class="ttdoc">Pointer to the free list from which new physical registers should be allocated in rename() ...</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00081">rename_map.hh:81</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_af16208625611d042d2c6e87d55763036"><div class="ttname"><a href="classUnifiedFreeList.html#af16208625611d042d2c6e87d55763036">UnifiedFreeList::getVecElem</a></div><div class="ttdeci">PhysRegIdPtr getVecElem()</div><div class="ttdoc">Gets a free vector elemenet register. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00186">free_list.hh:186</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_a7bb77d8019746962301ebaec9777f23f"><div class="ttname"><a href="classSimpleRenameMap.html#a7bb77d8019746962301ebaec9777f23f">SimpleRenameMap::init</a></div><div class="ttdeci">void init(unsigned size, SimpleFreeList *_freeList, RegIndex _zeroReg)</div><div class="ttdoc">Because we have an array of rename maps (one per thread) in the CPU, it&amp;#39;s awkward to initialize this ...</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00062">rename_map.cc:62</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a6b7c12d5f6fe3ce59ec7367d7b0b4c01"><div class="ttname"><a href="classUnifiedFreeList.html#a6b7c12d5f6fe3ce59ec7367d7b0b4c01">UnifiedFreeList::vecElemList</a></div><div class="ttdeci">SimpleFreeList vecElemList</div><div class="ttdoc">The list of free vector element registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00137">free_list.hh:137</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html"><div class="ttname"><a href="classUnifiedFreeList.html">UnifiedFreeList</a></div><div class="ttdoc">FreeList class that simply holds the list of free integer and floating point registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00117">free_list.hh:117</a></div></div>
<div class="ttc" id="classUnifiedRenameMap_html_aa39b386349800a8cdbf3bfb64d37b58a"><div class="ttname"><a href="classUnifiedRenameMap.html#aa39b386349800a8cdbf3bfb64d37b58a">UnifiedRenameMap::VecReg</a></div><div class="ttdeci">TheISA::VecReg VecReg</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00174">rename_map.hh:174</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_ad8d6418d636fed6471624f5f89d052b1"><div class="ttname"><a href="classUnifiedFreeList.html#ad8d6418d636fed6471624f5f89d052b1">UnifiedFreeList::ccList</a></div><div class="ttdeci">SimpleFreeList ccList</div><div class="ttdoc">The list of free condition-code registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00144">free_list.hh:144</a></div></div>
<div class="ttc" id="classPhysRegId_html"><div class="ttname"><a href="classPhysRegId.html">PhysRegId</a></div><div class="ttdoc">Physical register ID. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00229">reg_class.hh:229</a></div></div>
<div class="ttc" id="classPhysRegId_html_aab91a40673e9d6e1fbe471f63ff9bc3c"><div class="ttname"><a href="classPhysRegId.html#aab91a40673e9d6e1fbe471f63ff9bc3c">PhysRegId::decrNumPinnedWrites</a></div><div class="ttdeci">void decrNumPinnedWrites()</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00333">reg_class.hh:333</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_ae83db81ce869cc37db4c4d99c7b7df0f"><div class="ttname"><a href="classSimpleRenameMap.html#ae83db81ce869cc37db4c4d99c7b7df0f">SimpleRenameMap::RenameInfo</a></div><div class="ttdeci">std::pair&lt; PhysRegIdPtr, PhysRegIdPtr &gt; RenameInfo</div><div class="ttdoc">Pair of a physical register and a physical register. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8hh_source.html#l00111">rename_map.hh:111</a></div></div>
<div class="ttc" id="classUnifiedRenameMap_html_a68aeafdd095fe406ef729cdb92f21cdf"><div class="ttname"><a href="classUnifiedRenameMap.html#a68aeafdd095fe406ef729cdb92f21cdf">UnifiedRenameMap::switchMode</a></div><div class="ttdeci">void switchMode(VecMode newVecMode)</div><div class="ttdoc">Set vector mode to Full or Elem. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00175">rename_map.cc:175</a></div></div>
<div class="ttc" id="classPhysRegId_html_a735d319d7e06c6bea04da1a8018c8c21"><div class="ttname"><a href="classPhysRegId.html#a735d319d7e06c6bea04da1a8018c8c21">PhysRegId::flatIndex</a></div><div class="ttdeci">const PhysRegIndex &amp; flatIndex() const</div><div class="ttdoc">Flat index accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00311">reg_class.hh:311</a></div></div>
<div class="ttc" id="classRegId_html_a8e4e7cad169403447699fa257adf2a15"><div class="ttname"><a href="classRegId.html#a8e4e7cad169403447699fa257adf2a15">RegId::flatIndex</a></div><div class="ttdeci">RegIndex flatIndex() const</div><div class="ttdoc">Index flattening. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00185">reg_class.hh:185</a></div></div>
<div class="ttc" id="classUnifiedRenameMap_html_a83e3e15782b4dbf7357f673276ab3c01"><div class="ttname"><a href="classUnifiedRenameMap.html#a83e3e15782b4dbf7357f673276ab3c01">UnifiedRenameMap::init</a></div><div class="ttdeci">void init(PhysRegFile *_regFile, RegIndex _intZeroReg, RegIndex _floatZeroReg, UnifiedFreeList *freeList, VecMode _mode)</div><div class="ttdoc">Initializes rename map with given parameters. </div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00112">rename_map.cc:112</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classSimpleRenameMap_html_ac789187654ebe0ae7d5b744c59bcd008"><div class="ttname"><a href="classSimpleRenameMap.html#ac789187654ebe0ae7d5b744c59bcd008">SimpleRenameMap::rename</a></div><div class="ttdeci">RenameInfo rename(const RegId &amp;arch_reg)</div><div class="ttdoc">Tell rename map to get a new free physical register to remap the specified architectural register...</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00074">rename_map.cc:74</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="classUnifiedRenameMap_html_a28ff4a3a3a8bb2187c27e40451a2601d"><div class="ttname"><a href="classUnifiedRenameMap.html#a28ff4a3a3a8bb2187c27e40451a2601d">UnifiedRenameMap::switchFreeList</a></div><div class="ttdeci">void switchFreeList(UnifiedFreeList *freeList)</div><div class="ttdoc">Switch freeList of registers from Full to Elem or vicevers depending on vecMode (vector renaming mode...</div><div class="ttdef"><b>Definition:</b> <a href="rename__map_8cc_source.html#l00137">rename_map.cc:137</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classSimpleFreeList_html_a5f3b72ee7610d85de6ce3bfccf9c4dc8"><div class="ttname"><a href="classSimpleFreeList.html#a5f3b72ee7610d85de6ce3bfccf9c4dc8">SimpleFreeList::getReg</a></div><div class="ttdeci">PhysRegIdPtr getReg()</div><div class="ttdoc">Get the next available register from the free list. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00088">free_list.hh:88</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a470123cb4b24155c8d9ca93d0311d81d"><div class="ttname"><a href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">AlphaISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00054">registers.hh:54</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a026406341371a2ce22f55583423accdc"><div class="ttname"><a href="classUnifiedFreeList.html#a026406341371a2ce22f55583423accdc">UnifiedFreeList::numFreeVecElems</a></div><div class="ttdeci">unsigned numFreeVecElems() const</div><div class="ttdoc">Returns the number of free vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00249">free_list.hh:249</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classRegId_html_ad8988200bc6a9fb0e6d306f07fc58208"><div class="ttname"><a href="classRegId.html#ad8988200bc6a9fb0e6d306f07fc58208">RegId::isZeroReg</a></div><div class="ttdeci">bool isZeroReg() const</div><div class="ttdoc">Check if this is the zero register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00141">reg_class.hh:141</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html_a78df2366507562982e91af1a33704484"><div class="ttname"><a href="classUnifiedFreeList.html#a78df2366507562982e91af1a33704484">UnifiedFreeList::hasFreeVecElems</a></div><div class="ttdeci">bool hasFreeVecElems() const</div><div class="ttdoc">Checks if there are any free vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00231">free_list.hh:231</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa834b70ca764da65920017e744b52dac"><div class="ttname"><a href="namespaceMipsISA.html#aa834b70ca764da65920017e744b52dac">MipsISA::l</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; l</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00322">pra_constants.hh:322</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2ffb21e191e86f0d92f29be8599a13dc"><div class="ttname"><a href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">AlphaISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
