
---------- Begin Simulation Statistics ----------
final_tick                               157285074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393290                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679456                       # Number of bytes of host memory used
host_op_rate                                   394062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.27                       # Real time elapsed on the host
host_tick_rate                              618586300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157285                       # Number of seconds simulated
sim_ticks                                157285074000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.572851                       # CPI: cycles per instruction
system.cpu.discardedOps                        189355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24808168                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.635788                       # IPC: instructions per cycle
system.cpu.numCycles                        157285074                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132476906                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            586                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485824                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735519                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103784                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101812                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              382                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51421613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51421613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51422107                       # number of overall hits
system.cpu.dcache.overall_hits::total        51422107                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       649360                       # number of overall misses
system.cpu.dcache.overall_misses::total        649360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31089144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31089144000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31089144000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31089144000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063048                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063048                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071467                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012471                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012471                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48468.112903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48468.112903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47876.592337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47876.592337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       105773                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3086                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.275113                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       537746                       # number of writebacks
system.cpu.dcache.writebacks::total            537746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53487                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28265265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28265265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29105919999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29105919999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48074.430052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48074.430052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48846.090589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48846.090589                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593822                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40797518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40797518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11694548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11694548000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36955.320097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36955.320097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11022633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11022633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34926.513411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34926.513411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       324984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       324984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19394596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19394596000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59678.618024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59678.618024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17242632000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17242632000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63309.866240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63309.866240                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    840654999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    840654999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106116.510856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106116.510856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.498881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.297654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.498881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52667413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52667413                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685661                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474940                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024760                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277885                       # number of overall hits
system.cpu.icache.overall_hits::total        10277885                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69529000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100185.878963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100185.878963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100185.878963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100185.878963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98185.878963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98185.878963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98185.878963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98185.878963                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277885                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100185.878963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100185.878963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98185.878963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98185.878963                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.274451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.632565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.274451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279273                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 157285074000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               415362                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415395                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              415362                       # number of overall hits
system.l2.overall_hits::total                  415395                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180508                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181169                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            180508                       # number of overall misses
system.l2.overall_misses::total                181169                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18466604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18531934000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65330000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18466604000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18531934000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596564                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596564                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98835.098336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102303.521174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102290.866539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98835.098336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102303.521174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102290.866539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63377                       # number of writebacks
system.l2.writebacks::total                     63377                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14856164000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14908274000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14856164000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14908274000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303679                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78835.098336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82304.249791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82291.592149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78835.098336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82304.249791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82291.592149                       # average overall mshr miss latency
system.l2.replacements                         115731                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       537746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           537746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       537746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       537746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            144667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144667                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13337282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13337282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.468882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104430.035626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104430.035626                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10782982000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10782982000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.468882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84430.035626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84430.035626                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98835.098336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98835.098336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78835.098336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78835.098336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        270695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5129322000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5129322000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97159.130945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97159.130945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4073182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4073182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77161.135106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77161.135106                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63853.330359                       # Cycle average of tags in use
system.l2.tags.total_refs                     1190071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181267                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.565293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.788645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       113.304705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63671.237009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65467                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2561419                       # Number of tag accesses
system.l2.tags.data_accesses                  2561419                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014262206750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3810                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3810                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63377                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181164                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63377                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.545407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.451494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.611679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3535     92.78%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          255      6.69%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.05%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.34%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3810                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.627559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.601422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2627     68.95%     68.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.63%     69.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1118     29.34%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.92%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3810                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11594496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4056128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     73.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157124066000                       # Total gap between requests
system.mem_ctrls.avgGap                     642526.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11551872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4054464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 268963.856036333134                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 73445443.399161964655                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25777805.209920935333                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180503                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63377                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18168500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5575778500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3648895811500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27486.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30890.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  57574448.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11552192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11594496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4056128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4056128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180503                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181164                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63377                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63377                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       268964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     73447478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         73716442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       268964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       268964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25788385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25788385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25788385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       268964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     73447478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        99504827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181159                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63351                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3865                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2197215750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             905795000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5593947000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12128.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30878.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              127528                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44252                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   215.160731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.627302                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   274.690362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        48198     66.27%     66.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4801      6.60%     72.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4342      5.97%     78.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1158      1.59%     80.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8089     11.12%     91.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          756      1.04%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          336      0.46%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          243      0.33%     93.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4807      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11594176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4054464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               73.714407                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               25.777805                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       263437440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       140020320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      649347300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168924420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12415728000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29206841040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35802234240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   78646532760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.025405                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  92773116250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5252000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59259957750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       255854760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       135990030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644127960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     161767800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12415728000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28577154630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36332496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   78523119660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.240759                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  94159461500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5252000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  57873612500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63377                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51768                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127715                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53449                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       477473                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 477473                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15650624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15650624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181164                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           549817000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          977291750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       601123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          108430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272382                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785562                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72551424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               72601600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115731                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4056128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712295                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 711307     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    988      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712295                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 157285074000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2266148000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787614995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
