{"vcs1":{"timestamp_begin":1730915547.925860912, "rt":1.51, "ut":0.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1730915549.519088641, "rt":1.53, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1730915551.130716018, "rt":0.34, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730915547.215984337}
{"VCS_COMP_START_TIME": 1730915547.215984337}
{"VCS_COMP_END_TIME": 1730915553.195689359}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329760}}
{"stitch_vcselab": {"peak_mem": 215152}}
