{:input (genetic.crossover/dumb-crossover 759185043 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif") (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_30, \\wire1_:missing , \\wire:missing_edge , \\wire3_:missing , \\wire4_:missing , \\wire27_31_33_44_28_51_5_53_:missing_37 , wire6_52, wire10_40, wire11_43, wire12_44, wire13_50, wire54_89, wire55_91, \\wire57_:missing , \\wire58_:missing , wire59_44, wire60_44, wire62_93, wire63_95);\n  wire \\:missing_edge ;\n  input wire0_30;\n  wire wire0_30;\n  wire \\wire104_:missing ;\n  output wire10_40;\n  wire wire10_40;\n  output wire11_43;\n  wire wire11_43;\n  output wire12_44;\n  wire wire12_44;\n  output wire13_50;\n  wire wire13_50;\n  wire wire15_28;\n  wire wire15_44;\n  wire \\wire15_:missing ;\n  wire wire16_44;\n  wire wire16_49;\n  wire \\wire16_:missing ;\n  wire wire17_44;\n  wire \\wire17_:missing ;\n  wire wire18_52;\n  wire wire18_53;\n  wire \\wire18_:missing ;\n  wire wire19_44;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_34;\n  wire wire20_36;\n  wire wire20_37;\n  wire wire21_38;\n  wire wire21_44;\n  wire \\wire21_:missing ;\n  wire wire22_41;\n  wire wire22_44;\n  wire wire23_44;\n  wire wire24_42;\n  wire wire24_44;\n  input \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  wire \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  wire wire34_35;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire46_47;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire wire51_100;\n  wire wire51_102;\n  wire wire51_25;\n  wire wire51_26;\n  wire wire51_29;\n  wire wire51_32;\n  wire wire51_36;\n  wire wire51_38;\n  wire wire51_46;\n  wire wire51_48;\n  wire wire51_49;\n  wire wire51_50;\n  wire wire51_78;\n  wire wire51_82;\n  wire wire51_84;\n  wire wire51_85;\n  wire wire51_92;\n  wire wire51_96;\n  input wire54_89;\n  wire wire54_89;\n  input wire55_91;\n  wire wire55_91;\n  input \\wire57_:missing ;\n  wire \\wire57_:missing ;\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  output wire59_44;\n  wire wire59_44;\n  output wire60_44;\n  wire wire60_44;\n  output wire62_93;\n  wire wire62_93;\n  output wire63_95;\n  wire wire63_95;\n  wire wire67_44;\n  wire wire68_94;\n  wire wire69_44;\n  input wire6_52;\n  wire wire6_52;\n  wire wire70_100;\n  wire wire70_101;\n  wire wire71_103;\n  wire wire71_44;\n  wire \\wire71_:missing ;\n  wire wire72_44;\n  wire \\wire72_:missing ;\n  wire wire73_104;\n  wire wire73_105;\n  wire wire73_44;\n  wire wire74_44;\n  wire wire74_85;\n  wire \\wire74_:missing ;\n  wire wire75_44;\n  wire wire75_86;\n  wire \\wire75_:missing ;\n  wire wire76_44;\n  wire wire76_87;\n  wire wire76_89;\n  wire wire77_44;\n  wire wire77_91;\n  wire wire78_79;\n  wire \\wire81_:missing ;\n  wire \\wire82_:missing ;\n  wire \\wire86_101_103_66_97_83_:missing_105_80 ;\n  wire wire87_88;\n  wire \\wire90_:missing ;\n  wire wire92_93;\n  wire wire98_99;\n  wire \\wire:missing_102 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_79 ;\n  wire \\wire:missing_80 ;\n  wire \\wire:missing_83 ;\n  wire \\wire:missing_84 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire15_:missing  = 4'h8 >> { wire15_28, wire15_44 };\n  assign wire24_42 = 4'h8 >> { wire24_44, wire24_44 };\n  assign \\wire16_:missing  = 4'h8 >> { wire16_44, wire16_49 };\n  assign \\wire17_:missing  = 4'h8 >> { \\wire:missing_edge , wire17_44 };\n  assign \\wire18_:missing  = 4'h8 >> { wire18_53, wire18_52 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire67_44 };\n  assign wire68_94 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire69_44, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire70_101, wire70_100 };\n  assign \\wire71_:missing  = 4'h8 >> { wire71_103, wire71_44 };\n  assign \\wire72_:missing  = 4'h8 >> { wire72_44, wire72_44 };\n  assign wire73_104 = 4'h8 >> { wire73_105, wire73_44 };\n  assign \\wire74_:missing  = 4'h8 >> { wire74_44, wire74_85 };\n  assign \\wire75_:missing  = 4'h8 >> { wire75_86, wire75_44 };\n  assign wire76_87 = 4'h8 >> { wire76_44, wire76_89 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_44, wire19_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire77_44, wire77_91 };\n  assign wire20_34 = 4'h8 >> { wire20_37, wire20_36 };\n  assign \\wire21_:missing  = 4'h8 >> { wire21_44, wire21_38 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_44, wire22_41 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_44, wire23_44 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire86_101_103_66_97_83_:missing_105_80  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire73_105 = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign \\wire104_:missing  = wire73_104;\n  assign wire71_103 = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign \\wire:missing_102  = wire51_102;\n  assign wire70_101 = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign wire70_100 = wire51_100;\n  assign \\wire:missing_edge  = wire98_99;\n  assign wire98_99 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign \\wire:missing_edge  = wire51_96;\n  assign wire63_95 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire68_94;\n  assign wire62_93 = wire92_93;\n  assign wire92_93 = wire51_92;\n  assign wire77_91 = wire55_91;\n  assign \\wire90_:missing  = \\wire:missing_edge ;\n  assign wire76_89 = wire54_89;\n  assign \\wire:missing_edge  = wire87_88;\n  assign wire87_88 = wire76_87;\n  assign wire75_86 = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign wire74_85 = wire51_85;\n  assign \\wire:missing_84  = wire51_84;\n  assign \\wire:missing_83  = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign \\wire82_:missing  = wire51_82;\n  assign \\wire81_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_80  = \\wire86_101_103_66_97_83_:missing_105_80 ;\n  assign \\wire:missing_79  = wire78_79;\n  assign wire78_79 = wire51_78;\n  assign wire18_53 = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign wire18_52 = wire6_52;\n  assign wire51_26 = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign wire13_50 = wire51_50;\n  assign wire16_49 = wire51_49;\n  assign \\wire:missing_48  = wire51_48;\n  assign \\wire:missing_47  = wire46_47;\n  assign wire46_47 = wire51_46;\n  assign \\wire:missing_45  = \\wire:missing_edge ;\n  assign \\wire:missing_44  = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign wire11_43 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire24_42;\n  assign wire22_41 = \\wire:missing_edge ;\n  assign wire10_40 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire21_38 = wire51_38;\n  assign wire20_37 = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign wire20_36 = wire51_36;\n  assign \\wire:missing_edge  = wire34_35;\n  assign wire34_35 = wire20_34;\n  assign \\wire:missing_edge  = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign \\wire:missing_edge  = wire51_32;\n  assign \\wire:missing_edge  = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign \\wire:missing_30  = wire0_30;\n  assign \\wire:missing_29  = wire51_29;\n  assign wire15_28 = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign \\wire:missing_edge  = \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  assign \\wire:missing_26  = wire51_26;\n  assign \\wire:missing_edge  = wire51_25;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/9BEF037.v:3.1-212.10\" *)\nmodule postsynth(wire0_30, \\wire1_:missing , \\wire:missing_edge , \\wire3_:missing , \\wire4_:missing , \\wire27_31_33_44_28_51_5_53_:missing_37 , wire6_52, wire10_40, wire11_43, wire12_44, wire13_50, wire54_89, wire55_91, \\wire57_:missing , \\wire58_:missing , wire59_44, wire60_44, wire62_93, wire63_95);\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:5.9-5.17\" *)\n  input wire0_30;\n  wire wire0_30;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:8.10-8.19\" *)\n  output wire10_40;\n  wire wire10_40;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:10.10-10.19\" *)\n  output wire11_43;\n  wire wire11_43;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:12.10-12.19\" *)\n  output wire12_44;\n  wire wire12_44;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:14.10-14.19\" *)\n  output wire13_50;\n  wire wire13_50;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:16.8-16.17\" *)\n  wire wire15_28;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:24.8-24.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire18_52;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:25.8-25.17\" *)\n  wire wire18_53;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:28.9-28.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:30.8-30.17\" *)\n  wire wire20_34;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:32.8-32.17\" *)\n  wire wire20_37;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:36.8-36.17\" *)\n  wire wire22_41;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:39.8-39.17\" *)\n  wire wire24_42;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:41.9-41.48\" *)\n  input \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  wire \\wire27_31_33_44_28_51_5_53_:missing_37 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:43.8-43.17\" *)\n  wire wire34_35;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:44.9-44.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:47.9-47.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:51.8-51.17\" *)\n  wire wire51_25;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:52.8-52.17\" *)\n  wire wire51_26;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:54.8-54.17\" *)\n  wire wire51_32;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:60.8-60.17\" *)\n  wire wire51_50;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:65.8-65.17\" *)\n  wire wire51_92;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:66.8-66.17\" *)\n  wire wire51_96;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:67.9-67.18\" *)\n  input wire54_89;\n  wire wire54_89;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:69.9-69.18\" *)\n  input wire55_91;\n  wire wire55_91;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:71.9-71.25\" *)\n  input \\wire57_:missing ;\n  wire \\wire57_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:73.9-73.25\" *)\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:75.10-75.19\" *)\n  output wire59_44;\n  wire wire59_44;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:77.10-77.19\" *)\n  output wire60_44;\n  wire wire60_44;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:79.10-79.19\" *)\n  output wire62_93;\n  wire wire62_93;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:81.10-81.19\" *)\n  output wire63_95;\n  wire wire63_95;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:84.8-84.17\" *)\n  wire wire68_94;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:86.9-86.17\" *)\n  input wire6_52;\n  wire wire6_52;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:89.8-89.18\" *)\n  wire wire70_101;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:90.8-90.18\" *)\n  wire wire71_103;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:96.8-96.18\" *)\n  wire wire73_105;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:102.8-102.17\" *)\n  wire wire75_86;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:105.8-105.17\" *)\n  wire wire76_87;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:106.8-106.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire76_89;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:108.8-108.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire77_91;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:110.8-110.24\" *)\n  wire \\wire81_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:112.8-112.48\" *)\n  wire \\wire86_101_103_66_97_83_:missing_105_80 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:113.8-113.17\" *)\n  wire wire87_88;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:114.8-114.24\" *)\n  wire \\wire90_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:115.8-115.17\" *)\n  wire wire92_93;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:116.8-116.17\" *)\n  wire wire98_99;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:118.8-118.24\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:120.8-120.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:121.8-121.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:122.8-122.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:126.8-126.24\" *)\n  wire \\wire:missing_80 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:127.8-127.24\" *)\n  wire \\wire:missing_83 ;\n  (* src = \"/tmp/fuzzmount731121EF/9BEF037.v:129.9-129.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_40 = 1'h0;\n  assign wire11_43 = 1'h0;\n  assign wire12_44 = 1'hx;\n  assign wire13_50 = 1'hx;\n  assign wire15_28 = 1'h0;\n  assign wire18_52 = wire6_52;\n  assign wire18_53 = 1'h0;\n  assign wire20_34 = 1'h0;\n  assign wire20_37 = 1'h0;\n  assign wire22_41 = 1'h0;\n  assign wire24_42 = 1'h0;\n  assign \\wire27_31_33_44_28_51_5_53_:missing_37  = 1'h0;\n  assign wire34_35 = 1'h0;\n  assign wire51_25 = 1'h0;\n  assign wire51_26 = 1'h0;\n  assign wire51_32 = 1'h0;\n  assign wire51_50 = 1'hx;\n  assign wire51_92 = 1'hx;\n  assign wire51_96 = 1'h0;\n  assign wire59_44 = 1'hx;\n  assign wire60_44 = 1'hx;\n  assign wire62_93 = 1'hx;\n  assign wire63_95 = 1'h0;\n  assign wire68_94 = 1'h0;\n  assign wire70_101 = 1'h0;\n  assign wire71_103 = 1'h0;\n  assign wire73_105 = 1'h0;\n  assign wire75_86 = 1'h0;\n  assign wire76_87 = 1'h0;\n  assign wire76_89 = wire54_89;\n  assign wire77_91 = wire55_91;\n  assign \\wire81_:missing  = 1'h0;\n  assign \\wire86_101_103_66_97_83_:missing_105_80  = 1'h0;\n  assign wire87_88 = 1'h0;\n  assign \\wire90_:missing  = 1'h0;\n  assign wire92_93 = 1'hx;\n  assign wire98_99 = 1'h0;\n  assign \\wire:missing_26  = 1'h0;\n  assign \\wire:missing_30  = wire0_30;\n  assign \\wire:missing_44  = 1'h0;\n  assign \\wire:missing_45  = 1'h0;\n  assign \\wire:missing_80  = 1'h0;\n  assign \\wire:missing_83  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 14:44:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj/src/top.v'.\nSBY 14:44:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] Copy '/tmp/fuzzmount731121EF/9BEF037.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj/src/9BEF037.v'.\nSBY 14:44:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] Copy '/tmp/fuzzmount731121EF/9BEF037.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj/src/9BEF037.post.v'.\nSBY 14:44:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: abc pdr\nSBY 14:44:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:150$119_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:150$119.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:148$117_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:148$117.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:147$116_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:147$116.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:146$115_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:146$115.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:145$114_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:145$114.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:139$108_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:139$108.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:138$107_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:138$107.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:151$120_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:151$120.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:136$105_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:136$105.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/9BEF037.v:132$101_Y [0] between cell $shr$/tmp/fuzzmount731121EF/9BEF037.v:132$101.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire presynth.\\wire62_93 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire presynth.\\wire60_44 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire presynth.\\wire59_44 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire presynth.\\wire13_50 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire presynth.\\wire12_44 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_post_12 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_pre_12 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 14:44:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 14:44:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] base: finished (returncode=0)\nSBY 14:44:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire presynth.\\wire62_93 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire presynth.\\wire60_44 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire presynth.\\wire59_44 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire presynth.\\wire13_50 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire presynth.\\wire12_44 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_post_12 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_pre_12 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 14:44:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] aig: finished (returncode=0)\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: Warning: The network has no constraints.\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: finished (returncode=0)\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] engine_0: Status returned by engine: FAIL\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj'.\nSBY 14:44:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbki0mqoj] DONE (FAIL, rc=2)\n", :err ""}}}