// Seed: 70328326
module module_0 (
    output wor  id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3,
    input  wor  id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd77
) (
    output uwire id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    input wire id_4,
    input wire _id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input wor id_9
);
  module_0 modCall_1 (
      id_0,
      id_9,
      id_1,
      id_9,
      id_6
  );
  logic [id_5 : 1] id_11;
endmodule
