Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 17 20:00:51 2021
| Host         : PA05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_memory_w_r/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_memory_w_r/clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.722        0.000                      0                   86        0.263        0.000                      0                   86        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_div      {0.000 25.000}     50.000          20.000          
  clkfbout_clk_div      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_div           45.722        0.000                      0                   85        0.263        0.000                      0                   85       24.500        0.000                       0                    33  
  clkfbout_clk_div                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div        47.253        0.000                      0                    1        0.607        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk_div/inst/clk_in1
  To Clock:  u_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       45.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.722ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.963ns (23.037%)  route 3.217ns (76.963%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.833     1.737    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.124     1.861 r  u_memory_w_r/cnt_1s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_memory_w_r/cnt_1s_1[1]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[1]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029    47.583    u_memory_w_r/cnt_1s_reg[1]
  -------------------------------------------------------------------
                         required time                         47.583    
                         arrival time                          -1.861    
  -------------------------------------------------------------------
                         slack                                 45.722    

Slack (MET) :             45.724ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.963ns (23.037%)  route 3.217ns (76.963%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.833     1.737    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.124     1.861 r  u_memory_w_r/cnt_1s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u_memory_w_r/cnt_1s_1[4]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[4]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031    47.585    u_memory_w_r/cnt_1s_reg[4]
  -------------------------------------------------------------------
                         required time                         47.585    
                         arrival time                          -1.861    
  -------------------------------------------------------------------
                         slack                                 45.724    

Slack (MET) :             45.725ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.963ns (23.042%)  route 3.216ns (76.958%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.832     1.736    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.124     1.860 r  u_memory_w_r/cnt_1s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_memory_w_r/cnt_1s_1[2]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[2]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031    47.585    u_memory_w_r/cnt_1s_reg[2]
  -------------------------------------------------------------------
                         required time                         47.585    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 45.725    

Slack (MET) :             45.738ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.993ns (23.585%)  route 3.217ns (76.415%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.833     1.737    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.154     1.891 r  u_memory_w_r/cnt_1s[9]_i_1/O
                         net (fo=1, routed)           0.000     1.891    u_memory_w_r/cnt_1s_1[9]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[9]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.075    47.629    u_memory_w_r/cnt_1s_reg[9]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                 45.738    

Slack (MET) :             45.740ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.991ns (23.549%)  route 3.217ns (76.451%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.833     1.737    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.152     1.889 r  u_memory_w_r/cnt_1s[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_memory_w_r/cnt_1s_1[6]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[6]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.075    47.629    u_memory_w_r/cnt_1s_reg[6]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                 45.740    

Slack (MET) :             45.741ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.991ns (23.554%)  route 3.216ns (76.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.832     1.736    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.152     1.888 r  u_memory_w_r/cnt_1s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_memory_w_r/cnt_1s_1[3]
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[3]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.075    47.629    u_memory_w_r/cnt_1s_reg[3]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 45.741    

Slack (MET) :             45.783ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 2.335ns (56.082%)  route 1.829ns (43.918%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 47.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.711    -2.318    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.419    -1.899 r  u_memory_w_r/cnt_1s_reg[3]/Q
                         net (fo=2, routed)           0.558    -1.342    u_memory_w_r/cnt_1s[3]
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676    -0.666 r  u_memory_w_r/cnt_1s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.666    u_memory_w_r/cnt_1s0_carry_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.549 r  u_memory_w_r/cnt_1s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    u_memory_w_r/cnt_1s0_carry__0_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.432 r  u_memory_w_r/cnt_1s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_memory_w_r/cnt_1s0_carry__1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.315 r  u_memory_w_r/cnt_1s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.315    u_memory_w_r/cnt_1s0_carry__2_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.198 r  u_memory_w_r/cnt_1s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.198    u_memory_w_r/cnt_1s0_carry__3_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  u_memory_w_r/cnt_1s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.081    u_memory_w_r/cnt_1s0_carry__4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.242 r  u_memory_w_r/cnt_1s0_carry__5/O[1]
                         net (fo=1, routed)           1.271     1.513    u_memory_w_r/data0[26]
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.332     1.845 r  u_memory_w_r/cnt_1s[26]_i_2/O
                         net (fo=1, routed)           0.000     1.845    u_memory_w_r/cnt_1s_1[26]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    47.150    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[26]/C
                         clock pessimism              0.505    47.656    
                         clock uncertainty           -0.103    47.553    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.075    47.628    u_memory_w_r/cnt_1s_reg[26]
  -------------------------------------------------------------------
                         required time                         47.628    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                 45.783    

Slack (MET) :             45.873ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.963ns (23.889%)  route 3.068ns (76.111%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.684     1.588    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.124     1.712 r  u_memory_w_r/cnt_1s[5]_i_1/O
                         net (fo=1, routed)           0.000     1.712    u_memory_w_r/cnt_1s_1[5]
    SLICE_X7Y102         FDRE                                         r  u_memory_w_r/cnt_1s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y102         FDRE                                         r  u_memory_w_r/cnt_1s_reg[5]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.031    47.585    u_memory_w_r/cnt_1s_reg[5]
  -------------------------------------------------------------------
                         required time                         47.585    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                 45.873    

Slack (MET) :             45.887ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.993ns (24.451%)  route 3.068ns (75.549%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 47.151 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -2.319    u_memory_w_r/CLK
    SLICE_X7Y105         FDRE                                         r  u_memory_w_r/cnt_1s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.419    -1.900 f  u_memory_w_r/cnt_1s_reg[21]/Q
                         net (fo=2, routed)           0.810    -1.090    u_memory_w_r/cnt_1s[21]
    SLICE_X7Y106         LUT4 (Prop_lut4_I1_O)        0.296    -0.794 r  u_memory_w_r/cnt_1s[26]_i_6/O
                         net (fo=1, routed)           0.574    -0.220    u_memory_w_r/cnt_1s[26]_i_6_n_0
    SLICE_X7Y105         LUT5 (Prop_lut5_I3_O)        0.124    -0.096 r  u_memory_w_r/cnt_1s[26]_i_3/O
                         net (fo=27, routed)          1.684     1.588    u_memory_w_r/cnt_1s[26]_i_3_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.154     1.742 r  u_memory_w_r/cnt_1s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.742    u_memory_w_r/cnt_1s_1[8]
    SLICE_X7Y102         FDRE                                         r  u_memory_w_r/cnt_1s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591    47.151    u_memory_w_r/CLK
    SLICE_X7Y102         FDRE                                         r  u_memory_w_r/cnt_1s_reg[8]/C
                         clock pessimism              0.505    47.657    
                         clock uncertainty           -0.103    47.554    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.075    47.629    u_memory_w_r/cnt_1s_reg[8]
  -------------------------------------------------------------------
                         required time                         47.629    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                 45.887    

Slack (MET) :             45.896ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_1s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.222ns (54.863%)  route 1.828ns (45.137%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 47.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.711    -2.318    u_memory_w_r/CLK
    SLICE_X7Y101         FDRE                                         r  u_memory_w_r/cnt_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.419    -1.899 r  u_memory_w_r/cnt_1s_reg[3]/Q
                         net (fo=2, routed)           0.558    -1.342    u_memory_w_r/cnt_1s[3]
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676    -0.666 r  u_memory_w_r/cnt_1s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.666    u_memory_w_r/cnt_1s0_carry_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.549 r  u_memory_w_r/cnt_1s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.549    u_memory_w_r/cnt_1s0_carry__0_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.432 r  u_memory_w_r/cnt_1s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.432    u_memory_w_r/cnt_1s0_carry__1_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.315 r  u_memory_w_r/cnt_1s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.315    u_memory_w_r/cnt_1s0_carry__2_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.198 r  u_memory_w_r/cnt_1s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.198    u_memory_w_r/cnt_1s0_carry__3_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.081 r  u_memory_w_r/cnt_1s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.081    u_memory_w_r/cnt_1s0_carry__4_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.138 r  u_memory_w_r/cnt_1s0_carry__5/O[0]
                         net (fo=1, routed)           1.271     1.409    u_memory_w_r/data0[25]
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.323     1.732 r  u_memory_w_r/cnt_1s[25]_i_1/O
                         net (fo=1, routed)           0.000     1.732    u_memory_w_r/cnt_1s_1[25]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    47.150    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[25]/C
                         clock pessimism              0.505    47.656    
                         clock uncertainty           -0.103    47.553    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.075    47.628    u_memory_w_r/cnt_1s_reg[25]
  -------------------------------------------------------------------
                         required time                         47.628    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 45.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_memory_w_r/clk_1s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/clk_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.816    u_memory_w_r/CLK
    SLICE_X7Y103         FDCE                                         r  u_memory_w_r/clk_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDCE (Prop_fdce_C_Q)         0.141    -0.675 r  u_memory_w_r/clk_1s_reg/Q
                         net (fo=2, routed)           0.168    -0.506    u_memory_w_r/clk_1s_reg_n_0
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.045    -0.461 r  u_memory_w_r/clk_1s_i_1/O
                         net (fo=1, routed)           0.000    -0.461    u_memory_w_r/clk_1s_i_1_n_0
    SLICE_X7Y103         FDCE                                         r  u_memory_w_r/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y103         FDCE                                         r  u_memory_w_r/clk_1s_reg/C
                         clock pessimism              0.427    -0.816    
    SLICE_X7Y103         FDCE (Hold_fdce_C_D)         0.091    -0.725    u_memory_w_r/clk_1s_reg
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.192    -0.482    u_memory_w_r/state[1]
    SLICE_X3Y105         LUT5 (Prop_lut5_I1_O)        0.045    -0.437 r  u_memory_w_r/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    u_memory_w_r/FSM_onehot_state[2]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -1.240    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.091    -0.724    u_memory_w_r/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.973%)  route 0.219ns (54.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.219    -0.455    u_memory_w_r/FSM_onehot_state_reg_n_0_[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I3_O)        0.045    -0.410 r  u_memory_w_r/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.410    u_memory_w_r/FSM_onehot_state[1]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -1.240    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.092    -0.723    u_memory_w_r/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDPE (Prop_fdpe_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.241    -0.433    u_memory_w_r/FSM_onehot_state_reg_n_0_[0]
    SLICE_X3Y105         LUT3 (Prop_lut3_I1_O)        0.045    -0.388 r  u_memory_w_r/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    u_memory_w_r/FSM_onehot_state[0]_i_1_n_0
    SLICE_X3Y105         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -1.240    u_memory_w_r/CLK
    SLICE_X3Y105         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X3Y105         FDPE (Hold_fdpe_C_D)         0.092    -0.723    u_memory_w_r/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[11]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[14]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[14]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[15]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[15]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[16]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[16]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[22]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[22]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_1s_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          0.276    -0.398    u_memory_w_r/state[1]
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y104         FDRE                                         r  u_memory_w_r/cnt_1s_reg[23]/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y104         FDRE (Hold_fdre_C_CE)       -0.039    -0.818    u_memory_w_r/cnt_1s_reg[23]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y105     u_memory_w_r/cnt_1s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y104     u_memory_w_r/cnt_1s_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y105     u_memory_w_r/cnt_1s_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y101     u_memory_w_r/cnt_1s_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y101     u_memory_w_r/cnt_1s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y101     u_memory_w_r/cnt_1s_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y101     u_memory_w_r/cnt_1s_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y105     u_memory_w_r/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y105     u_memory_w_r/cnt_1s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y104     u_memory_w_r/cnt_1s_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y102     u_memory_w_r/cnt_1s_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y105     u_memory_w_r/cnt_1s_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y104     u_memory_w_r/cnt_1s_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y104     u_memory_w_r/cnt_1s_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       47.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.253ns  (required time - arrival time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/clk_1s_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.580ns (26.405%)  route 1.617ns (73.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 47.150 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.711    -2.318    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.456    -1.862 r  u_memory_w_r/FSM_onehot_state_reg[2]/Q
                         net (fo=50, routed)          1.123    -0.739    u_memory_w_r/state[1]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124    -0.615 f  u_memory_w_r/cnt_1s[26]_i_1/O
                         net (fo=28, routed)          0.493    -0.122    u_memory_w_r/cnt_1s[26]_i_1_n_0
    SLICE_X7Y103         FDCE                                         f  u_memory_w_r/clk_1s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    51.162    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    47.150    u_memory_w_r/CLK
    SLICE_X7Y103         FDCE                                         r  u_memory_w_r/clk_1s_reg/C
                         clock pessimism              0.488    47.639    
                         clock uncertainty           -0.103    47.536    
    SLICE_X7Y103         FDCE (Recov_fdce_C_CLR)     -0.405    47.131    u_memory_w_r/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         47.131    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                 47.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/clk_1s_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.756%)  route 0.365ns (66.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.815    u_memory_w_r/CLK
    SLICE_X3Y105         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  u_memory_w_r/FSM_onehot_state_reg[1]/Q
                         net (fo=42, routed)          0.184    -0.490    u_memory_w_r/state[0]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.045    -0.445 f  u_memory_w_r/cnt_1s[26]_i_1/O
                         net (fo=28, routed)          0.181    -0.264    u_memory_w_r/cnt_1s[26]_i_1_n_0
    SLICE_X7Y103         FDCE                                         f  u_memory_w_r/clk_1s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_div/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -1.243    u_memory_w_r/CLK
    SLICE_X7Y103         FDCE                                         r  u_memory_w_r/clk_1s_reg/C
                         clock pessimism              0.464    -0.779    
    SLICE_X7Y103         FDCE (Remov_fdce_C_CLR)     -0.092    -0.871    u_memory_w_r/clk_1s_reg
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.607    





