INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:42:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli2/multiply_unit/q2_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.481ns (16.090%)  route 2.509ns (83.910%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 5.207 - 4.000 ) 
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=630, unset)          1.322     1.322    fork0/generateBlocks[0].regblock/clk
    SLICE_X3Y123         FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.223     1.545 f  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=7, routed)           0.639     2.184    tehb14/reg_value_10
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.043     2.227 f  tehb14/data_reg[7]_i_8/O
                         net (fo=9, routed)           0.178     2.405    control_merge4/oehb1/data_reg_reg[0]_1
    SLICE_X3Y121         LUT6 (Prop_lut6_I4_O)        0.043     2.448 f  control_merge4/oehb1/data_reg[7]_i_5__1/O
                         net (fo=17, routed)          0.325     2.773    control_merge4/oehb1/data_reg_reg[0]_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.043     2.816 f  control_merge4/oehb1/full_reg_i_2__2/O
                         net (fo=5, routed)           0.204     3.021    control_merge4/fork_C1/generateBlocks[0].regblock/data_reg_reg[0]_2
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.043     3.064 r  control_merge4/fork_C1/generateBlocks[0].regblock/full_reg_i_3__6/O
                         net (fo=13, routed)          0.356     3.420    control_merge4/fork_C1/generateBlocks[0].regblock/reg_value_reg_6
    SLICE_X2Y113         LUT6 (Prop_lut6_I1_O)        0.043     3.463 r  control_merge4/fork_C1/generateBlocks[0].regblock/data_reg[0]_i_1__1/O
                         net (fo=2, routed)           0.264     3.726    mux6/tehb1/data_reg_reg[7]_0[0]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.043     3.769 r  mux6/tehb1/q2_reg_i_9/O
                         net (fo=2, routed)           0.542     4.312    muli2/multiply_unit/A[0]
    DSP48_X0Y44          DSP48E1                                      r  muli2/multiply_unit/q2_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=630, unset)          1.207     5.207    muli2/multiply_unit/clk
    DSP48_X0Y44          DSP48E1                                      r  muli2/multiply_unit/q2_reg/CLK
                         clock pessimism              0.085     5.292    
                         clock uncertainty           -0.035     5.256    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.995    muli2/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  0.684    




