// Seed: 2013691378
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply1 id_4
);
  logic id_6, id_7, id_8;
  logic id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd70
) (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  _id_2
);
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  uwire [-1 : id_2] id_5, id_6, id_7, id_8;
  wire [id_2 : 1] id_9;
  wire id_10;
  ;
  logic id_11 = -1 == id_4[1'b0 : 1];
  assign id_5 = id_7;
  assign id_8 = 1;
endmodule
