$date
	Tue Aug 30 10:42:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise2_2_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module test $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$var wire 1 ' i1 $end
$var wire 1 ( i2 $end
$var wire 1 ) i3 $end
$var wire 1 * j1 $end
$var wire 1 + j2 $end
$var wire 1 , j3 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#10
0*
1&
#20
1"
1!
1*
1#
0)
0,
0&
1%
#30
0*
1&
#40
0+
1"
1!
1(
1*
1#
0)
1,
0'
0&
0%
1$
#50
0#
0"
0!
1)
1+
0(
0*
1&
#60
0+
1"
1!
1(
1*
1#
0)
0,
0&
1%
#70
1+
0(
0*
1&
#80
