// Seed: 4000349914
module module_0 (
    input supply1 id_0
    , id_17,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    output wire id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri id_15
);
  assign id_5 = 1;
  wire id_18;
  assign id_4 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    input supply1 id_3
);
  wire id_5;
  module_0(
      id_3, id_3, id_3, id_2, id_2, id_2, id_0, id_2, id_3, id_2, id_1, id_2, id_2, id_0, id_3, id_2
  );
endmodule
