
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.000692                       # Number of seconds simulated
sim_ticks                                6000691771000                       # Number of ticks simulated
final_tick                               6000691771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 650985                       # Simulator instruction rate (inst/s)
host_op_rate                                  1042764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4192816087                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660252                       # Number of bytes of host memory used
host_seconds                                  1431.18                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387816                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890002112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890002112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             183072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                186826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148316585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148316585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148316585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            183072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148503412                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684107                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936011                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455657                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12001383542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387816                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881102                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571466                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881102                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935104                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692984                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199357                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310546                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026583                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12001383542                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742418                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024194     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684049     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387816                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.851244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.396362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.851244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180221                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180221                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577425                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714921                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292346                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292346                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106682                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627557                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734239                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734239                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75994193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75994193500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4094857700500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4094857700500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4170851894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4170851894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4170851894000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4170851894000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026585                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026585                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026585                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24461.529535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24461.529535                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73612.035497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73612.035497                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71012.274357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71012.274357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71012.274357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71012.274357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5652                       # number of writebacks
system.cpu.dcache.writebacks::total              5652                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106682                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627557                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734239                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72887511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72887511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4039230143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4039230143500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4112117655000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4112117655000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4112117655000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4112117655000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23461.529535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23461.529535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72612.035497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72612.035497                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70012.274357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70012.274357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70012.274357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70012.274357                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126539                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.939019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4117771.752841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.939019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.546756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911666                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455305                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455305                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455305                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455305                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455305                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     92229000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92229000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     92229000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92229000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     92229000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92229000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 262014.204545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 262014.204545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 262014.204545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 262014.204545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 262014.204545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 262014.204545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91877000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 261014.204545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 261014.204545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 261014.204545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 261014.204545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 261014.204545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 261014.204545                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.874125                       # Cycle average of tags in use
system.l2.tags.total_refs                   117483298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.681191                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.807669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.065886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941576960                       # Number of tag accesses
system.l2.tags.data_accesses                941576960                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5652                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55622124                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55622124                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809273                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809273                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1685                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413480                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1415165                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415165                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1415165                       # number of overall hits
system.l2.overall_hits::total                 1415165                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797915                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797915                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693202                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711886                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712238                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data            1711886                       # number of overall misses
system.l2.overall_misses::total               1712238                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3653461757000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3653461757000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10131963500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10131963500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     91337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91337000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53385947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53385947000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      91337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63517910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63609247500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     91337000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63517910500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63609247500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55622124                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55622124                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607188                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127403                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127403                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917276                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545019                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547444                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547495                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547444                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547495                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131429.344863                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131429.344863                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 542280.213016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 542280.213016                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 259480.113636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 259480.113636                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31529.579460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31529.579460                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 259480.113636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37104.053950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37149.769775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 259480.113636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37104.053950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37149.769775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17107                       # number of writebacks
system.l2.writebacks::total                     17107                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797915                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797915                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18684                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693202                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712238                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3375482607000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3375482607000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9945123500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9945123500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     87817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36453927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36453927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46399050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46486867500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46399050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46486867500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545019                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547495                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121429.344863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121429.344863                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 532280.213016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 532280.213016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 249480.113636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 249480.113636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21529.579460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21529.579460                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 249480.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27104.053950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27149.769775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 249480.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27104.053950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27149.769775                       # average overall mshr miss latency
system.l2.replacements                        1708512                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14284.397512                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029411                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17517                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3369.835645                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        235.602085                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14048.795427                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.014380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.857470                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.871850                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16309                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 944488093                       # Number of tag accesses
system.l3.tags.data_accesses                944488093                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17107                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17107                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27811026                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27811026                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905473                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905473                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693029                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693029                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693029                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693029                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693029                       # number of overall hits
system.l3.overall_hits::total                 1693029                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894134                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894134                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          173                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             525                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17165                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17517                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              17165                       # number of overall misses
system.l3.overall_misses::total                 17517                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2923889970478                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2923889970478                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9519764500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9519764500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     83945000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     51900500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    135845500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      83945000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9571665000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9655610000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     83945000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9571665000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9655610000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17107                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17107                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27811026                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27811026                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799607                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799607                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693202                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693554                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710194                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710546                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710194                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710546                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000102                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000310                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010037                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010241                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010037                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010241                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210440.605401                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210440.605401                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 560249.794021                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 560249.794021                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 238480.113636                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 300002.890173                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 258753.333333                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 238480.113636                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 557626.856976                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 551213.678141                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 238480.113636                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 557626.856976                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 551213.678141                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  810                       # number of writebacks
system.l3.writebacks::total                       810                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894134                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          173                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          525                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17165                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17517                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17165                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17517                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2784948630478                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2784948630478                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9349844500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9349844500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     80425000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     50170500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    130595500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     80425000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9400015000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9480440000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     80425000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9400015000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9480440000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000102                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010037                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010241                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010037                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010241                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200440.605401                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200440.605401                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 550249.794021                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 550249.794021                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 228480.113636                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 290002.890173                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 248753.333333                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 228480.113636                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 547626.856976                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 541213.678141                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 228480.113636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 547626.856976                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 541213.678141                       # average overall mshr miss latency
system.l3.replacements                           1133                       # number of replacements
system.membus.snoop_filter.tot_requests      13912504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          810                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905473                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           525                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911651                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95353773000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89072500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717062                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717062                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812615                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176217141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760308928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760334400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43426144                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671002624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102160735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443673     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717062     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102160735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114369472000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494170500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6000691771000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693554                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17917                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716499                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691448                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799607                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799607                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693554                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88539564                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890475456                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906606                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890002112                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45125001                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308180                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461741                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218395     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906606     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45125001                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57342860478                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16465622500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
