<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/insts/microldstop.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li><li class="navelem"><a class="el" href="dir_916b4f88aafe2c77e68a2403fc918b70.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">microldstop.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="microldstop_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_INSTS_MICROLDSTOP_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define __ARCH_X86_INSTS_MICROLDSTOP_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="microop_8hh.html">arch/x86/insts/microop.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ldstflags_8hh.html">arch/x86/ldstflags.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html">   55</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1MemOp.html">MemOp</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1X86MicroopBase.html">X86MicroopBase</a></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">   58</a></span>&#160;        <span class="keyword">const</span> uint8_t <a class="code" href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">scale</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">   59</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">   60</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">base</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">   61</a></span>&#160;        <span class="keyword">const</span> uint64_t <a class="code" href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">disp</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">   62</a></span>&#160;        <span class="keyword">const</span> uint8_t <a class="code" href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">segment</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">   63</a></span>&#160;        <span class="keyword">const</span> uint8_t <a class="code" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">dataSize</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">   64</a></span>&#160;        <span class="keyword">const</span> uint8_t <a class="code" href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">addressSize</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#ae35b183ce27781a7e1cb632ebbbdf099">   65</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> <a class="code" href="classX86ISA_1_1MemOp.html#ae35b183ce27781a7e1cb632ebbbdf099">memFlags</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#ab5f4a081ad5037a3dba6a70bcca277f6">   66</a></span>&#160;        <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1MemOp.html#ab5f4a081ad5037a3dba6a70bcca277f6">foldOBit</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a4c9400010a8cd4eedc2c96ef27ca93bb">foldABit</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="comment">//Constructor</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classX86ISA_1_1MemOp.html#a99b9a7abf478fd6bd15d582748e28418">   69</a></span>&#160;        <a class="code" href="classX86ISA_1_1MemOp.html#a99b9a7abf478fd6bd15d582748e28418">MemOp</a>(<a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">char</span> * mnem, <span class="keyword">const</span> <span class="keywordtype">char</span> * _instMnem,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                uint64_t setFlags,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                uint8_t _scale, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _index, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _base,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                uint64_t _disp, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _segment,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                uint8_t _dataSize, uint8_t _addressSize,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <a class="code" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> _memFlags,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                OpClass __opClass) :</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="classX86ISA_1_1X86MicroopBase.html">X86MicroopBase</a>(_machInst, mnem, _instMnem, setFlags, __opClass),</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                scale(_scale), index(_index.index()), base(_base.index()),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                disp(_disp), segment(_segment.index()),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                dataSize(_dataSize), addressSize(_addressSize),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                memFlags(_memFlags | _segment.index())</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            assert(_segment.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt; <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            foldOBit =</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                (dataSize == 1 &amp;&amp; !_machInst.rex.present) ? 1 &lt;&lt; 6 : 0;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            foldABit =</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                (addressSize == 1 &amp;&amp; !_machInst.rex.present) ? 1 &lt;&lt; 6 : 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    };</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStOp.html">   94</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1LdStOp.html">LdStOp</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1MemOp.html">MemOp</a></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStOp.html#ad6cc7a4f38341a01a28c4ad7ab1440aa">   97</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1LdStOp.html#ad6cc7a4f38341a01a28c4ad7ab1440aa">data</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="comment">//Constructor</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStOp.html#a880e187c18a441d08f7d346c6f4377ef">  100</a></span>&#160;        <a class="code" href="classX86ISA_1_1LdStOp.html#a880e187c18a441d08f7d346c6f4377ef">LdStOp</a>(<a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">char</span> * mnem, <span class="keyword">const</span> <span class="keywordtype">char</span> * _instMnem,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                uint64_t setFlags,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                uint8_t _scale, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _index, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _base,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                uint64_t _disp, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _segment,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _data,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                uint8_t _dataSize, uint8_t _addressSize,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                <a class="code" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> _memFlags,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                OpClass __opClass) :</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classX86ISA_1_1MemOp.html">MemOp</a>(_machInst, mnem, _instMnem, setFlags,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                _scale, _index, _base, _disp, _segment,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                _dataSize, _addressSize, _memFlags,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                __opClass),</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                data(_data.<a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>())</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        std::string <a class="code" href="classX86ISA_1_1X86MicroopBase.html#a26e0e60fc7537e4134344ea03e8a7562">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    };</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStSplitOp.html">  126</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classX86ISA_1_1LdStSplitOp.html">LdStSplitOp</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1MemOp.html">MemOp</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStSplitOp.html#a47dc5b04dfd288602abc1da8fc5e96d7">  129</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1LdStSplitOp.html#a47dc5b04dfd288602abc1da8fc5e96d7">dataLow</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStSplitOp.html#a379efb7f1d85f9a16aa08a1f1fe204de">  130</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="classX86ISA_1_1LdStSplitOp.html#a379efb7f1d85f9a16aa08a1f1fe204de">dataHi</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">//Constructor</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStSplitOp.html#a97f32b32a4a4d98a7daffd3ed16a6211">  133</a></span>&#160;        <a class="code" href="classX86ISA_1_1LdStSplitOp.html#a97f32b32a4a4d98a7daffd3ed16a6211">LdStSplitOp</a>(<a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                <span class="keyword">const</span> <span class="keywordtype">char</span> * mnem, <span class="keyword">const</span> <span class="keywordtype">char</span> * _instMnem,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                uint64_t setFlags,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                uint8_t _scale, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _index, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _base,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                uint64_t _disp, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _segment,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _dataLow, <a class="code" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a> _dataHi,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                uint8_t _dataSize, uint8_t _addressSize,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                <a class="code" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> _memFlags,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                OpClass __opClass) :</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="classX86ISA_1_1MemOp.html">MemOp</a>(_machInst, mnem, _instMnem, setFlags,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                _scale, _index, _base, _disp, _segment,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                _dataSize, _addressSize, _memFlags,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                __opClass),</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                dataLow(_dataLow.<a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>()),</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                dataHi(_dataHi.<a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>())</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        std::string <a class="code" href="classX86ISA_1_1X86MicroopBase.html#a26e0e60fc7537e4134344ea03e8a7562">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    };</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif //__ARCH_X86_INSTS_MICROLDSTOP_HH__</span></div><div class="ttc" id="ldstflags_8hh_html"><div class="ttname"><a href="ldstflags_8hh.html">ldstflags.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_ae35b183ce27781a7e1cb632ebbbdf099"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#ae35b183ce27781a7e1cb632ebbbdf099">X86ISA::MemOp::memFlags</a></div><div class="ttdeci">const Request::FlagsType memFlags</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00065">microldstop.hh:65</a></div></div>
<div class="ttc" id="structX86ISA_1_1InstRegIndex_html"><div class="ttname"><a href="structX86ISA_1_1InstRegIndex.html">X86ISA::InstRegIndex</a></div><div class="ttdoc">Class for register indices passed to instruction constructors. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8hh_source.html#l00054">static_inst.hh:54</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStSplitOp_html_a47dc5b04dfd288602abc1da8fc5e96d7"><div class="ttname"><a href="classX86ISA_1_1LdStSplitOp.html#a47dc5b04dfd288602abc1da8fc5e96d7">X86ISA::LdStSplitOp::dataLow</a></div><div class="ttdeci">const RegIndex dataLow</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00129">microldstop.hh:129</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a1c298667e183c75ebf88d89d60d4bb72"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">X86ISA::MemOp::segment</a></div><div class="ttdeci">const uint8_t segment</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00062">microldstop.hh:62</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a4c9400010a8cd4eedc2c96ef27ca93bb"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a4c9400010a8cd4eedc2c96ef27ca93bb">X86ISA::MemOp::foldABit</a></div><div class="ttdeci">RegIndex foldABit</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00066">microldstop.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86MicroopBase_html"><div class="ttname"><a href="classX86ISA_1_1X86MicroopBase.html">X86ISA::X86MicroopBase</a></div><div class="ttdef"><b>Definition:</b> <a href="microop_8hh_source.html#l00090">microop.hh:90</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStOp_html_a880e187c18a441d08f7d346c6f4377ef"><div class="ttname"><a href="classX86ISA_1_1LdStOp.html#a880e187c18a441d08f7d346c6f4377ef">X86ISA::LdStOp::LdStOp</a></div><div class="ttdeci">LdStOp(ExtMachInst _machInst, const char *mnem, const char *_instMnem, uint64_t setFlags, uint8_t _scale, InstRegIndex _index, InstRegIndex _base, uint64_t _disp, InstRegIndex _segment, InstRegIndex _data, uint8_t _dataSize, uint8_t _addressSize, Request::FlagsType _memFlags, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00100">microldstop.hh:100</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_ab5f4a081ad5037a3dba6a70bcca277f6"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#ab5f4a081ad5037a3dba6a70bcca277f6">X86ISA::MemOp::foldOBit</a></div><div class="ttdeci">RegIndex foldOBit</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00066">microldstop.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a156d0ba23dafa6930aad0c571aa9d90a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">X86ISA::MemOp::index</a></div><div class="ttdeci">const RegIndex index</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00059">microldstop.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_ad8bb4a0d2a7a6e869ce8a41e3fe82aac"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">X86ISA::MemOp::scale</a></div><div class="ttdeci">const uint8_t scale</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00058">microldstop.hh:58</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStOp_html_ad6cc7a4f38341a01a28c4ad7ab1440aa"><div class="ttname"><a href="classX86ISA_1_1LdStOp.html#ad6cc7a4f38341a01a28c4ad7ab1440aa">X86ISA::LdStOp::data</a></div><div class="ttdeci">const RegIndex data</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00097">microldstop.hh:97</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStSplitOp_html_a97f32b32a4a4d98a7daffd3ed16a6211"><div class="ttname"><a href="classX86ISA_1_1LdStSplitOp.html#a97f32b32a4a4d98a7daffd3ed16a6211">X86ISA::LdStSplitOp::LdStSplitOp</a></div><div class="ttdeci">LdStSplitOp(ExtMachInst _machInst, const char *mnem, const char *_instMnem, uint64_t setFlags, uint8_t _scale, InstRegIndex _index, InstRegIndex _base, uint64_t _disp, InstRegIndex _segment, InstRegIndex _dataLow, InstRegIndex _dataHi, uint8_t _dataSize, uint8_t _addressSize, Request::FlagsType _memFlags, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00133">microldstop.hh:133</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html"><div class="ttname"><a href="sim_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a9fd5bf4b9435927c46a571219e7ece6a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">X86ISA::MemOp::dataSize</a></div><div class="ttdeci">const uint8_t dataSize</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00063">microldstop.hh:63</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStSplitOp_html"><div class="ttname"><a href="classX86ISA_1_1LdStSplitOp.html">X86ISA::LdStSplitOp</a></div><div class="ttdoc">Base class for load and store ops using two registers, we will call them split ops for this reason...</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00126">microldstop.hh:126</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html"><div class="ttname"><a href="classX86ISA_1_1MemOp.html">X86ISA::MemOp</a></div><div class="ttdoc">Base class for memory ops. </div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00055">microldstop.hh:55</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStSplitOp_html_a379efb7f1d85f9a16aa08a1f1fe204de"><div class="ttname"><a href="classX86ISA_1_1LdStSplitOp.html#a379efb7f1d85f9a16aa08a1f1fe204de">X86ISA::LdStSplitOp::dataHi</a></div><div class="ttdeci">const RegIndex dataHi</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00130">microldstop.hh:130</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a3f247be94284ce7be9589529a9742210"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">X86ISA::MemOp::base</a></div><div class="ttdeci">const RegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00060">microldstop.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">X86ISA::NUM_SEGMENTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00064">segment.hh:64</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="classX86ISA_1_1LdStOp_html"><div class="ttname"><a href="classX86ISA_1_1LdStOp.html">X86ISA::LdStOp</a></div><div class="ttdoc">Base class for load and store ops using one register. </div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00094">microldstop.hh:94</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a55fdd0fda74e646b26b1a8483c3f5fcc"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">X86ISA::MemOp::addressSize</a></div><div class="ttdeci">const uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00064">microldstop.hh:64</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classRequest_html_a5c7f6916167bf0827be5356095e091ba"><div class="ttname"><a href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a></div><div class="ttdeci">uint64_t FlagsType</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00090">request.hh:90</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a99b9a7abf478fd6bd15d582748e28418"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a99b9a7abf478fd6bd15d582748e28418">X86ISA::MemOp::MemOp</a></div><div class="ttdeci">MemOp(ExtMachInst _machInst, const char *mnem, const char *_instMnem, uint64_t setFlags, uint8_t _scale, InstRegIndex _index, InstRegIndex _base, uint64_t _disp, InstRegIndex _segment, uint8_t _dataSize, uint8_t _addressSize, Request::FlagsType _memFlags, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00069">microldstop.hh:69</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86MicroopBase_html_a26e0e60fc7537e4134344ea03e8a7562"><div class="ttname"><a href="classX86ISA_1_1X86MicroopBase.html#a26e0e60fc7537e4134344ea03e8a7562">X86ISA::X86MicroopBase::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="microop_8hh_source.html#l00114">microop.hh:114</a></div></div>
<div class="ttc" id="microop_8hh_html"><div class="ttname"><a href="microop_8hh.html">microop.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a645ffeab960c4799e25fbb7457e4c13a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">X86ISA::MemOp::disp</a></div><div class="ttdeci">const uint64_t disp</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00061">microldstop.hh:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
