
PdM_TP_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bdc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08002d8c  08002d8c  00012d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eec  08002eec  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08002eec  08002eec  00012eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ef4  08002ef4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ef4  08002ef4  00012ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ef8  08002ef8  00012ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08002efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000034  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000058bd  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015cf  00000000  00000000  00025969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000620  00000000  00000000  00026f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000538  00000000  00000000  00027558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025dc5  00000000  00000000  00027a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000098f2  00000000  00000000  0004d855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2b67  00000000  00000000  00057147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00139cae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001f54  00000000  00000000  00139d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002d74 	.word	0x08002d74

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	08002d74 	.word	0x08002d74

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <delayInit>:
#define MAX_duration 3600000 //1 hora


/*delayInit debe cargar el valor de duración del retardo en la estructura, en el campo correspondiente.
 No debe iniciar el conteo del retardo. Debe inicializar el flag running en `false´.*/
void delayInit( delay_t * delay, tick_t duration ){
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	6039      	str	r1, [r7, #0]
	if (delay!=0 && duration<MAX_duration && duration>0) {
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d00d      	beq.n	80005c0 <delayInit+0x2c>
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	4a09      	ldr	r2, [pc, #36]	; (80005cc <delayInit+0x38>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d209      	bcs.n	80005c0 <delayInit+0x2c>
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d006      	beq.n	80005c0 <delayInit+0x2c>
		delay->duration = duration;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	605a      	str	r2, [r3, #4]
		delay->running = 0;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2200      	movs	r2, #0
 80005bc:	721a      	strb	r2, [r3, #8]
	}else{
		while(1);
	}

}
 80005be:	e000      	b.n	80005c2 <delayInit+0x2e>
		while(1);
 80005c0:	e7fe      	b.n	80005c0 <delayInit+0x2c>
}
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	0036ee80 	.word	0x0036ee80

080005d0 <delayReadState>:


/*La siguiente funcion debe verificar el estado del flag running. si es false, debe tomar marca de tiempo y cambiar
 running a ‘true’. Si es true, debe hacer la cuenta para saber si el tiempo del retardo se cumplió o no y devolver
 'true' o 'false' respectivamente. */
bool_t delayReadState( delay_t * delay ){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	if (delay!=0){
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d023      	beq.n	8000626 <delayReadState+0x56>
		if (!delay->running){
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	7a1b      	ldrb	r3, [r3, #8]
 80005e2:	f083 0301 	eor.w	r3, r3, #1
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00a      	beq.n	8000602 <delayReadState+0x32>
			delay->startTime=HAL_GetTick();
 80005ec:	f000 fa48 	bl	8000a80 <HAL_GetTick>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
			delay->running=1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	2201      	movs	r2, #1
 80005fc:	721a      	strb	r2, [r3, #8]
				return true;
			}else{
				return false;
			}
		}
		return false;
 80005fe:	2300      	movs	r3, #0
 8000600:	e012      	b.n	8000628 <delayReadState+0x58>
			if(HAL_GetTick()-delay->startTime >= delay->duration){
 8000602:	f000 fa3d 	bl	8000a80 <HAL_GetTick>
 8000606:	4603      	mov	r3, r0
 8000608:	461a      	mov	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	1ad2      	subs	r2, r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	429a      	cmp	r2, r3
 8000616:	d304      	bcc.n	8000622 <delayReadState+0x52>
				delay->running=0;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2200      	movs	r2, #0
 800061c:	721a      	strb	r2, [r3, #8]
				return true;
 800061e:	2301      	movs	r3, #1
 8000620:	e002      	b.n	8000628 <delayReadState+0x58>
				return false;
 8000622:	2300      	movs	r3, #0
 8000624:	e000      	b.n	8000628 <delayReadState+0x58>
	}else{
		while(1);
 8000626:	e7fe      	b.n	8000626 <delayReadState+0x56>
	}
	return false;
}
 8000628:	4618      	mov	r0, r3
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	; 0x28
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d10e      	bne.n	800065e <BSP_LED_Init+0x2e>
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	4b1f      	ldr	r3, [pc, #124]	; (80006c4 <BSP_LED_Init+0x94>)
 8000646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000648:	4a1e      	ldr	r2, [pc, #120]	; (80006c4 <BSP_LED_Init+0x94>)
 800064a:	f043 0302 	orr.w	r3, r3, #2
 800064e:	6313      	str	r3, [r2, #48]	; 0x30
 8000650:	4b1c      	ldr	r3, [pc, #112]	; (80006c4 <BSP_LED_Init+0x94>)
 8000652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000654:	f003 0302 	and.w	r3, r3, #2
 8000658:	613b      	str	r3, [r7, #16]
 800065a:	693b      	ldr	r3, [r7, #16]
 800065c:	e00d      	b.n	800067a <BSP_LED_Init+0x4a>
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b18      	ldr	r3, [pc, #96]	; (80006c4 <BSP_LED_Init+0x94>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <BSP_LED_Init+0x94>)
 8000668:	f043 0302 	orr.w	r3, r3, #2
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b15      	ldr	r3, [pc, #84]	; (80006c4 <BSP_LED_Init+0x94>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0302 	and.w	r3, r3, #2
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <BSP_LED_Init+0x98>)
 800067e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800068c:	2302      	movs	r3, #2
 800068e:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4a0e      	ldr	r2, [pc, #56]	; (80006cc <BSP_LED_Init+0x9c>)
 8000694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000698:	f107 0214 	add.w	r2, r7, #20
 800069c:	4611      	mov	r1, r2
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fae0 	bl	8000c64 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	4a09      	ldr	r2, [pc, #36]	; (80006cc <BSP_LED_Init+0x9c>)
 80006a8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <BSP_LED_Init+0x98>)
 80006b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006b4:	2200      	movs	r2, #0
 80006b6:	4619      	mov	r1, r3
 80006b8:	f000 fc80 	bl	8000fbc <HAL_GPIO_WritePin>
}
 80006bc:	bf00      	nop
 80006be:	3728      	adds	r7, #40	; 0x28
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40023800 	.word	0x40023800
 80006c8:	08002d8c 	.word	0x08002d8c
 80006cc:	20000000 	.word	0x20000000

080006d0 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4a07      	ldr	r2, [pc, #28]	; (80006fc <BSP_LED_On+0x2c>)
 80006de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	4a06      	ldr	r2, [pc, #24]	; (8000700 <BSP_LED_On+0x30>)
 80006e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006ea:	2201      	movs	r2, #1
 80006ec:	4619      	mov	r1, r3
 80006ee:	f000 fc65 	bl	8000fbc <HAL_GPIO_WritePin>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000000 	.word	0x20000000
 8000700:	08002d8c 	.word	0x08002d8c

08000704 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	4a07      	ldr	r2, [pc, #28]	; (8000730 <BSP_LED_Off+0x2c>)
 8000712:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a06      	ldr	r2, [pc, #24]	; (8000734 <BSP_LED_Off+0x30>)
 800071a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800071e:	2200      	movs	r2, #0
 8000720:	4619      	mov	r1, r3
 8000722:	f000 fc4b 	bl	8000fbc <HAL_GPIO_WritePin>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000000 	.word	0x20000000
 8000734:	08002d8c 	.word	0x08002d8c

08000738 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	4a07      	ldr	r2, [pc, #28]	; (8000764 <BSP_LED_Toggle+0x2c>)
 8000746:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	4906      	ldr	r1, [pc, #24]	; (8000768 <BSP_LED_Toggle+0x30>)
 800074e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000752:	4619      	mov	r1, r3
 8000754:	4610      	mov	r0, r2
 8000756:	f000 fc4a 	bl	8000fee <HAL_GPIO_TogglePin>
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000000 	.word	0x20000000
 8000768:	08002d8c 	.word	0x08002d8c

0800076c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000770:	4b16      	ldr	r3, [pc, #88]	; (80007cc <SystemInit+0x60>)
 8000772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000776:	4a15      	ldr	r2, [pc, #84]	; (80007cc <SystemInit+0x60>)
 8000778:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800077c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000780:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <SystemInit+0x64>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <SystemInit+0x64>)
 8000786:	f043 0301 	orr.w	r3, r3, #1
 800078a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <SystemInit+0x64>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <SystemInit+0x64>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a0e      	ldr	r2, [pc, #56]	; (80007d0 <SystemInit+0x64>)
 8000798:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800079c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80007a2:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <SystemInit+0x64>)
 80007a4:	4a0b      	ldr	r2, [pc, #44]	; (80007d4 <SystemInit+0x68>)
 80007a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <SystemInit+0x64>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a08      	ldr	r2, [pc, #32]	; (80007d0 <SystemInit+0x64>)
 80007ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80007b4:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <SystemInit+0x64>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SystemInit+0x60>)
 80007bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007c0:	609a      	str	r2, [r3, #8]
#endif
}
 80007c2:	bf00      	nop
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	e000ed00 	.word	0xe000ed00
 80007d0:	40023800 	.word	0x40023800
 80007d4:	24003010 	.word	0x24003010

080007d8 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <MemManage_Handler+0x4>

080007f2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <BusFault_Handler+0x4>

080007f8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <UsageFault_Handler+0x4>

080007fe <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    HAL_IncTick();
 800082c:	f000 f914 	bl	8000a58 <HAL_IncTick>
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
	return 1;
 8000838:	2301      	movs	r3, #1
}
 800083a:	4618      	mov	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr

08000844 <_kill>:

int _kill(int pid, int sig)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800084e:	f001 fa27 	bl	8001ca0 <__errno>
 8000852:	4603      	mov	r3, r0
 8000854:	2216      	movs	r2, #22
 8000856:	601a      	str	r2, [r3, #0]
	return -1;
 8000858:	f04f 33ff 	mov.w	r3, #4294967295
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}

08000864 <_exit>:

void _exit (int status)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800086c:	f04f 31ff 	mov.w	r1, #4294967295
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f7ff ffe7 	bl	8000844 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000876:	e7fe      	b.n	8000876 <_exit+0x12>

08000878 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b086      	sub	sp, #24
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
 8000888:	e00a      	b.n	80008a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800088a:	f3af 8000 	nop.w
 800088e:	4601      	mov	r1, r0
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	60ba      	str	r2, [r7, #8]
 8000896:	b2ca      	uxtb	r2, r1
 8000898:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	3301      	adds	r3, #1
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	697a      	ldr	r2, [r7, #20]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	dbf0      	blt.n	800088a <_read+0x12>
	}

return len;
 80008a8:	687b      	ldr	r3, [r7, #4]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b086      	sub	sp, #24
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	60f8      	str	r0, [r7, #12]
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	e009      	b.n	80008d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	1c5a      	adds	r2, r3, #1
 80008c8:	60ba      	str	r2, [r7, #8]
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	3301      	adds	r3, #1
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	429a      	cmp	r2, r3
 80008de:	dbf1      	blt.n	80008c4 <_write+0x12>
	}
	return len;
 80008e0:	687b      	ldr	r3, [r7, #4]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3718      	adds	r7, #24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <_close>:

int _close(int file)
{
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
	return -1;
 80008f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
 800090a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000912:	605a      	str	r2, [r3, #4]
	return 0;
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <_isatty>:

int _isatty(int file)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
	return 1;
 800092a:	2301      	movs	r3, #1
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
	return 0;
 8000944:	2300      	movs	r3, #0
}
 8000946:	4618      	mov	r0, r3
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800095c:	4a14      	ldr	r2, [pc, #80]	; (80009b0 <_sbrk+0x5c>)
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <_sbrk+0x60>)
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000968:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d102      	bne.n	8000976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000970:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <_sbrk+0x64>)
 8000972:	4a12      	ldr	r2, [pc, #72]	; (80009bc <_sbrk+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	429a      	cmp	r2, r3
 8000982:	d207      	bcs.n	8000994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000984:	f001 f98c 	bl	8001ca0 <__errno>
 8000988:	4603      	mov	r3, r0
 800098a:	220c      	movs	r2, #12
 800098c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098e:	f04f 33ff 	mov.w	r3, #4294967295
 8000992:	e009      	b.n	80009a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000994:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800099a:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	4a05      	ldr	r2, [pc, #20]	; (80009b8 <_sbrk+0x64>)
 80009a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20030000 	.word	0x20030000
 80009b4:	00000400 	.word	0x00000400
 80009b8:	20000098 	.word	0x20000098
 80009bc:	200000b0 	.word	0x200000b0

080009c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_Init+0x34>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a0a      	ldr	r2, [pc, #40]	; (80009f4 <HAL_Init+0x34>)
 80009ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009ce:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <HAL_Init+0x34>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a07      	ldr	r2, [pc, #28]	; (80009f4 <HAL_Init+0x34>)
 80009d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009dc:	2003      	movs	r0, #3
 80009de:	f000 f90d 	bl	8000bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009e2:	200f      	movs	r0, #15
 80009e4:	f000 f808 	bl	80009f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009e8:	f000 fb1b 	bl	8001022 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023c00 	.word	0x40023c00

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a00:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <HAL_InitTick+0x54>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_InitTick+0x58>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 f917 	bl	8000c4a <HAL_SYSTICK_Config>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00e      	b.n	8000a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b0f      	cmp	r3, #15
 8000a2a:	d80a      	bhi.n	8000a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	6879      	ldr	r1, [r7, #4]
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f000 f8ed 	bl	8000c12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a38:	4a06      	ldr	r2, [pc, #24]	; (8000a54 <HAL_InitTick+0x5c>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	e000      	b.n	8000a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	2000000c 	.word	0x2000000c
 8000a50:	20000014 	.word	0x20000014
 8000a54:	20000010 	.word	0x20000010

08000a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <HAL_IncTick+0x20>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <HAL_IncTick+0x24>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <HAL_IncTick+0x24>)
 8000a6a:	6013      	str	r3, [r2, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	20000014 	.word	0x20000014
 8000a7c:	2000009c 	.word	0x2000009c

08000a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return uwTick;
 8000a84:	4b03      	ldr	r3, [pc, #12]	; (8000a94 <HAL_GetTick+0x14>)
 8000a86:	681b      	ldr	r3, [r3, #0]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	2000009c 	.word	0x2000009c

08000a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aca:	4a04      	ldr	r2, [pc, #16]	; (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae4:	4b04      	ldr	r3, [pc, #16]	; (8000af8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	0a1b      	lsrs	r3, r3, #8
 8000aea:	f003 0307 	and.w	r3, r3, #7
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	6039      	str	r1, [r7, #0]
 8000b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db0a      	blt.n	8000b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	490c      	ldr	r1, [pc, #48]	; (8000b48 <__NVIC_SetPriority+0x4c>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	0112      	lsls	r2, r2, #4
 8000b1c:	b2d2      	uxtb	r2, r2
 8000b1e:	440b      	add	r3, r1
 8000b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b24:	e00a      	b.n	8000b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4908      	ldr	r1, [pc, #32]	; (8000b4c <__NVIC_SetPriority+0x50>)
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	f003 030f 	and.w	r3, r3, #15
 8000b32:	3b04      	subs	r3, #4
 8000b34:	0112      	lsls	r2, r2, #4
 8000b36:	b2d2      	uxtb	r2, r2
 8000b38:	440b      	add	r3, r1
 8000b3a:	761a      	strb	r2, [r3, #24]
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000e100 	.word	0xe000e100
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b089      	sub	sp, #36	; 0x24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b64:	69fb      	ldr	r3, [r7, #28]
 8000b66:	f1c3 0307 	rsb	r3, r3, #7
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	bf28      	it	cs
 8000b6e:	2304      	movcs	r3, #4
 8000b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	3304      	adds	r3, #4
 8000b76:	2b06      	cmp	r3, #6
 8000b78:	d902      	bls.n	8000b80 <NVIC_EncodePriority+0x30>
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	3b03      	subs	r3, #3
 8000b7e:	e000      	b.n	8000b82 <NVIC_EncodePriority+0x32>
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	f04f 32ff 	mov.w	r2, #4294967295
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	401a      	ands	r2, r3
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b98:	f04f 31ff 	mov.w	r1, #4294967295
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba2:	43d9      	mvns	r1, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba8:	4313      	orrs	r3, r2
         );
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3724      	adds	r7, #36	; 0x24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
	...

08000bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bc8:	d301      	bcc.n	8000bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e00f      	b.n	8000bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bce:	4a0a      	ldr	r2, [pc, #40]	; (8000bf8 <SysTick_Config+0x40>)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bd6:	210f      	movs	r1, #15
 8000bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bdc:	f7ff ff8e 	bl	8000afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be0:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <SysTick_Config+0x40>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be6:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <SysTick_Config+0x40>)
 8000be8:	2207      	movs	r2, #7
 8000bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	e000e010 	.word	0xe000e010

08000bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f7ff ff47 	bl	8000a98 <__NVIC_SetPriorityGrouping>
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b086      	sub	sp, #24
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	4603      	mov	r3, r0
 8000c1a:	60b9      	str	r1, [r7, #8]
 8000c1c:	607a      	str	r2, [r7, #4]
 8000c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c24:	f7ff ff5c 	bl	8000ae0 <__NVIC_GetPriorityGrouping>
 8000c28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	6978      	ldr	r0, [r7, #20]
 8000c30:	f7ff ff8e 	bl	8000b50 <NVIC_EncodePriority>
 8000c34:	4602      	mov	r2, r0
 8000c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff ff5d 	bl	8000afc <__NVIC_SetPriority>
}
 8000c42:	bf00      	nop
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffb0 	bl	8000bb8 <SysTick_Config>
 8000c58:	4603      	mov	r3, r0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	; 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
 8000c7e:	e177      	b.n	8000f70 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c80:	2201      	movs	r2, #1
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	4013      	ands	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	f040 8166 	bne.w	8000f6a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f003 0303 	and.w	r3, r3, #3
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d005      	beq.n	8000cb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d130      	bne.n	8000d18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	69ba      	ldr	r2, [r7, #24]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	68da      	ldr	r2, [r3, #12]
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cec:	2201      	movs	r2, #1
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	69ba      	ldr	r2, [r7, #24]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	091b      	lsrs	r3, r3, #4
 8000d02:	f003 0201 	and.w	r2, r3, #1
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 0303 	and.w	r3, r3, #3
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	d017      	beq.n	8000d54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	2203      	movs	r2, #3
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	43db      	mvns	r3, r3
 8000d36:	69ba      	ldr	r2, [r7, #24]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	689a      	ldr	r2, [r3, #8]
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f003 0303 	and.w	r3, r3, #3
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	d123      	bne.n	8000da8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	08da      	lsrs	r2, r3, #3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3208      	adds	r2, #8
 8000d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	f003 0307 	and.w	r3, r3, #7
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	220f      	movs	r2, #15
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4013      	ands	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	691a      	ldr	r2, [r3, #16]
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	08da      	lsrs	r2, r3, #3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3208      	adds	r2, #8
 8000da2:	69b9      	ldr	r1, [r7, #24]
 8000da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	2203      	movs	r2, #3
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f003 0203 	and.w	r2, r3, #3
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	f000 80c0 	beq.w	8000f6a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b66      	ldr	r3, [pc, #408]	; (8000f88 <HAL_GPIO_Init+0x324>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df2:	4a65      	ldr	r2, [pc, #404]	; (8000f88 <HAL_GPIO_Init+0x324>)
 8000df4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000df8:	6453      	str	r3, [r2, #68]	; 0x44
 8000dfa:	4b63      	ldr	r3, [pc, #396]	; (8000f88 <HAL_GPIO_Init+0x324>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e06:	4a61      	ldr	r2, [pc, #388]	; (8000f8c <HAL_GPIO_Init+0x328>)
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	089b      	lsrs	r3, r3, #2
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	220f      	movs	r2, #15
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	43db      	mvns	r3, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4013      	ands	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a58      	ldr	r2, [pc, #352]	; (8000f90 <HAL_GPIO_Init+0x32c>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d037      	beq.n	8000ea2 <HAL_GPIO_Init+0x23e>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a57      	ldr	r2, [pc, #348]	; (8000f94 <HAL_GPIO_Init+0x330>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d031      	beq.n	8000e9e <HAL_GPIO_Init+0x23a>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a56      	ldr	r2, [pc, #344]	; (8000f98 <HAL_GPIO_Init+0x334>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d02b      	beq.n	8000e9a <HAL_GPIO_Init+0x236>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a55      	ldr	r2, [pc, #340]	; (8000f9c <HAL_GPIO_Init+0x338>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d025      	beq.n	8000e96 <HAL_GPIO_Init+0x232>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a54      	ldr	r2, [pc, #336]	; (8000fa0 <HAL_GPIO_Init+0x33c>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d01f      	beq.n	8000e92 <HAL_GPIO_Init+0x22e>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a53      	ldr	r2, [pc, #332]	; (8000fa4 <HAL_GPIO_Init+0x340>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d019      	beq.n	8000e8e <HAL_GPIO_Init+0x22a>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a52      	ldr	r2, [pc, #328]	; (8000fa8 <HAL_GPIO_Init+0x344>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d013      	beq.n	8000e8a <HAL_GPIO_Init+0x226>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a51      	ldr	r2, [pc, #324]	; (8000fac <HAL_GPIO_Init+0x348>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d00d      	beq.n	8000e86 <HAL_GPIO_Init+0x222>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a50      	ldr	r2, [pc, #320]	; (8000fb0 <HAL_GPIO_Init+0x34c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d007      	beq.n	8000e82 <HAL_GPIO_Init+0x21e>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a4f      	ldr	r2, [pc, #316]	; (8000fb4 <HAL_GPIO_Init+0x350>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d101      	bne.n	8000e7e <HAL_GPIO_Init+0x21a>
 8000e7a:	2309      	movs	r3, #9
 8000e7c:	e012      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e7e:	230a      	movs	r3, #10
 8000e80:	e010      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e82:	2308      	movs	r3, #8
 8000e84:	e00e      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e86:	2307      	movs	r3, #7
 8000e88:	e00c      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e8a:	2306      	movs	r3, #6
 8000e8c:	e00a      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e8e:	2305      	movs	r3, #5
 8000e90:	e008      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e92:	2304      	movs	r3, #4
 8000e94:	e006      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e96:	2303      	movs	r3, #3
 8000e98:	e004      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	e002      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e000      	b.n	8000ea4 <HAL_GPIO_Init+0x240>
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	69fa      	ldr	r2, [r7, #28]
 8000ea6:	f002 0203 	and.w	r2, r2, #3
 8000eaa:	0092      	lsls	r2, r2, #2
 8000eac:	4093      	lsls	r3, r2
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000eb4:	4935      	ldr	r1, [pc, #212]	; (8000f8c <HAL_GPIO_Init+0x328>)
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	089b      	lsrs	r3, r3, #2
 8000eba:	3302      	adds	r3, #2
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ec2:	4b3d      	ldr	r3, [pc, #244]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ee6:	4a34      	ldr	r2, [pc, #208]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000eec:	4b32      	ldr	r3, [pc, #200]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d003      	beq.n	8000f10 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f10:	4a29      	ldr	r2, [pc, #164]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f16:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4013      	ands	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f3a:	4a1f      	ldr	r2, [pc, #124]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f40:	4b1d      	ldr	r3, [pc, #116]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d003      	beq.n	8000f64 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f64:	4a14      	ldr	r2, [pc, #80]	; (8000fb8 <HAL_GPIO_Init+0x354>)
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	61fb      	str	r3, [r7, #28]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	2b0f      	cmp	r3, #15
 8000f74:	f67f ae84 	bls.w	8000c80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3724      	adds	r7, #36	; 0x24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40013800 	.word	0x40013800
 8000f90:	40020000 	.word	0x40020000
 8000f94:	40020400 	.word	0x40020400
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	40020c00 	.word	0x40020c00
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40021400 	.word	0x40021400
 8000fa8:	40021800 	.word	0x40021800
 8000fac:	40021c00 	.word	0x40021c00
 8000fb0:	40022000 	.word	0x40022000
 8000fb4:	40022400 	.word	0x40022400
 8000fb8:	40013c00 	.word	0x40013c00

08000fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	807b      	strh	r3, [r7, #2]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fcc:	787b      	ldrb	r3, [r7, #1]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fd2:	887a      	ldrh	r2, [r7, #2]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fd8:	e003      	b.n	8000fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fda:	887b      	ldrh	r3, [r7, #2]
 8000fdc:	041a      	lsls	r2, r3, #16
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	619a      	str	r2, [r3, #24]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001000:	887a      	ldrh	r2, [r7, #2]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	4013      	ands	r3, r2
 8001006:	041a      	lsls	r2, r3, #16
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	43d9      	mvns	r1, r3
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	400b      	ands	r3, r1
 8001010:	431a      	orrs	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	619a      	str	r2, [r3, #24]
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0

}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <HAL_PWREx_EnableOverDrive+0x90>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	4a1f      	ldr	r2, [pc, #124]	; (80010c0 <HAL_PWREx_EnableOverDrive+0x90>)
 8001044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001048:	6413      	str	r3, [r2, #64]	; 0x40
 800104a:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <HAL_PWREx_EnableOverDrive+0x90>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001056:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <HAL_PWREx_EnableOverDrive+0x94>)
 8001058:	2201      	movs	r2, #1
 800105a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800105c:	f7ff fd10 	bl	8000a80 <HAL_GetTick>
 8001060:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001062:	e009      	b.n	8001078 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001064:	f7ff fd0c 	bl	8000a80 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001072:	d901      	bls.n	8001078 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e01f      	b.n	80010b8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001078:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <HAL_PWREx_EnableOverDrive+0x98>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001084:	d1ee      	bne.n	8001064 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001088:	2201      	movs	r2, #1
 800108a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800108c:	f7ff fcf8 	bl	8000a80 <HAL_GetTick>
 8001090:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001092:	e009      	b.n	80010a8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001094:	f7ff fcf4 	bl	8000a80 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a2:	d901      	bls.n	80010a8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e007      	b.n	80010b8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80010a8:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <HAL_PWREx_EnableOverDrive+0x98>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010b4:	d1ee      	bne.n	8001094 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40023800 	.word	0x40023800
 80010c4:	420e0040 	.word	0x420e0040
 80010c8:	40007000 	.word	0x40007000
 80010cc:	420e0044 	.word	0x420e0044

080010d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d101      	bne.n	80010e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e267      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d075      	beq.n	80011da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010ee:	4b88      	ldr	r3, [pc, #544]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 030c 	and.w	r3, r3, #12
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d00c      	beq.n	8001114 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010fa:	4b85      	ldr	r3, [pc, #532]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001102:	2b08      	cmp	r3, #8
 8001104:	d112      	bne.n	800112c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001106:	4b82      	ldr	r3, [pc, #520]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800110e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001112:	d10b      	bne.n	800112c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001114:	4b7e      	ldr	r3, [pc, #504]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d05b      	beq.n	80011d8 <HAL_RCC_OscConfig+0x108>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d157      	bne.n	80011d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e242      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001134:	d106      	bne.n	8001144 <HAL_RCC_OscConfig+0x74>
 8001136:	4b76      	ldr	r3, [pc, #472]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a75      	ldr	r2, [pc, #468]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800113c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	e01d      	b.n	8001180 <HAL_RCC_OscConfig+0xb0>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800114c:	d10c      	bne.n	8001168 <HAL_RCC_OscConfig+0x98>
 800114e:	4b70      	ldr	r3, [pc, #448]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a6f      	ldr	r2, [pc, #444]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	4b6d      	ldr	r3, [pc, #436]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a6c      	ldr	r2, [pc, #432]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001164:	6013      	str	r3, [r2, #0]
 8001166:	e00b      	b.n	8001180 <HAL_RCC_OscConfig+0xb0>
 8001168:	4b69      	ldr	r3, [pc, #420]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a68      	ldr	r2, [pc, #416]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800116e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	4b66      	ldr	r3, [pc, #408]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a65      	ldr	r2, [pc, #404]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800117a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800117e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d013      	beq.n	80011b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001188:	f7ff fc7a 	bl	8000a80 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001190:	f7ff fc76 	bl	8000a80 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b64      	cmp	r3, #100	; 0x64
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e207      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a2:	4b5b      	ldr	r3, [pc, #364]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0xc0>
 80011ae:	e014      	b.n	80011da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fc66 	bl	8000a80 <HAL_GetTick>
 80011b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b8:	f7ff fc62 	bl	8000a80 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b64      	cmp	r3, #100	; 0x64
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e1f3      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ca:	4b51      	ldr	r3, [pc, #324]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f0      	bne.n	80011b8 <HAL_RCC_OscConfig+0xe8>
 80011d6:	e000      	b.n	80011da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d063      	beq.n	80012ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011e6:	4b4a      	ldr	r3, [pc, #296]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f003 030c 	and.w	r3, r3, #12
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d00b      	beq.n	800120a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f2:	4b47      	ldr	r3, [pc, #284]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011fa:	2b08      	cmp	r3, #8
 80011fc:	d11c      	bne.n	8001238 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011fe:	4b44      	ldr	r3, [pc, #272]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d116      	bne.n	8001238 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120a:	4b41      	ldr	r3, [pc, #260]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	2b00      	cmp	r3, #0
 8001214:	d005      	beq.n	8001222 <HAL_RCC_OscConfig+0x152>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d001      	beq.n	8001222 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e1c7      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	4b3b      	ldr	r3, [pc, #236]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	4937      	ldr	r1, [pc, #220]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001232:	4313      	orrs	r3, r2
 8001234:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001236:	e03a      	b.n	80012ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d020      	beq.n	8001282 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001240:	4b34      	ldr	r3, [pc, #208]	; (8001314 <HAL_RCC_OscConfig+0x244>)
 8001242:	2201      	movs	r2, #1
 8001244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001246:	f7ff fc1b 	bl	8000a80 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800124e:	f7ff fc17 	bl	8000a80 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e1a8      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001260:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0f0      	beq.n	800124e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b28      	ldr	r3, [pc, #160]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4925      	ldr	r1, [pc, #148]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 800127c:	4313      	orrs	r3, r2
 800127e:	600b      	str	r3, [r1, #0]
 8001280:	e015      	b.n	80012ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001282:	4b24      	ldr	r3, [pc, #144]	; (8001314 <HAL_RCC_OscConfig+0x244>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001288:	f7ff fbfa 	bl	8000a80 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001290:	f7ff fbf6 	bl	8000a80 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e187      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f0      	bne.n	8001290 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d036      	beq.n	8001328 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d016      	beq.n	80012f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <HAL_RCC_OscConfig+0x248>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c8:	f7ff fbda 	bl	8000a80 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d0:	f7ff fbd6 	bl	8000a80 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e167      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e2:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <HAL_RCC_OscConfig+0x240>)
 80012e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0x200>
 80012ee:	e01b      	b.n	8001328 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012f0:	4b09      	ldr	r3, [pc, #36]	; (8001318 <HAL_RCC_OscConfig+0x248>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f6:	f7ff fbc3 	bl	8000a80 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012fc:	e00e      	b.n	800131c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012fe:	f7ff fbbf 	bl	8000a80 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d907      	bls.n	800131c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e150      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
 8001310:	40023800 	.word	0x40023800
 8001314:	42470000 	.word	0x42470000
 8001318:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800131c:	4b88      	ldr	r3, [pc, #544]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800131e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1ea      	bne.n	80012fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 8097 	beq.w	8001464 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800133a:	4b81      	ldr	r3, [pc, #516]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10f      	bne.n	8001366 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	4b7d      	ldr	r3, [pc, #500]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	4a7c      	ldr	r2, [pc, #496]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	; 0x40
 8001356:	4b7a      	ldr	r3, [pc, #488]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001362:	2301      	movs	r3, #1
 8001364:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001366:	4b77      	ldr	r3, [pc, #476]	; (8001544 <HAL_RCC_OscConfig+0x474>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800136e:	2b00      	cmp	r3, #0
 8001370:	d118      	bne.n	80013a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001372:	4b74      	ldr	r3, [pc, #464]	; (8001544 <HAL_RCC_OscConfig+0x474>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a73      	ldr	r2, [pc, #460]	; (8001544 <HAL_RCC_OscConfig+0x474>)
 8001378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800137c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800137e:	f7ff fb7f 	bl	8000a80 <HAL_GetTick>
 8001382:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001386:	f7ff fb7b 	bl	8000a80 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e10c      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001398:	4b6a      	ldr	r3, [pc, #424]	; (8001544 <HAL_RCC_OscConfig+0x474>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0f0      	beq.n	8001386 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d106      	bne.n	80013ba <HAL_RCC_OscConfig+0x2ea>
 80013ac:	4b64      	ldr	r3, [pc, #400]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b0:	4a63      	ldr	r2, [pc, #396]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	6713      	str	r3, [r2, #112]	; 0x70
 80013b8:	e01c      	b.n	80013f4 <HAL_RCC_OscConfig+0x324>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d10c      	bne.n	80013dc <HAL_RCC_OscConfig+0x30c>
 80013c2:	4b5f      	ldr	r3, [pc, #380]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013c6:	4a5e      	ldr	r2, [pc, #376]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013c8:	f043 0304 	orr.w	r3, r3, #4
 80013cc:	6713      	str	r3, [r2, #112]	; 0x70
 80013ce:	4b5c      	ldr	r3, [pc, #368]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d2:	4a5b      	ldr	r2, [pc, #364]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6713      	str	r3, [r2, #112]	; 0x70
 80013da:	e00b      	b.n	80013f4 <HAL_RCC_OscConfig+0x324>
 80013dc:	4b58      	ldr	r3, [pc, #352]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e0:	4a57      	ldr	r2, [pc, #348]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013e2:	f023 0301 	bic.w	r3, r3, #1
 80013e6:	6713      	str	r3, [r2, #112]	; 0x70
 80013e8:	4b55      	ldr	r3, [pc, #340]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ec:	4a54      	ldr	r2, [pc, #336]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80013ee:	f023 0304 	bic.w	r3, r3, #4
 80013f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d015      	beq.n	8001428 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013fc:	f7ff fb40 	bl	8000a80 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001402:	e00a      	b.n	800141a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001404:	f7ff fb3c 	bl	8000a80 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001412:	4293      	cmp	r3, r2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e0cb      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800141a:	4b49      	ldr	r3, [pc, #292]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800141c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0ee      	beq.n	8001404 <HAL_RCC_OscConfig+0x334>
 8001426:	e014      	b.n	8001452 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001428:	f7ff fb2a 	bl	8000a80 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800142e:	e00a      	b.n	8001446 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001430:	f7ff fb26 	bl	8000a80 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f241 3288 	movw	r2, #5000	; 0x1388
 800143e:	4293      	cmp	r3, r2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e0b5      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001446:	4b3e      	ldr	r3, [pc, #248]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 8001448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1ee      	bne.n	8001430 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001452:	7dfb      	ldrb	r3, [r7, #23]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001458:	4b39      	ldr	r3, [pc, #228]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145c:	4a38      	ldr	r2, [pc, #224]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 800145e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001462:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	2b00      	cmp	r3, #0
 800146a:	f000 80a1 	beq.w	80015b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800146e:	4b34      	ldr	r3, [pc, #208]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b08      	cmp	r3, #8
 8001478:	d05c      	beq.n	8001534 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d141      	bne.n	8001506 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001482:	4b31      	ldr	r3, [pc, #196]	; (8001548 <HAL_RCC_OscConfig+0x478>)
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fafa 	bl	8000a80 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001490:	f7ff faf6 	bl	8000a80 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e087      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a2:	4b27      	ldr	r3, [pc, #156]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1f0      	bne.n	8001490 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	69da      	ldr	r2, [r3, #28]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	431a      	orrs	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	019b      	lsls	r3, r3, #6
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c4:	085b      	lsrs	r3, r3, #1
 80014c6:	3b01      	subs	r3, #1
 80014c8:	041b      	lsls	r3, r3, #16
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	061b      	lsls	r3, r3, #24
 80014d2:	491b      	ldr	r1, [pc, #108]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80014d4:	4313      	orrs	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_RCC_OscConfig+0x478>)
 80014da:	2201      	movs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014de:	f7ff facf 	bl	8000a80 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014e4:	e008      	b.n	80014f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e6:	f7ff facb 	bl	8000a80 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e05c      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f8:	4b11      	ldr	r3, [pc, #68]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x416>
 8001504:	e054      	b.n	80015b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <HAL_RCC_OscConfig+0x478>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150c:	f7ff fab8 	bl	8000a80 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001514:	f7ff fab4 	bl	8000a80 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e045      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001526:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_RCC_OscConfig+0x470>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x444>
 8001532:	e03d      	b.n	80015b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d107      	bne.n	800154c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e038      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000
 8001548:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800154c:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <HAL_RCC_OscConfig+0x4ec>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d028      	beq.n	80015ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001564:	429a      	cmp	r2, r3
 8001566:	d121      	bne.n	80015ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001572:	429a      	cmp	r2, r3
 8001574:	d11a      	bne.n	80015ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800157c:	4013      	ands	r3, r2
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001582:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001584:	4293      	cmp	r3, r2
 8001586:	d111      	bne.n	80015ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001592:	085b      	lsrs	r3, r3, #1
 8001594:	3b01      	subs	r3, #1
 8001596:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001598:	429a      	cmp	r2, r3
 800159a:	d107      	bne.n	80015ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e000      	b.n	80015b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3718      	adds	r7, #24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800

080015c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e0cc      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015d4:	4b68      	ldr	r3, [pc, #416]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 030f 	and.w	r3, r3, #15
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d90c      	bls.n	80015fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e2:	4b65      	ldr	r3, [pc, #404]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ea:	4b63      	ldr	r3, [pc, #396]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d001      	beq.n	80015fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e0b8      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d020      	beq.n	800164a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001614:	4b59      	ldr	r3, [pc, #356]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	4a58      	ldr	r2, [pc, #352]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800161e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0308 	and.w	r3, r3, #8
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800162c:	4b53      	ldr	r3, [pc, #332]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	4a52      	ldr	r2, [pc, #328]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001638:	4b50      	ldr	r3, [pc, #320]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	494d      	ldr	r1, [pc, #308]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	4313      	orrs	r3, r2
 8001648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d044      	beq.n	80016e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d107      	bne.n	800166e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165e:	4b47      	ldr	r3, [pc, #284]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d119      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e07f      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d003      	beq.n	800167e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800167a:	2b03      	cmp	r3, #3
 800167c:	d107      	bne.n	800168e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167e:	4b3f      	ldr	r3, [pc, #252]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e06f      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168e:	4b3b      	ldr	r3, [pc, #236]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d101      	bne.n	800169e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e067      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800169e:	4b37      	ldr	r3, [pc, #220]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	f023 0203 	bic.w	r2, r3, #3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	4934      	ldr	r1, [pc, #208]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b0:	f7ff f9e6 	bl	8000a80 <HAL_GetTick>
 80016b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016b6:	e00a      	b.n	80016ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b8:	f7ff f9e2 	bl	8000a80 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e04f      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ce:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 020c 	and.w	r2, r3, #12
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	429a      	cmp	r2, r3
 80016de:	d1eb      	bne.n	80016b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016e0:	4b25      	ldr	r3, [pc, #148]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 030f 	and.w	r3, r3, #15
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d20c      	bcs.n	8001708 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ee:	4b22      	ldr	r3, [pc, #136]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_RCC_ClockConfig+0x1b8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	683a      	ldr	r2, [r7, #0]
 8001700:	429a      	cmp	r2, r3
 8001702:	d001      	beq.n	8001708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e032      	b.n	800176e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	d008      	beq.n	8001726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001714:	4b19      	ldr	r3, [pc, #100]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	4916      	ldr	r1, [pc, #88]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001722:	4313      	orrs	r3, r2
 8001724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0308 	and.w	r3, r3, #8
 800172e:	2b00      	cmp	r3, #0
 8001730:	d009      	beq.n	8001746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	490e      	ldr	r1, [pc, #56]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	4313      	orrs	r3, r2
 8001744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001746:	f000 f821 	bl	800178c <HAL_RCC_GetSysClockFreq>
 800174a:	4602      	mov	r2, r0
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <HAL_RCC_ClockConfig+0x1bc>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	091b      	lsrs	r3, r3, #4
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	490a      	ldr	r1, [pc, #40]	; (8001780 <HAL_RCC_ClockConfig+0x1c0>)
 8001758:	5ccb      	ldrb	r3, [r1, r3]
 800175a:	fa22 f303 	lsr.w	r3, r2, r3
 800175e:	4a09      	ldr	r2, [pc, #36]	; (8001784 <HAL_RCC_ClockConfig+0x1c4>)
 8001760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_RCC_ClockConfig+0x1c8>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff f946 	bl	80009f8 <HAL_InitTick>

  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023c00 	.word	0x40023c00
 800177c:	40023800 	.word	0x40023800
 8001780:	08002d94 	.word	0x08002d94
 8001784:	2000000c 	.word	0x2000000c
 8001788:	20000010 	.word	0x20000010

0800178c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800178c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001790:	b094      	sub	sp, #80	; 0x50
 8001792:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001794:	2300      	movs	r3, #0
 8001796:	647b      	str	r3, [r7, #68]	; 0x44
 8001798:	2300      	movs	r3, #0
 800179a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800179c:	2300      	movs	r3, #0
 800179e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80017a0:	2300      	movs	r3, #0
 80017a2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017a4:	4b79      	ldr	r3, [pc, #484]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	f003 030c 	and.w	r3, r3, #12
 80017ac:	2b08      	cmp	r3, #8
 80017ae:	d00d      	beq.n	80017cc <HAL_RCC_GetSysClockFreq+0x40>
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	f200 80e1 	bhi.w	8001978 <HAL_RCC_GetSysClockFreq+0x1ec>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x34>
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	d003      	beq.n	80017c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80017be:	e0db      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017c0:	4b73      	ldr	r3, [pc, #460]	; (8001990 <HAL_RCC_GetSysClockFreq+0x204>)
 80017c2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80017c4:	e0db      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017c6:	4b73      	ldr	r3, [pc, #460]	; (8001994 <HAL_RCC_GetSysClockFreq+0x208>)
 80017c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80017ca:	e0d8      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017cc:	4b6f      	ldr	r3, [pc, #444]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017d4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017d6:	4b6d      	ldr	r3, [pc, #436]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d063      	beq.n	80018aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017e2:	4b6a      	ldr	r3, [pc, #424]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	099b      	lsrs	r3, r3, #6
 80017e8:	2200      	movs	r2, #0
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80017ec:	63fa      	str	r2, [r7, #60]	; 0x3c
 80017ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017f4:	633b      	str	r3, [r7, #48]	; 0x30
 80017f6:	2300      	movs	r3, #0
 80017f8:	637b      	str	r3, [r7, #52]	; 0x34
 80017fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80017fe:	4622      	mov	r2, r4
 8001800:	462b      	mov	r3, r5
 8001802:	f04f 0000 	mov.w	r0, #0
 8001806:	f04f 0100 	mov.w	r1, #0
 800180a:	0159      	lsls	r1, r3, #5
 800180c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001810:	0150      	lsls	r0, r2, #5
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4621      	mov	r1, r4
 8001818:	1a51      	subs	r1, r2, r1
 800181a:	6139      	str	r1, [r7, #16]
 800181c:	4629      	mov	r1, r5
 800181e:	eb63 0301 	sbc.w	r3, r3, r1
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001830:	4659      	mov	r1, fp
 8001832:	018b      	lsls	r3, r1, #6
 8001834:	4651      	mov	r1, sl
 8001836:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800183a:	4651      	mov	r1, sl
 800183c:	018a      	lsls	r2, r1, #6
 800183e:	4651      	mov	r1, sl
 8001840:	ebb2 0801 	subs.w	r8, r2, r1
 8001844:	4659      	mov	r1, fp
 8001846:	eb63 0901 	sbc.w	r9, r3, r1
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001856:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800185a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800185e:	4690      	mov	r8, r2
 8001860:	4699      	mov	r9, r3
 8001862:	4623      	mov	r3, r4
 8001864:	eb18 0303 	adds.w	r3, r8, r3
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	462b      	mov	r3, r5
 800186c:	eb49 0303 	adc.w	r3, r9, r3
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	f04f 0300 	mov.w	r3, #0
 800187a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800187e:	4629      	mov	r1, r5
 8001880:	024b      	lsls	r3, r1, #9
 8001882:	4621      	mov	r1, r4
 8001884:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001888:	4621      	mov	r1, r4
 800188a:	024a      	lsls	r2, r1, #9
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001892:	2200      	movs	r2, #0
 8001894:	62bb      	str	r3, [r7, #40]	; 0x28
 8001896:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001898:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800189c:	f7fe fcf8 	bl	8000290 <__aeabi_uldivmod>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4613      	mov	r3, r2
 80018a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018a8:	e058      	b.n	800195c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018aa:	4b38      	ldr	r3, [pc, #224]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	099b      	lsrs	r3, r3, #6
 80018b0:	2200      	movs	r2, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	4611      	mov	r1, r2
 80018b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018ba:	623b      	str	r3, [r7, #32]
 80018bc:	2300      	movs	r3, #0
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
 80018c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80018c4:	4642      	mov	r2, r8
 80018c6:	464b      	mov	r3, r9
 80018c8:	f04f 0000 	mov.w	r0, #0
 80018cc:	f04f 0100 	mov.w	r1, #0
 80018d0:	0159      	lsls	r1, r3, #5
 80018d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d6:	0150      	lsls	r0, r2, #5
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4641      	mov	r1, r8
 80018de:	ebb2 0a01 	subs.w	sl, r2, r1
 80018e2:	4649      	mov	r1, r9
 80018e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f04f 0300 	mov.w	r3, #0
 80018f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80018f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80018f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018fc:	ebb2 040a 	subs.w	r4, r2, sl
 8001900:	eb63 050b 	sbc.w	r5, r3, fp
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	00eb      	lsls	r3, r5, #3
 800190e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001912:	00e2      	lsls	r2, r4, #3
 8001914:	4614      	mov	r4, r2
 8001916:	461d      	mov	r5, r3
 8001918:	4643      	mov	r3, r8
 800191a:	18e3      	adds	r3, r4, r3
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	464b      	mov	r3, r9
 8001920:	eb45 0303 	adc.w	r3, r5, r3
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001932:	4629      	mov	r1, r5
 8001934:	028b      	lsls	r3, r1, #10
 8001936:	4621      	mov	r1, r4
 8001938:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800193c:	4621      	mov	r1, r4
 800193e:	028a      	lsls	r2, r1, #10
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001946:	2200      	movs	r2, #0
 8001948:	61bb      	str	r3, [r7, #24]
 800194a:	61fa      	str	r2, [r7, #28]
 800194c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001950:	f7fe fc9e 	bl	8000290 <__aeabi_uldivmod>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4613      	mov	r3, r2
 800195a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800195c:	4b0b      	ldr	r3, [pc, #44]	; (800198c <HAL_RCC_GetSysClockFreq+0x200>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	0c1b      	lsrs	r3, r3, #16
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	3301      	adds	r3, #1
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800196c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800196e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001970:	fbb2 f3f3 	udiv	r3, r2, r3
 8001974:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001976:	e002      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001978:	4b05      	ldr	r3, [pc, #20]	; (8001990 <HAL_RCC_GetSysClockFreq+0x204>)
 800197a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800197c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800197e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001980:	4618      	mov	r0, r3
 8001982:	3750      	adds	r7, #80	; 0x50
 8001984:	46bd      	mov	sp, r7
 8001986:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	00f42400 	.word	0x00f42400
 8001994:	007a1200 	.word	0x007a1200

08001998 <SensorTemp_Read>:
void SensorTemp_Init(){

}


int16_t SensorTemp_Read(){
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
	return rand() % 61 - 10;
 800199c:	f000 f9b2 	bl	8001d04 <rand>
 80019a0:	4601      	mov	r1, r0
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <SensorTemp_Read+0x30>)
 80019a4:	fb83 2301 	smull	r2, r3, r3, r1
 80019a8:	111a      	asrs	r2, r3, #4
 80019aa:	17cb      	asrs	r3, r1, #31
 80019ac:	1ad2      	subs	r2, r2, r3
 80019ae:	4613      	mov	r3, r2
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4413      	add	r3, r2
 80019b8:	1aca      	subs	r2, r1, r3
 80019ba:	b293      	uxth	r3, r2
 80019bc:	3b0a      	subs	r3, #10
 80019be:	b29b      	uxth	r3, r3
 80019c0:	b21b      	sxth	r3, r3
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	4325c53f 	.word	0x4325c53f

080019cc <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 80019d2:	f7fe fff5 	bl	80009c0 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80019d6:	f000 f8d1 	bl	8001b7c <SystemClock_Config>

	/* Initialize BSP Led for LED */
	delay_t Timer_Alarma;
	delayInit(&Timer_Alarma, Delay_Alarma);
 80019da:	f107 0310 	add.w	r3, r7, #16
 80019de:	21c8      	movs	r1, #200	; 0xc8
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdd7 	bl	8000594 <delayInit>
	
	delay_t Timer_Temp;
	delayInit(&Timer_Temp, Muestreo_Temp);
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fdd1 	bl	8000594 <delayInit>
	

	/* Inicializo todos los LEDS en OFF*/
	BSP_LED_Init(LED1);
 80019f2:	2000      	movs	r0, #0
 80019f4:	f7fe fe1c 	bl	8000630 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f7fe fe19 	bl	8000630 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 80019fe:	2002      	movs	r0, #2
 8001a00:	f7fe fe16 	bl	8000630 <BSP_LED_Init>

	BSP_LED_Off(LED1);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7fe fe7d 	bl	8000704 <BSP_LED_Off>
	BSP_LED_Off(LED2);
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f7fe fe7a 	bl	8000704 <BSP_LED_Off>
	BSP_LED_Off(LED3);
 8001a10:	2002      	movs	r0, #2
 8001a12:	f7fe fe77 	bl	8000704 <BSP_LED_Off>



	int16_t Temp = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	83bb      	strh	r3, [r7, #28]
	uint8_t Estado = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	77fb      	strb	r3, [r7, #31]

	/* Infinite loop */
	while (1)
	{
		if (delayReadState(&Timer_Temp)) {
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fdd5 	bl	80005d0 <delayReadState>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00a      	beq.n	8001a42 <main+0x76>
			Temp = SensorTemp_Read();
 8001a2c:	f7ff ffb4 	bl	8001998 <SensorTemp_Read>
 8001a30:	4603      	mov	r3, r0
 8001a32:	83bb      	strh	r3, [r7, #28]
			Estado = Definir_Estado(Temp);
 8001a34:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f000 f827 	bl	8001a8c <Definir_Estado>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	77fb      	strb	r3, [r7, #31]
		}
		switch (Estado) {
 8001a42:	7ffb      	ldrb	r3, [r7, #31]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d81f      	bhi.n	8001a88 <main+0xbc>
 8001a48:	a201      	add	r2, pc, #4	; (adr r2, 8001a50 <main+0x84>)
 8001a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4e:	bf00      	nop
 8001a50:	08001a83 	.word	0x08001a83
 8001a54:	08001a7d 	.word	0x08001a7d
 8001a58:	08001a77 	.word	0x08001a77
 8001a5c:	08001a71 	.word	0x08001a71
 8001a60:	08001a65 	.word	0x08001a65
			case Estado_Critico:
				Activar_Estado_Critico(&Timer_Alarma);
 8001a64:	f107 0310 	add.w	r3, r7, #16
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f000 f83b 	bl	8001ae4 <Activar_Estado_Critico>
				break;
 8001a6e:	e00c      	b.n	8001a8a <main+0xbe>
			case Estado_Alto:
				Activar_Estado_Alto();
 8001a70:	f000 f84f 	bl	8001b12 <Activar_Estado_Alto>
				break;
 8001a74:	e009      	b.n	8001a8a <main+0xbe>
			case Estado_Medio:
				Activar_Estado_Medio();
 8001a76:	f000 f859 	bl	8001b2c <Activar_Estado_Medio>
				break;
 8001a7a:	e006      	b.n	8001a8a <main+0xbe>
			case Estado_Bajo:
				Activar_Estado_Bajo();
 8001a7c:	f000 f863 	bl	8001b46 <Activar_Estado_Bajo>
				break;
 8001a80:	e003      	b.n	8001a8a <main+0xbe>
			case Estado_Bajo_Cero:
				Activar_Estado_Bajo_Cero();
 8001a82:	f000 f86d 	bl	8001b60 <Activar_Estado_Bajo_Cero>
				break;
 8001a86:	e000      	b.n	8001a8a <main+0xbe>
			default:
				break;
 8001a88:	bf00      	nop
		if (delayReadState(&Timer_Temp)) {
 8001a8a:	e7c8      	b.n	8001a1e <main+0x52>

08001a8c <Definir_Estado>:
 * @retval None
 */



uint8_t Definir_Estado(int16_t Temp){
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	80fb      	strh	r3, [r7, #6]
	uint8_t Estado = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	73fb      	strb	r3, [r7, #15]
	if (Temp>=Min_Temp_Critica) {
 8001a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a9e:	2b27      	cmp	r3, #39	; 0x27
 8001aa0:	dd02      	ble.n	8001aa8 <Definir_Estado+0x1c>
		Estado = Estado_Critico;
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	73fb      	strb	r3, [r7, #15]
 8001aa6:	e016      	b.n	8001ad6 <Definir_Estado+0x4a>
	} else if (Temp>=Min_Temp_Alta) {
 8001aa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aac:	2b1d      	cmp	r3, #29
 8001aae:	dd02      	ble.n	8001ab6 <Definir_Estado+0x2a>
		Estado = Estado_Alto;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	e00f      	b.n	8001ad6 <Definir_Estado+0x4a>
	} else if (Temp>=Min_Temp_Media) {
 8001ab6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aba:	2b0e      	cmp	r3, #14
 8001abc:	dd02      	ble.n	8001ac4 <Definir_Estado+0x38>
		Estado = Estado_Medio;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	73fb      	strb	r3, [r7, #15]
 8001ac2:	e008      	b.n	8001ad6 <Definir_Estado+0x4a>
	} else if (Temp>=Min_Temp_Baja) {
 8001ac4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	db02      	blt.n	8001ad2 <Definir_Estado+0x46>
		Estado = Estado_Bajo;
 8001acc:	2301      	movs	r3, #1
 8001ace:	73fb      	strb	r3, [r7, #15]
 8001ad0:	e001      	b.n	8001ad6 <Definir_Estado+0x4a>
	} else {
		Estado = Estado_Bajo_Cero;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73fb      	strb	r3, [r7, #15]
	}

	return Estado;
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <Activar_Estado_Critico>:


void Activar_Estado_Critico (delay_t * delay){
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
	if (delayReadState(delay)) {
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7fe fd6f 	bl	80005d0 <delayReadState>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <Activar_Estado_Critico+0x26>
		BSP_LED_Toggle(LED1);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f7fe fe1d 	bl	8000738 <BSP_LED_Toggle>
		BSP_LED_Toggle(LED2);
 8001afe:	2001      	movs	r0, #1
 8001b00:	f7fe fe1a 	bl	8000738 <BSP_LED_Toggle>
		BSP_LED_Toggle(LED3);
 8001b04:	2002      	movs	r0, #2
 8001b06:	f7fe fe17 	bl	8000738 <BSP_LED_Toggle>
	}

}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <Activar_Estado_Alto>:
void Activar_Estado_Alto(void){
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
	BSP_LED_On(LED1);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f7fe fdda 	bl	80006d0 <BSP_LED_On>
	BSP_LED_On(LED2);
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f7fe fdd7 	bl	80006d0 <BSP_LED_On>
	BSP_LED_On(LED3);
 8001b22:	2002      	movs	r0, #2
 8001b24:	f7fe fdd4 	bl	80006d0 <BSP_LED_On>
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <Activar_Estado_Medio>:
void Activar_Estado_Medio(void){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	BSP_LED_On(LED1);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7fe fdcd 	bl	80006d0 <BSP_LED_On>
	BSP_LED_On(LED2);
 8001b36:	2001      	movs	r0, #1
 8001b38:	f7fe fdca 	bl	80006d0 <BSP_LED_On>
	BSP_LED_Off(LED3);
 8001b3c:	2002      	movs	r0, #2
 8001b3e:	f7fe fde1 	bl	8000704 <BSP_LED_Off>
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <Activar_Estado_Bajo>:
void Activar_Estado_Bajo(void){
 8001b46:	b580      	push	{r7, lr}
 8001b48:	af00      	add	r7, sp, #0
	BSP_LED_On(LED1);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7fe fdc0 	bl	80006d0 <BSP_LED_On>
	BSP_LED_Off(LED2);
 8001b50:	2001      	movs	r0, #1
 8001b52:	f7fe fdd7 	bl	8000704 <BSP_LED_Off>
	BSP_LED_Off(LED3);
 8001b56:	2002      	movs	r0, #2
 8001b58:	f7fe fdd4 	bl	8000704 <BSP_LED_Off>
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <Activar_Estado_Bajo_Cero>:
void Activar_Estado_Bajo_Cero(void){
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	BSP_LED_Off(LED1);
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7fe fdcd 	bl	8000704 <BSP_LED_Off>
	BSP_LED_Off(LED2);
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	f7fe fdca 	bl	8000704 <BSP_LED_Off>
	BSP_LED_Off(LED3);
 8001b70:	2002      	movs	r0, #2
 8001b72:	f7fe fdc7 	bl	8000704 <BSP_LED_Off>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <SystemClock_Config>:




static void SystemClock_Config(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b094      	sub	sp, #80	; 0x50
 8001b80:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <SystemClock_Config+0xbc>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	4a2b      	ldr	r2, [pc, #172]	; (8001c38 <SystemClock_Config+0xbc>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b90:	6413      	str	r3, [r2, #64]	; 0x40
 8001b92:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <SystemClock_Config+0xbc>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <SystemClock_Config+0xc0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a25      	ldr	r2, [pc, #148]	; (8001c3c <SystemClock_Config+0xc0>)
 8001ba8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <SystemClock_Config+0xc0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001bbe:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001bc2:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bc8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bcc:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001bce:	2308      	movs	r3, #8
 8001bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 8001bd2:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001bd6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bdc:	2307      	movs	r3, #7
 8001bde:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff fa73 	bl	80010d0 <HAL_RCC_OscConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 8001bf0:	f000 f826 	bl	8001c40 <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001bf4:	f7ff fa1c 	bl	8001030 <HAL_PWREx_EnableOverDrive>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 8001bfe:	f000 f81f 	bl	8001c40 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001c02:	230f      	movs	r3, #15
 8001c04:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c06:	2302      	movs	r3, #2
 8001c08:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c0e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c12:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c18:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c1a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c1e:	2105      	movs	r1, #5
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fccd 	bl	80015c0 <HAL_RCC_ClockConfig>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8001c2c:	f000 f808 	bl	8001c40 <Error_Handler>
	}
}
 8001c30:	bf00      	nop
 8001c32:	3750      	adds	r7, #80	; 0x50
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40007000 	.word	0x40007000

08001c40 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8001c44:	2001      	movs	r0, #1
 8001c46:	f7fe fd43 	bl	80006d0 <BSP_LED_On>
	while (1)
 8001c4a:	e7fe      	b.n	8001c4a <Error_Handler+0xa>

08001c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c84 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001c50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001c52:	e003      	b.n	8001c5c <LoopCopyDataInit>

08001c54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001c56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001c58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001c5a:	3104      	adds	r1, #4

08001c5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001c5c:	480b      	ldr	r0, [pc, #44]	; (8001c8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001c60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001c62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001c64:	d3f6      	bcc.n	8001c54 <CopyDataInit>
  ldr  r2, =_sbss
 8001c66:	4a0b      	ldr	r2, [pc, #44]	; (8001c94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001c68:	e002      	b.n	8001c70 <LoopFillZerobss>

08001c6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001c6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c6c:	f842 3b04 	str.w	r3, [r2], #4

08001c70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c70:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c74:	d3f9      	bcc.n	8001c6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c76:	f7fe fd79 	bl	800076c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c7a:	f000 f817 	bl	8001cac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c7e:	f7ff fea5 	bl	80019cc <main>
  bx  lr    
 8001c82:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001c84:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001c88:	08002efc 	.word	0x08002efc
  ldr  r0, =_sdata
 8001c8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c90:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8001c94:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8001c98:	200000b0 	.word	0x200000b0

08001c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c9c:	e7fe      	b.n	8001c9c <ADC_IRQHandler>
	...

08001ca0 <__errno>:
 8001ca0:	4b01      	ldr	r3, [pc, #4]	; (8001ca8 <__errno+0x8>)
 8001ca2:	6818      	ldr	r0, [r3, #0]
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	20000018 	.word	0x20000018

08001cac <__libc_init_array>:
 8001cac:	b570      	push	{r4, r5, r6, lr}
 8001cae:	4d0d      	ldr	r5, [pc, #52]	; (8001ce4 <__libc_init_array+0x38>)
 8001cb0:	4c0d      	ldr	r4, [pc, #52]	; (8001ce8 <__libc_init_array+0x3c>)
 8001cb2:	1b64      	subs	r4, r4, r5
 8001cb4:	10a4      	asrs	r4, r4, #2
 8001cb6:	2600      	movs	r6, #0
 8001cb8:	42a6      	cmp	r6, r4
 8001cba:	d109      	bne.n	8001cd0 <__libc_init_array+0x24>
 8001cbc:	4d0b      	ldr	r5, [pc, #44]	; (8001cec <__libc_init_array+0x40>)
 8001cbe:	4c0c      	ldr	r4, [pc, #48]	; (8001cf0 <__libc_init_array+0x44>)
 8001cc0:	f001 f858 	bl	8002d74 <_init>
 8001cc4:	1b64      	subs	r4, r4, r5
 8001cc6:	10a4      	asrs	r4, r4, #2
 8001cc8:	2600      	movs	r6, #0
 8001cca:	42a6      	cmp	r6, r4
 8001ccc:	d105      	bne.n	8001cda <__libc_init_array+0x2e>
 8001cce:	bd70      	pop	{r4, r5, r6, pc}
 8001cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cd4:	4798      	blx	r3
 8001cd6:	3601      	adds	r6, #1
 8001cd8:	e7ee      	b.n	8001cb8 <__libc_init_array+0xc>
 8001cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cde:	4798      	blx	r3
 8001ce0:	3601      	adds	r6, #1
 8001ce2:	e7f2      	b.n	8001cca <__libc_init_array+0x1e>
 8001ce4:	08002ef4 	.word	0x08002ef4
 8001ce8:	08002ef4 	.word	0x08002ef4
 8001cec:	08002ef4 	.word	0x08002ef4
 8001cf0:	08002ef8 	.word	0x08002ef8

08001cf4 <memset>:
 8001cf4:	4402      	add	r2, r0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d100      	bne.n	8001cfe <memset+0xa>
 8001cfc:	4770      	bx	lr
 8001cfe:	f803 1b01 	strb.w	r1, [r3], #1
 8001d02:	e7f9      	b.n	8001cf8 <memset+0x4>

08001d04 <rand>:
 8001d04:	4b16      	ldr	r3, [pc, #88]	; (8001d60 <rand+0x5c>)
 8001d06:	b510      	push	{r4, lr}
 8001d08:	681c      	ldr	r4, [r3, #0]
 8001d0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d0c:	b9b3      	cbnz	r3, 8001d3c <rand+0x38>
 8001d0e:	2018      	movs	r0, #24
 8001d10:	f000 f866 	bl	8001de0 <malloc>
 8001d14:	63a0      	str	r0, [r4, #56]	; 0x38
 8001d16:	b928      	cbnz	r0, 8001d24 <rand+0x20>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <rand+0x60>)
 8001d1c:	4812      	ldr	r0, [pc, #72]	; (8001d68 <rand+0x64>)
 8001d1e:	214e      	movs	r1, #78	; 0x4e
 8001d20:	f000 f82e 	bl	8001d80 <__assert_func>
 8001d24:	4a11      	ldr	r2, [pc, #68]	; (8001d6c <rand+0x68>)
 8001d26:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <rand+0x6c>)
 8001d28:	e9c0 2300 	strd	r2, r3, [r0]
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <rand+0x70>)
 8001d2e:	6083      	str	r3, [r0, #8]
 8001d30:	230b      	movs	r3, #11
 8001d32:	8183      	strh	r3, [r0, #12]
 8001d34:	2201      	movs	r2, #1
 8001d36:	2300      	movs	r3, #0
 8001d38:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001d3c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	; (8001d78 <rand+0x74>)
 8001d40:	6920      	ldr	r0, [r4, #16]
 8001d42:	6963      	ldr	r3, [r4, #20]
 8001d44:	490d      	ldr	r1, [pc, #52]	; (8001d7c <rand+0x78>)
 8001d46:	4342      	muls	r2, r0
 8001d48:	fb01 2203 	mla	r2, r1, r3, r2
 8001d4c:	fba0 0101 	umull	r0, r1, r0, r1
 8001d50:	1c43      	adds	r3, r0, #1
 8001d52:	eb42 0001 	adc.w	r0, r2, r1
 8001d56:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8001d5a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001d5e:	bd10      	pop	{r4, pc}
 8001d60:	20000018 	.word	0x20000018
 8001d64:	08002da8 	.word	0x08002da8
 8001d68:	08002dbf 	.word	0x08002dbf
 8001d6c:	abcd330e 	.word	0xabcd330e
 8001d70:	e66d1234 	.word	0xe66d1234
 8001d74:	0005deec 	.word	0x0005deec
 8001d78:	5851f42d 	.word	0x5851f42d
 8001d7c:	4c957f2d 	.word	0x4c957f2d

08001d80 <__assert_func>:
 8001d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d82:	4614      	mov	r4, r2
 8001d84:	461a      	mov	r2, r3
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <__assert_func+0x2c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4605      	mov	r5, r0
 8001d8c:	68d8      	ldr	r0, [r3, #12]
 8001d8e:	b14c      	cbz	r4, 8001da4 <__assert_func+0x24>
 8001d90:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <__assert_func+0x30>)
 8001d92:	9100      	str	r1, [sp, #0]
 8001d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001d98:	4906      	ldr	r1, [pc, #24]	; (8001db4 <__assert_func+0x34>)
 8001d9a:	462b      	mov	r3, r5
 8001d9c:	f000 f80e 	bl	8001dbc <fiprintf>
 8001da0:	f000 fcc4 	bl	800272c <abort>
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <__assert_func+0x38>)
 8001da6:	461c      	mov	r4, r3
 8001da8:	e7f3      	b.n	8001d92 <__assert_func+0x12>
 8001daa:	bf00      	nop
 8001dac:	20000018 	.word	0x20000018
 8001db0:	08002e1a 	.word	0x08002e1a
 8001db4:	08002e27 	.word	0x08002e27
 8001db8:	08002e55 	.word	0x08002e55

08001dbc <fiprintf>:
 8001dbc:	b40e      	push	{r1, r2, r3}
 8001dbe:	b503      	push	{r0, r1, lr}
 8001dc0:	4601      	mov	r1, r0
 8001dc2:	ab03      	add	r3, sp, #12
 8001dc4:	4805      	ldr	r0, [pc, #20]	; (8001ddc <fiprintf+0x20>)
 8001dc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8001dca:	6800      	ldr	r0, [r0, #0]
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	f000 f919 	bl	8002004 <_vfiprintf_r>
 8001dd2:	b002      	add	sp, #8
 8001dd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8001dd8:	b003      	add	sp, #12
 8001dda:	4770      	bx	lr
 8001ddc:	20000018 	.word	0x20000018

08001de0 <malloc>:
 8001de0:	4b02      	ldr	r3, [pc, #8]	; (8001dec <malloc+0xc>)
 8001de2:	4601      	mov	r1, r0
 8001de4:	6818      	ldr	r0, [r3, #0]
 8001de6:	f000 b86f 	b.w	8001ec8 <_malloc_r>
 8001dea:	bf00      	nop
 8001dec:	20000018 	.word	0x20000018

08001df0 <_free_r>:
 8001df0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001df2:	2900      	cmp	r1, #0
 8001df4:	d044      	beq.n	8001e80 <_free_r+0x90>
 8001df6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dfa:	9001      	str	r0, [sp, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f1a1 0404 	sub.w	r4, r1, #4
 8001e02:	bfb8      	it	lt
 8001e04:	18e4      	addlt	r4, r4, r3
 8001e06:	f000 feb9 	bl	8002b7c <__malloc_lock>
 8001e0a:	4a1e      	ldr	r2, [pc, #120]	; (8001e84 <_free_r+0x94>)
 8001e0c:	9801      	ldr	r0, [sp, #4]
 8001e0e:	6813      	ldr	r3, [r2, #0]
 8001e10:	b933      	cbnz	r3, 8001e20 <_free_r+0x30>
 8001e12:	6063      	str	r3, [r4, #4]
 8001e14:	6014      	str	r4, [r2, #0]
 8001e16:	b003      	add	sp, #12
 8001e18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001e1c:	f000 beb4 	b.w	8002b88 <__malloc_unlock>
 8001e20:	42a3      	cmp	r3, r4
 8001e22:	d908      	bls.n	8001e36 <_free_r+0x46>
 8001e24:	6825      	ldr	r5, [r4, #0]
 8001e26:	1961      	adds	r1, r4, r5
 8001e28:	428b      	cmp	r3, r1
 8001e2a:	bf01      	itttt	eq
 8001e2c:	6819      	ldreq	r1, [r3, #0]
 8001e2e:	685b      	ldreq	r3, [r3, #4]
 8001e30:	1949      	addeq	r1, r1, r5
 8001e32:	6021      	streq	r1, [r4, #0]
 8001e34:	e7ed      	b.n	8001e12 <_free_r+0x22>
 8001e36:	461a      	mov	r2, r3
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	b10b      	cbz	r3, 8001e40 <_free_r+0x50>
 8001e3c:	42a3      	cmp	r3, r4
 8001e3e:	d9fa      	bls.n	8001e36 <_free_r+0x46>
 8001e40:	6811      	ldr	r1, [r2, #0]
 8001e42:	1855      	adds	r5, r2, r1
 8001e44:	42a5      	cmp	r5, r4
 8001e46:	d10b      	bne.n	8001e60 <_free_r+0x70>
 8001e48:	6824      	ldr	r4, [r4, #0]
 8001e4a:	4421      	add	r1, r4
 8001e4c:	1854      	adds	r4, r2, r1
 8001e4e:	42a3      	cmp	r3, r4
 8001e50:	6011      	str	r1, [r2, #0]
 8001e52:	d1e0      	bne.n	8001e16 <_free_r+0x26>
 8001e54:	681c      	ldr	r4, [r3, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	6053      	str	r3, [r2, #4]
 8001e5a:	4421      	add	r1, r4
 8001e5c:	6011      	str	r1, [r2, #0]
 8001e5e:	e7da      	b.n	8001e16 <_free_r+0x26>
 8001e60:	d902      	bls.n	8001e68 <_free_r+0x78>
 8001e62:	230c      	movs	r3, #12
 8001e64:	6003      	str	r3, [r0, #0]
 8001e66:	e7d6      	b.n	8001e16 <_free_r+0x26>
 8001e68:	6825      	ldr	r5, [r4, #0]
 8001e6a:	1961      	adds	r1, r4, r5
 8001e6c:	428b      	cmp	r3, r1
 8001e6e:	bf04      	itt	eq
 8001e70:	6819      	ldreq	r1, [r3, #0]
 8001e72:	685b      	ldreq	r3, [r3, #4]
 8001e74:	6063      	str	r3, [r4, #4]
 8001e76:	bf04      	itt	eq
 8001e78:	1949      	addeq	r1, r1, r5
 8001e7a:	6021      	streq	r1, [r4, #0]
 8001e7c:	6054      	str	r4, [r2, #4]
 8001e7e:	e7ca      	b.n	8001e16 <_free_r+0x26>
 8001e80:	b003      	add	sp, #12
 8001e82:	bd30      	pop	{r4, r5, pc}
 8001e84:	200000a0 	.word	0x200000a0

08001e88 <sbrk_aligned>:
 8001e88:	b570      	push	{r4, r5, r6, lr}
 8001e8a:	4e0e      	ldr	r6, [pc, #56]	; (8001ec4 <sbrk_aligned+0x3c>)
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	6831      	ldr	r1, [r6, #0]
 8001e90:	4605      	mov	r5, r0
 8001e92:	b911      	cbnz	r1, 8001e9a <sbrk_aligned+0x12>
 8001e94:	f000 fb7a 	bl	800258c <_sbrk_r>
 8001e98:	6030      	str	r0, [r6, #0]
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	4628      	mov	r0, r5
 8001e9e:	f000 fb75 	bl	800258c <_sbrk_r>
 8001ea2:	1c43      	adds	r3, r0, #1
 8001ea4:	d00a      	beq.n	8001ebc <sbrk_aligned+0x34>
 8001ea6:	1cc4      	adds	r4, r0, #3
 8001ea8:	f024 0403 	bic.w	r4, r4, #3
 8001eac:	42a0      	cmp	r0, r4
 8001eae:	d007      	beq.n	8001ec0 <sbrk_aligned+0x38>
 8001eb0:	1a21      	subs	r1, r4, r0
 8001eb2:	4628      	mov	r0, r5
 8001eb4:	f000 fb6a 	bl	800258c <_sbrk_r>
 8001eb8:	3001      	adds	r0, #1
 8001eba:	d101      	bne.n	8001ec0 <sbrk_aligned+0x38>
 8001ebc:	f04f 34ff 	mov.w	r4, #4294967295
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	bd70      	pop	{r4, r5, r6, pc}
 8001ec4:	200000a4 	.word	0x200000a4

08001ec8 <_malloc_r>:
 8001ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ecc:	1ccd      	adds	r5, r1, #3
 8001ece:	f025 0503 	bic.w	r5, r5, #3
 8001ed2:	3508      	adds	r5, #8
 8001ed4:	2d0c      	cmp	r5, #12
 8001ed6:	bf38      	it	cc
 8001ed8:	250c      	movcc	r5, #12
 8001eda:	2d00      	cmp	r5, #0
 8001edc:	4607      	mov	r7, r0
 8001ede:	db01      	blt.n	8001ee4 <_malloc_r+0x1c>
 8001ee0:	42a9      	cmp	r1, r5
 8001ee2:	d905      	bls.n	8001ef0 <_malloc_r+0x28>
 8001ee4:	230c      	movs	r3, #12
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	2600      	movs	r6, #0
 8001eea:	4630      	mov	r0, r6
 8001eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ef0:	4e2e      	ldr	r6, [pc, #184]	; (8001fac <_malloc_r+0xe4>)
 8001ef2:	f000 fe43 	bl	8002b7c <__malloc_lock>
 8001ef6:	6833      	ldr	r3, [r6, #0]
 8001ef8:	461c      	mov	r4, r3
 8001efa:	bb34      	cbnz	r4, 8001f4a <_malloc_r+0x82>
 8001efc:	4629      	mov	r1, r5
 8001efe:	4638      	mov	r0, r7
 8001f00:	f7ff ffc2 	bl	8001e88 <sbrk_aligned>
 8001f04:	1c43      	adds	r3, r0, #1
 8001f06:	4604      	mov	r4, r0
 8001f08:	d14d      	bne.n	8001fa6 <_malloc_r+0xde>
 8001f0a:	6834      	ldr	r4, [r6, #0]
 8001f0c:	4626      	mov	r6, r4
 8001f0e:	2e00      	cmp	r6, #0
 8001f10:	d140      	bne.n	8001f94 <_malloc_r+0xcc>
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	4631      	mov	r1, r6
 8001f16:	4638      	mov	r0, r7
 8001f18:	eb04 0803 	add.w	r8, r4, r3
 8001f1c:	f000 fb36 	bl	800258c <_sbrk_r>
 8001f20:	4580      	cmp	r8, r0
 8001f22:	d13a      	bne.n	8001f9a <_malloc_r+0xd2>
 8001f24:	6821      	ldr	r1, [r4, #0]
 8001f26:	3503      	adds	r5, #3
 8001f28:	1a6d      	subs	r5, r5, r1
 8001f2a:	f025 0503 	bic.w	r5, r5, #3
 8001f2e:	3508      	adds	r5, #8
 8001f30:	2d0c      	cmp	r5, #12
 8001f32:	bf38      	it	cc
 8001f34:	250c      	movcc	r5, #12
 8001f36:	4629      	mov	r1, r5
 8001f38:	4638      	mov	r0, r7
 8001f3a:	f7ff ffa5 	bl	8001e88 <sbrk_aligned>
 8001f3e:	3001      	adds	r0, #1
 8001f40:	d02b      	beq.n	8001f9a <_malloc_r+0xd2>
 8001f42:	6823      	ldr	r3, [r4, #0]
 8001f44:	442b      	add	r3, r5
 8001f46:	6023      	str	r3, [r4, #0]
 8001f48:	e00e      	b.n	8001f68 <_malloc_r+0xa0>
 8001f4a:	6822      	ldr	r2, [r4, #0]
 8001f4c:	1b52      	subs	r2, r2, r5
 8001f4e:	d41e      	bmi.n	8001f8e <_malloc_r+0xc6>
 8001f50:	2a0b      	cmp	r2, #11
 8001f52:	d916      	bls.n	8001f82 <_malloc_r+0xba>
 8001f54:	1961      	adds	r1, r4, r5
 8001f56:	42a3      	cmp	r3, r4
 8001f58:	6025      	str	r5, [r4, #0]
 8001f5a:	bf18      	it	ne
 8001f5c:	6059      	strne	r1, [r3, #4]
 8001f5e:	6863      	ldr	r3, [r4, #4]
 8001f60:	bf08      	it	eq
 8001f62:	6031      	streq	r1, [r6, #0]
 8001f64:	5162      	str	r2, [r4, r5]
 8001f66:	604b      	str	r3, [r1, #4]
 8001f68:	4638      	mov	r0, r7
 8001f6a:	f104 060b 	add.w	r6, r4, #11
 8001f6e:	f000 fe0b 	bl	8002b88 <__malloc_unlock>
 8001f72:	f026 0607 	bic.w	r6, r6, #7
 8001f76:	1d23      	adds	r3, r4, #4
 8001f78:	1af2      	subs	r2, r6, r3
 8001f7a:	d0b6      	beq.n	8001eea <_malloc_r+0x22>
 8001f7c:	1b9b      	subs	r3, r3, r6
 8001f7e:	50a3      	str	r3, [r4, r2]
 8001f80:	e7b3      	b.n	8001eea <_malloc_r+0x22>
 8001f82:	6862      	ldr	r2, [r4, #4]
 8001f84:	42a3      	cmp	r3, r4
 8001f86:	bf0c      	ite	eq
 8001f88:	6032      	streq	r2, [r6, #0]
 8001f8a:	605a      	strne	r2, [r3, #4]
 8001f8c:	e7ec      	b.n	8001f68 <_malloc_r+0xa0>
 8001f8e:	4623      	mov	r3, r4
 8001f90:	6864      	ldr	r4, [r4, #4]
 8001f92:	e7b2      	b.n	8001efa <_malloc_r+0x32>
 8001f94:	4634      	mov	r4, r6
 8001f96:	6876      	ldr	r6, [r6, #4]
 8001f98:	e7b9      	b.n	8001f0e <_malloc_r+0x46>
 8001f9a:	230c      	movs	r3, #12
 8001f9c:	603b      	str	r3, [r7, #0]
 8001f9e:	4638      	mov	r0, r7
 8001fa0:	f000 fdf2 	bl	8002b88 <__malloc_unlock>
 8001fa4:	e7a1      	b.n	8001eea <_malloc_r+0x22>
 8001fa6:	6025      	str	r5, [r4, #0]
 8001fa8:	e7de      	b.n	8001f68 <_malloc_r+0xa0>
 8001faa:	bf00      	nop
 8001fac:	200000a0 	.word	0x200000a0

08001fb0 <__sfputc_r>:
 8001fb0:	6893      	ldr	r3, [r2, #8]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	b410      	push	{r4}
 8001fb8:	6093      	str	r3, [r2, #8]
 8001fba:	da08      	bge.n	8001fce <__sfputc_r+0x1e>
 8001fbc:	6994      	ldr	r4, [r2, #24]
 8001fbe:	42a3      	cmp	r3, r4
 8001fc0:	db01      	blt.n	8001fc6 <__sfputc_r+0x16>
 8001fc2:	290a      	cmp	r1, #10
 8001fc4:	d103      	bne.n	8001fce <__sfputc_r+0x1e>
 8001fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fca:	f000 baef 	b.w	80025ac <__swbuf_r>
 8001fce:	6813      	ldr	r3, [r2, #0]
 8001fd0:	1c58      	adds	r0, r3, #1
 8001fd2:	6010      	str	r0, [r2, #0]
 8001fd4:	7019      	strb	r1, [r3, #0]
 8001fd6:	4608      	mov	r0, r1
 8001fd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <__sfputs_r>:
 8001fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe0:	4606      	mov	r6, r0
 8001fe2:	460f      	mov	r7, r1
 8001fe4:	4614      	mov	r4, r2
 8001fe6:	18d5      	adds	r5, r2, r3
 8001fe8:	42ac      	cmp	r4, r5
 8001fea:	d101      	bne.n	8001ff0 <__sfputs_r+0x12>
 8001fec:	2000      	movs	r0, #0
 8001fee:	e007      	b.n	8002000 <__sfputs_r+0x22>
 8001ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ff4:	463a      	mov	r2, r7
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	f7ff ffda 	bl	8001fb0 <__sfputc_r>
 8001ffc:	1c43      	adds	r3, r0, #1
 8001ffe:	d1f3      	bne.n	8001fe8 <__sfputs_r+0xa>
 8002000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002004 <_vfiprintf_r>:
 8002004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002008:	460d      	mov	r5, r1
 800200a:	b09d      	sub	sp, #116	; 0x74
 800200c:	4614      	mov	r4, r2
 800200e:	4698      	mov	r8, r3
 8002010:	4606      	mov	r6, r0
 8002012:	b118      	cbz	r0, 800201c <_vfiprintf_r+0x18>
 8002014:	6983      	ldr	r3, [r0, #24]
 8002016:	b90b      	cbnz	r3, 800201c <_vfiprintf_r+0x18>
 8002018:	f000 fcaa 	bl	8002970 <__sinit>
 800201c:	4b89      	ldr	r3, [pc, #548]	; (8002244 <_vfiprintf_r+0x240>)
 800201e:	429d      	cmp	r5, r3
 8002020:	d11b      	bne.n	800205a <_vfiprintf_r+0x56>
 8002022:	6875      	ldr	r5, [r6, #4]
 8002024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002026:	07d9      	lsls	r1, r3, #31
 8002028:	d405      	bmi.n	8002036 <_vfiprintf_r+0x32>
 800202a:	89ab      	ldrh	r3, [r5, #12]
 800202c:	059a      	lsls	r2, r3, #22
 800202e:	d402      	bmi.n	8002036 <_vfiprintf_r+0x32>
 8002030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002032:	f000 fd3b 	bl	8002aac <__retarget_lock_acquire_recursive>
 8002036:	89ab      	ldrh	r3, [r5, #12]
 8002038:	071b      	lsls	r3, r3, #28
 800203a:	d501      	bpl.n	8002040 <_vfiprintf_r+0x3c>
 800203c:	692b      	ldr	r3, [r5, #16]
 800203e:	b9eb      	cbnz	r3, 800207c <_vfiprintf_r+0x78>
 8002040:	4629      	mov	r1, r5
 8002042:	4630      	mov	r0, r6
 8002044:	f000 fb04 	bl	8002650 <__swsetup_r>
 8002048:	b1c0      	cbz	r0, 800207c <_vfiprintf_r+0x78>
 800204a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800204c:	07dc      	lsls	r4, r3, #31
 800204e:	d50e      	bpl.n	800206e <_vfiprintf_r+0x6a>
 8002050:	f04f 30ff 	mov.w	r0, #4294967295
 8002054:	b01d      	add	sp, #116	; 0x74
 8002056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800205a:	4b7b      	ldr	r3, [pc, #492]	; (8002248 <_vfiprintf_r+0x244>)
 800205c:	429d      	cmp	r5, r3
 800205e:	d101      	bne.n	8002064 <_vfiprintf_r+0x60>
 8002060:	68b5      	ldr	r5, [r6, #8]
 8002062:	e7df      	b.n	8002024 <_vfiprintf_r+0x20>
 8002064:	4b79      	ldr	r3, [pc, #484]	; (800224c <_vfiprintf_r+0x248>)
 8002066:	429d      	cmp	r5, r3
 8002068:	bf08      	it	eq
 800206a:	68f5      	ldreq	r5, [r6, #12]
 800206c:	e7da      	b.n	8002024 <_vfiprintf_r+0x20>
 800206e:	89ab      	ldrh	r3, [r5, #12]
 8002070:	0598      	lsls	r0, r3, #22
 8002072:	d4ed      	bmi.n	8002050 <_vfiprintf_r+0x4c>
 8002074:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002076:	f000 fd1a 	bl	8002aae <__retarget_lock_release_recursive>
 800207a:	e7e9      	b.n	8002050 <_vfiprintf_r+0x4c>
 800207c:	2300      	movs	r3, #0
 800207e:	9309      	str	r3, [sp, #36]	; 0x24
 8002080:	2320      	movs	r3, #32
 8002082:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002086:	f8cd 800c 	str.w	r8, [sp, #12]
 800208a:	2330      	movs	r3, #48	; 0x30
 800208c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002250 <_vfiprintf_r+0x24c>
 8002090:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002094:	f04f 0901 	mov.w	r9, #1
 8002098:	4623      	mov	r3, r4
 800209a:	469a      	mov	sl, r3
 800209c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020a0:	b10a      	cbz	r2, 80020a6 <_vfiprintf_r+0xa2>
 80020a2:	2a25      	cmp	r2, #37	; 0x25
 80020a4:	d1f9      	bne.n	800209a <_vfiprintf_r+0x96>
 80020a6:	ebba 0b04 	subs.w	fp, sl, r4
 80020aa:	d00b      	beq.n	80020c4 <_vfiprintf_r+0xc0>
 80020ac:	465b      	mov	r3, fp
 80020ae:	4622      	mov	r2, r4
 80020b0:	4629      	mov	r1, r5
 80020b2:	4630      	mov	r0, r6
 80020b4:	f7ff ff93 	bl	8001fde <__sfputs_r>
 80020b8:	3001      	adds	r0, #1
 80020ba:	f000 80aa 	beq.w	8002212 <_vfiprintf_r+0x20e>
 80020be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80020c0:	445a      	add	r2, fp
 80020c2:	9209      	str	r2, [sp, #36]	; 0x24
 80020c4:	f89a 3000 	ldrb.w	r3, [sl]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 80a2 	beq.w	8002212 <_vfiprintf_r+0x20e>
 80020ce:	2300      	movs	r3, #0
 80020d0:	f04f 32ff 	mov.w	r2, #4294967295
 80020d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020d8:	f10a 0a01 	add.w	sl, sl, #1
 80020dc:	9304      	str	r3, [sp, #16]
 80020de:	9307      	str	r3, [sp, #28]
 80020e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80020e4:	931a      	str	r3, [sp, #104]	; 0x68
 80020e6:	4654      	mov	r4, sl
 80020e8:	2205      	movs	r2, #5
 80020ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020ee:	4858      	ldr	r0, [pc, #352]	; (8002250 <_vfiprintf_r+0x24c>)
 80020f0:	f7fe f87e 	bl	80001f0 <memchr>
 80020f4:	9a04      	ldr	r2, [sp, #16]
 80020f6:	b9d8      	cbnz	r0, 8002130 <_vfiprintf_r+0x12c>
 80020f8:	06d1      	lsls	r1, r2, #27
 80020fa:	bf44      	itt	mi
 80020fc:	2320      	movmi	r3, #32
 80020fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002102:	0713      	lsls	r3, r2, #28
 8002104:	bf44      	itt	mi
 8002106:	232b      	movmi	r3, #43	; 0x2b
 8002108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800210c:	f89a 3000 	ldrb.w	r3, [sl]
 8002110:	2b2a      	cmp	r3, #42	; 0x2a
 8002112:	d015      	beq.n	8002140 <_vfiprintf_r+0x13c>
 8002114:	9a07      	ldr	r2, [sp, #28]
 8002116:	4654      	mov	r4, sl
 8002118:	2000      	movs	r0, #0
 800211a:	f04f 0c0a 	mov.w	ip, #10
 800211e:	4621      	mov	r1, r4
 8002120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002124:	3b30      	subs	r3, #48	; 0x30
 8002126:	2b09      	cmp	r3, #9
 8002128:	d94e      	bls.n	80021c8 <_vfiprintf_r+0x1c4>
 800212a:	b1b0      	cbz	r0, 800215a <_vfiprintf_r+0x156>
 800212c:	9207      	str	r2, [sp, #28]
 800212e:	e014      	b.n	800215a <_vfiprintf_r+0x156>
 8002130:	eba0 0308 	sub.w	r3, r0, r8
 8002134:	fa09 f303 	lsl.w	r3, r9, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	9304      	str	r3, [sp, #16]
 800213c:	46a2      	mov	sl, r4
 800213e:	e7d2      	b.n	80020e6 <_vfiprintf_r+0xe2>
 8002140:	9b03      	ldr	r3, [sp, #12]
 8002142:	1d19      	adds	r1, r3, #4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	9103      	str	r1, [sp, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	bfbb      	ittet	lt
 800214c:	425b      	neglt	r3, r3
 800214e:	f042 0202 	orrlt.w	r2, r2, #2
 8002152:	9307      	strge	r3, [sp, #28]
 8002154:	9307      	strlt	r3, [sp, #28]
 8002156:	bfb8      	it	lt
 8002158:	9204      	strlt	r2, [sp, #16]
 800215a:	7823      	ldrb	r3, [r4, #0]
 800215c:	2b2e      	cmp	r3, #46	; 0x2e
 800215e:	d10c      	bne.n	800217a <_vfiprintf_r+0x176>
 8002160:	7863      	ldrb	r3, [r4, #1]
 8002162:	2b2a      	cmp	r3, #42	; 0x2a
 8002164:	d135      	bne.n	80021d2 <_vfiprintf_r+0x1ce>
 8002166:	9b03      	ldr	r3, [sp, #12]
 8002168:	1d1a      	adds	r2, r3, #4
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	9203      	str	r2, [sp, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	bfb8      	it	lt
 8002172:	f04f 33ff 	movlt.w	r3, #4294967295
 8002176:	3402      	adds	r4, #2
 8002178:	9305      	str	r3, [sp, #20]
 800217a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002260 <_vfiprintf_r+0x25c>
 800217e:	7821      	ldrb	r1, [r4, #0]
 8002180:	2203      	movs	r2, #3
 8002182:	4650      	mov	r0, sl
 8002184:	f7fe f834 	bl	80001f0 <memchr>
 8002188:	b140      	cbz	r0, 800219c <_vfiprintf_r+0x198>
 800218a:	2340      	movs	r3, #64	; 0x40
 800218c:	eba0 000a 	sub.w	r0, r0, sl
 8002190:	fa03 f000 	lsl.w	r0, r3, r0
 8002194:	9b04      	ldr	r3, [sp, #16]
 8002196:	4303      	orrs	r3, r0
 8002198:	3401      	adds	r4, #1
 800219a:	9304      	str	r3, [sp, #16]
 800219c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021a0:	482c      	ldr	r0, [pc, #176]	; (8002254 <_vfiprintf_r+0x250>)
 80021a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80021a6:	2206      	movs	r2, #6
 80021a8:	f7fe f822 	bl	80001f0 <memchr>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	d03f      	beq.n	8002230 <_vfiprintf_r+0x22c>
 80021b0:	4b29      	ldr	r3, [pc, #164]	; (8002258 <_vfiprintf_r+0x254>)
 80021b2:	bb1b      	cbnz	r3, 80021fc <_vfiprintf_r+0x1f8>
 80021b4:	9b03      	ldr	r3, [sp, #12]
 80021b6:	3307      	adds	r3, #7
 80021b8:	f023 0307 	bic.w	r3, r3, #7
 80021bc:	3308      	adds	r3, #8
 80021be:	9303      	str	r3, [sp, #12]
 80021c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021c2:	443b      	add	r3, r7
 80021c4:	9309      	str	r3, [sp, #36]	; 0x24
 80021c6:	e767      	b.n	8002098 <_vfiprintf_r+0x94>
 80021c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80021cc:	460c      	mov	r4, r1
 80021ce:	2001      	movs	r0, #1
 80021d0:	e7a5      	b.n	800211e <_vfiprintf_r+0x11a>
 80021d2:	2300      	movs	r3, #0
 80021d4:	3401      	adds	r4, #1
 80021d6:	9305      	str	r3, [sp, #20]
 80021d8:	4619      	mov	r1, r3
 80021da:	f04f 0c0a 	mov.w	ip, #10
 80021de:	4620      	mov	r0, r4
 80021e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021e4:	3a30      	subs	r2, #48	; 0x30
 80021e6:	2a09      	cmp	r2, #9
 80021e8:	d903      	bls.n	80021f2 <_vfiprintf_r+0x1ee>
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0c5      	beq.n	800217a <_vfiprintf_r+0x176>
 80021ee:	9105      	str	r1, [sp, #20]
 80021f0:	e7c3      	b.n	800217a <_vfiprintf_r+0x176>
 80021f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80021f6:	4604      	mov	r4, r0
 80021f8:	2301      	movs	r3, #1
 80021fa:	e7f0      	b.n	80021de <_vfiprintf_r+0x1da>
 80021fc:	ab03      	add	r3, sp, #12
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	462a      	mov	r2, r5
 8002202:	4b16      	ldr	r3, [pc, #88]	; (800225c <_vfiprintf_r+0x258>)
 8002204:	a904      	add	r1, sp, #16
 8002206:	4630      	mov	r0, r6
 8002208:	f3af 8000 	nop.w
 800220c:	4607      	mov	r7, r0
 800220e:	1c78      	adds	r0, r7, #1
 8002210:	d1d6      	bne.n	80021c0 <_vfiprintf_r+0x1bc>
 8002212:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002214:	07d9      	lsls	r1, r3, #31
 8002216:	d405      	bmi.n	8002224 <_vfiprintf_r+0x220>
 8002218:	89ab      	ldrh	r3, [r5, #12]
 800221a:	059a      	lsls	r2, r3, #22
 800221c:	d402      	bmi.n	8002224 <_vfiprintf_r+0x220>
 800221e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002220:	f000 fc45 	bl	8002aae <__retarget_lock_release_recursive>
 8002224:	89ab      	ldrh	r3, [r5, #12]
 8002226:	065b      	lsls	r3, r3, #25
 8002228:	f53f af12 	bmi.w	8002050 <_vfiprintf_r+0x4c>
 800222c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800222e:	e711      	b.n	8002054 <_vfiprintf_r+0x50>
 8002230:	ab03      	add	r3, sp, #12
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	462a      	mov	r2, r5
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <_vfiprintf_r+0x258>)
 8002238:	a904      	add	r1, sp, #16
 800223a:	4630      	mov	r0, r6
 800223c:	f000 f880 	bl	8002340 <_printf_i>
 8002240:	e7e4      	b.n	800220c <_vfiprintf_r+0x208>
 8002242:	bf00      	nop
 8002244:	08002eac 	.word	0x08002eac
 8002248:	08002ecc 	.word	0x08002ecc
 800224c:	08002e8c 	.word	0x08002e8c
 8002250:	08002e56 	.word	0x08002e56
 8002254:	08002e60 	.word	0x08002e60
 8002258:	00000000 	.word	0x00000000
 800225c:	08001fdf 	.word	0x08001fdf
 8002260:	08002e5c 	.word	0x08002e5c

08002264 <_printf_common>:
 8002264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002268:	4616      	mov	r6, r2
 800226a:	4699      	mov	r9, r3
 800226c:	688a      	ldr	r2, [r1, #8]
 800226e:	690b      	ldr	r3, [r1, #16]
 8002270:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002274:	4293      	cmp	r3, r2
 8002276:	bfb8      	it	lt
 8002278:	4613      	movlt	r3, r2
 800227a:	6033      	str	r3, [r6, #0]
 800227c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002280:	4607      	mov	r7, r0
 8002282:	460c      	mov	r4, r1
 8002284:	b10a      	cbz	r2, 800228a <_printf_common+0x26>
 8002286:	3301      	adds	r3, #1
 8002288:	6033      	str	r3, [r6, #0]
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	0699      	lsls	r1, r3, #26
 800228e:	bf42      	ittt	mi
 8002290:	6833      	ldrmi	r3, [r6, #0]
 8002292:	3302      	addmi	r3, #2
 8002294:	6033      	strmi	r3, [r6, #0]
 8002296:	6825      	ldr	r5, [r4, #0]
 8002298:	f015 0506 	ands.w	r5, r5, #6
 800229c:	d106      	bne.n	80022ac <_printf_common+0x48>
 800229e:	f104 0a19 	add.w	sl, r4, #25
 80022a2:	68e3      	ldr	r3, [r4, #12]
 80022a4:	6832      	ldr	r2, [r6, #0]
 80022a6:	1a9b      	subs	r3, r3, r2
 80022a8:	42ab      	cmp	r3, r5
 80022aa:	dc26      	bgt.n	80022fa <_printf_common+0x96>
 80022ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80022b0:	1e13      	subs	r3, r2, #0
 80022b2:	6822      	ldr	r2, [r4, #0]
 80022b4:	bf18      	it	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	0692      	lsls	r2, r2, #26
 80022ba:	d42b      	bmi.n	8002314 <_printf_common+0xb0>
 80022bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80022c0:	4649      	mov	r1, r9
 80022c2:	4638      	mov	r0, r7
 80022c4:	47c0      	blx	r8
 80022c6:	3001      	adds	r0, #1
 80022c8:	d01e      	beq.n	8002308 <_printf_common+0xa4>
 80022ca:	6823      	ldr	r3, [r4, #0]
 80022cc:	68e5      	ldr	r5, [r4, #12]
 80022ce:	6832      	ldr	r2, [r6, #0]
 80022d0:	f003 0306 	and.w	r3, r3, #6
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	bf08      	it	eq
 80022d8:	1aad      	subeq	r5, r5, r2
 80022da:	68a3      	ldr	r3, [r4, #8]
 80022dc:	6922      	ldr	r2, [r4, #16]
 80022de:	bf0c      	ite	eq
 80022e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022e4:	2500      	movne	r5, #0
 80022e6:	4293      	cmp	r3, r2
 80022e8:	bfc4      	itt	gt
 80022ea:	1a9b      	subgt	r3, r3, r2
 80022ec:	18ed      	addgt	r5, r5, r3
 80022ee:	2600      	movs	r6, #0
 80022f0:	341a      	adds	r4, #26
 80022f2:	42b5      	cmp	r5, r6
 80022f4:	d11a      	bne.n	800232c <_printf_common+0xc8>
 80022f6:	2000      	movs	r0, #0
 80022f8:	e008      	b.n	800230c <_printf_common+0xa8>
 80022fa:	2301      	movs	r3, #1
 80022fc:	4652      	mov	r2, sl
 80022fe:	4649      	mov	r1, r9
 8002300:	4638      	mov	r0, r7
 8002302:	47c0      	blx	r8
 8002304:	3001      	adds	r0, #1
 8002306:	d103      	bne.n	8002310 <_printf_common+0xac>
 8002308:	f04f 30ff 	mov.w	r0, #4294967295
 800230c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002310:	3501      	adds	r5, #1
 8002312:	e7c6      	b.n	80022a2 <_printf_common+0x3e>
 8002314:	18e1      	adds	r1, r4, r3
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	2030      	movs	r0, #48	; 0x30
 800231a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800231e:	4422      	add	r2, r4
 8002320:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002324:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002328:	3302      	adds	r3, #2
 800232a:	e7c7      	b.n	80022bc <_printf_common+0x58>
 800232c:	2301      	movs	r3, #1
 800232e:	4622      	mov	r2, r4
 8002330:	4649      	mov	r1, r9
 8002332:	4638      	mov	r0, r7
 8002334:	47c0      	blx	r8
 8002336:	3001      	adds	r0, #1
 8002338:	d0e6      	beq.n	8002308 <_printf_common+0xa4>
 800233a:	3601      	adds	r6, #1
 800233c:	e7d9      	b.n	80022f2 <_printf_common+0x8e>
	...

08002340 <_printf_i>:
 8002340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002344:	7e0f      	ldrb	r7, [r1, #24]
 8002346:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002348:	2f78      	cmp	r7, #120	; 0x78
 800234a:	4691      	mov	r9, r2
 800234c:	4680      	mov	r8, r0
 800234e:	460c      	mov	r4, r1
 8002350:	469a      	mov	sl, r3
 8002352:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002356:	d807      	bhi.n	8002368 <_printf_i+0x28>
 8002358:	2f62      	cmp	r7, #98	; 0x62
 800235a:	d80a      	bhi.n	8002372 <_printf_i+0x32>
 800235c:	2f00      	cmp	r7, #0
 800235e:	f000 80d8 	beq.w	8002512 <_printf_i+0x1d2>
 8002362:	2f58      	cmp	r7, #88	; 0x58
 8002364:	f000 80a3 	beq.w	80024ae <_printf_i+0x16e>
 8002368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800236c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002370:	e03a      	b.n	80023e8 <_printf_i+0xa8>
 8002372:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002376:	2b15      	cmp	r3, #21
 8002378:	d8f6      	bhi.n	8002368 <_printf_i+0x28>
 800237a:	a101      	add	r1, pc, #4	; (adr r1, 8002380 <_printf_i+0x40>)
 800237c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002380:	080023d9 	.word	0x080023d9
 8002384:	080023ed 	.word	0x080023ed
 8002388:	08002369 	.word	0x08002369
 800238c:	08002369 	.word	0x08002369
 8002390:	08002369 	.word	0x08002369
 8002394:	08002369 	.word	0x08002369
 8002398:	080023ed 	.word	0x080023ed
 800239c:	08002369 	.word	0x08002369
 80023a0:	08002369 	.word	0x08002369
 80023a4:	08002369 	.word	0x08002369
 80023a8:	08002369 	.word	0x08002369
 80023ac:	080024f9 	.word	0x080024f9
 80023b0:	0800241d 	.word	0x0800241d
 80023b4:	080024db 	.word	0x080024db
 80023b8:	08002369 	.word	0x08002369
 80023bc:	08002369 	.word	0x08002369
 80023c0:	0800251b 	.word	0x0800251b
 80023c4:	08002369 	.word	0x08002369
 80023c8:	0800241d 	.word	0x0800241d
 80023cc:	08002369 	.word	0x08002369
 80023d0:	08002369 	.word	0x08002369
 80023d4:	080024e3 	.word	0x080024e3
 80023d8:	682b      	ldr	r3, [r5, #0]
 80023da:	1d1a      	adds	r2, r3, #4
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	602a      	str	r2, [r5, #0]
 80023e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80023e8:	2301      	movs	r3, #1
 80023ea:	e0a3      	b.n	8002534 <_printf_i+0x1f4>
 80023ec:	6820      	ldr	r0, [r4, #0]
 80023ee:	6829      	ldr	r1, [r5, #0]
 80023f0:	0606      	lsls	r6, r0, #24
 80023f2:	f101 0304 	add.w	r3, r1, #4
 80023f6:	d50a      	bpl.n	800240e <_printf_i+0xce>
 80023f8:	680e      	ldr	r6, [r1, #0]
 80023fa:	602b      	str	r3, [r5, #0]
 80023fc:	2e00      	cmp	r6, #0
 80023fe:	da03      	bge.n	8002408 <_printf_i+0xc8>
 8002400:	232d      	movs	r3, #45	; 0x2d
 8002402:	4276      	negs	r6, r6
 8002404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002408:	485e      	ldr	r0, [pc, #376]	; (8002584 <_printf_i+0x244>)
 800240a:	230a      	movs	r3, #10
 800240c:	e019      	b.n	8002442 <_printf_i+0x102>
 800240e:	680e      	ldr	r6, [r1, #0]
 8002410:	602b      	str	r3, [r5, #0]
 8002412:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002416:	bf18      	it	ne
 8002418:	b236      	sxthne	r6, r6
 800241a:	e7ef      	b.n	80023fc <_printf_i+0xbc>
 800241c:	682b      	ldr	r3, [r5, #0]
 800241e:	6820      	ldr	r0, [r4, #0]
 8002420:	1d19      	adds	r1, r3, #4
 8002422:	6029      	str	r1, [r5, #0]
 8002424:	0601      	lsls	r1, r0, #24
 8002426:	d501      	bpl.n	800242c <_printf_i+0xec>
 8002428:	681e      	ldr	r6, [r3, #0]
 800242a:	e002      	b.n	8002432 <_printf_i+0xf2>
 800242c:	0646      	lsls	r6, r0, #25
 800242e:	d5fb      	bpl.n	8002428 <_printf_i+0xe8>
 8002430:	881e      	ldrh	r6, [r3, #0]
 8002432:	4854      	ldr	r0, [pc, #336]	; (8002584 <_printf_i+0x244>)
 8002434:	2f6f      	cmp	r7, #111	; 0x6f
 8002436:	bf0c      	ite	eq
 8002438:	2308      	moveq	r3, #8
 800243a:	230a      	movne	r3, #10
 800243c:	2100      	movs	r1, #0
 800243e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002442:	6865      	ldr	r5, [r4, #4]
 8002444:	60a5      	str	r5, [r4, #8]
 8002446:	2d00      	cmp	r5, #0
 8002448:	bfa2      	ittt	ge
 800244a:	6821      	ldrge	r1, [r4, #0]
 800244c:	f021 0104 	bicge.w	r1, r1, #4
 8002450:	6021      	strge	r1, [r4, #0]
 8002452:	b90e      	cbnz	r6, 8002458 <_printf_i+0x118>
 8002454:	2d00      	cmp	r5, #0
 8002456:	d04d      	beq.n	80024f4 <_printf_i+0x1b4>
 8002458:	4615      	mov	r5, r2
 800245a:	fbb6 f1f3 	udiv	r1, r6, r3
 800245e:	fb03 6711 	mls	r7, r3, r1, r6
 8002462:	5dc7      	ldrb	r7, [r0, r7]
 8002464:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002468:	4637      	mov	r7, r6
 800246a:	42bb      	cmp	r3, r7
 800246c:	460e      	mov	r6, r1
 800246e:	d9f4      	bls.n	800245a <_printf_i+0x11a>
 8002470:	2b08      	cmp	r3, #8
 8002472:	d10b      	bne.n	800248c <_printf_i+0x14c>
 8002474:	6823      	ldr	r3, [r4, #0]
 8002476:	07de      	lsls	r6, r3, #31
 8002478:	d508      	bpl.n	800248c <_printf_i+0x14c>
 800247a:	6923      	ldr	r3, [r4, #16]
 800247c:	6861      	ldr	r1, [r4, #4]
 800247e:	4299      	cmp	r1, r3
 8002480:	bfde      	ittt	le
 8002482:	2330      	movle	r3, #48	; 0x30
 8002484:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002488:	f105 35ff 	addle.w	r5, r5, #4294967295
 800248c:	1b52      	subs	r2, r2, r5
 800248e:	6122      	str	r2, [r4, #16]
 8002490:	f8cd a000 	str.w	sl, [sp]
 8002494:	464b      	mov	r3, r9
 8002496:	aa03      	add	r2, sp, #12
 8002498:	4621      	mov	r1, r4
 800249a:	4640      	mov	r0, r8
 800249c:	f7ff fee2 	bl	8002264 <_printf_common>
 80024a0:	3001      	adds	r0, #1
 80024a2:	d14c      	bne.n	800253e <_printf_i+0x1fe>
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	b004      	add	sp, #16
 80024aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ae:	4835      	ldr	r0, [pc, #212]	; (8002584 <_printf_i+0x244>)
 80024b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80024b4:	6829      	ldr	r1, [r5, #0]
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80024bc:	6029      	str	r1, [r5, #0]
 80024be:	061d      	lsls	r5, r3, #24
 80024c0:	d514      	bpl.n	80024ec <_printf_i+0x1ac>
 80024c2:	07df      	lsls	r7, r3, #31
 80024c4:	bf44      	itt	mi
 80024c6:	f043 0320 	orrmi.w	r3, r3, #32
 80024ca:	6023      	strmi	r3, [r4, #0]
 80024cc:	b91e      	cbnz	r6, 80024d6 <_printf_i+0x196>
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	f023 0320 	bic.w	r3, r3, #32
 80024d4:	6023      	str	r3, [r4, #0]
 80024d6:	2310      	movs	r3, #16
 80024d8:	e7b0      	b.n	800243c <_printf_i+0xfc>
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	f043 0320 	orr.w	r3, r3, #32
 80024e0:	6023      	str	r3, [r4, #0]
 80024e2:	2378      	movs	r3, #120	; 0x78
 80024e4:	4828      	ldr	r0, [pc, #160]	; (8002588 <_printf_i+0x248>)
 80024e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80024ea:	e7e3      	b.n	80024b4 <_printf_i+0x174>
 80024ec:	0659      	lsls	r1, r3, #25
 80024ee:	bf48      	it	mi
 80024f0:	b2b6      	uxthmi	r6, r6
 80024f2:	e7e6      	b.n	80024c2 <_printf_i+0x182>
 80024f4:	4615      	mov	r5, r2
 80024f6:	e7bb      	b.n	8002470 <_printf_i+0x130>
 80024f8:	682b      	ldr	r3, [r5, #0]
 80024fa:	6826      	ldr	r6, [r4, #0]
 80024fc:	6961      	ldr	r1, [r4, #20]
 80024fe:	1d18      	adds	r0, r3, #4
 8002500:	6028      	str	r0, [r5, #0]
 8002502:	0635      	lsls	r5, r6, #24
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	d501      	bpl.n	800250c <_printf_i+0x1cc>
 8002508:	6019      	str	r1, [r3, #0]
 800250a:	e002      	b.n	8002512 <_printf_i+0x1d2>
 800250c:	0670      	lsls	r0, r6, #25
 800250e:	d5fb      	bpl.n	8002508 <_printf_i+0x1c8>
 8002510:	8019      	strh	r1, [r3, #0]
 8002512:	2300      	movs	r3, #0
 8002514:	6123      	str	r3, [r4, #16]
 8002516:	4615      	mov	r5, r2
 8002518:	e7ba      	b.n	8002490 <_printf_i+0x150>
 800251a:	682b      	ldr	r3, [r5, #0]
 800251c:	1d1a      	adds	r2, r3, #4
 800251e:	602a      	str	r2, [r5, #0]
 8002520:	681d      	ldr	r5, [r3, #0]
 8002522:	6862      	ldr	r2, [r4, #4]
 8002524:	2100      	movs	r1, #0
 8002526:	4628      	mov	r0, r5
 8002528:	f7fd fe62 	bl	80001f0 <memchr>
 800252c:	b108      	cbz	r0, 8002532 <_printf_i+0x1f2>
 800252e:	1b40      	subs	r0, r0, r5
 8002530:	6060      	str	r0, [r4, #4]
 8002532:	6863      	ldr	r3, [r4, #4]
 8002534:	6123      	str	r3, [r4, #16]
 8002536:	2300      	movs	r3, #0
 8002538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800253c:	e7a8      	b.n	8002490 <_printf_i+0x150>
 800253e:	6923      	ldr	r3, [r4, #16]
 8002540:	462a      	mov	r2, r5
 8002542:	4649      	mov	r1, r9
 8002544:	4640      	mov	r0, r8
 8002546:	47d0      	blx	sl
 8002548:	3001      	adds	r0, #1
 800254a:	d0ab      	beq.n	80024a4 <_printf_i+0x164>
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	079b      	lsls	r3, r3, #30
 8002550:	d413      	bmi.n	800257a <_printf_i+0x23a>
 8002552:	68e0      	ldr	r0, [r4, #12]
 8002554:	9b03      	ldr	r3, [sp, #12]
 8002556:	4298      	cmp	r0, r3
 8002558:	bfb8      	it	lt
 800255a:	4618      	movlt	r0, r3
 800255c:	e7a4      	b.n	80024a8 <_printf_i+0x168>
 800255e:	2301      	movs	r3, #1
 8002560:	4632      	mov	r2, r6
 8002562:	4649      	mov	r1, r9
 8002564:	4640      	mov	r0, r8
 8002566:	47d0      	blx	sl
 8002568:	3001      	adds	r0, #1
 800256a:	d09b      	beq.n	80024a4 <_printf_i+0x164>
 800256c:	3501      	adds	r5, #1
 800256e:	68e3      	ldr	r3, [r4, #12]
 8002570:	9903      	ldr	r1, [sp, #12]
 8002572:	1a5b      	subs	r3, r3, r1
 8002574:	42ab      	cmp	r3, r5
 8002576:	dcf2      	bgt.n	800255e <_printf_i+0x21e>
 8002578:	e7eb      	b.n	8002552 <_printf_i+0x212>
 800257a:	2500      	movs	r5, #0
 800257c:	f104 0619 	add.w	r6, r4, #25
 8002580:	e7f5      	b.n	800256e <_printf_i+0x22e>
 8002582:	bf00      	nop
 8002584:	08002e67 	.word	0x08002e67
 8002588:	08002e78 	.word	0x08002e78

0800258c <_sbrk_r>:
 800258c:	b538      	push	{r3, r4, r5, lr}
 800258e:	4d06      	ldr	r5, [pc, #24]	; (80025a8 <_sbrk_r+0x1c>)
 8002590:	2300      	movs	r3, #0
 8002592:	4604      	mov	r4, r0
 8002594:	4608      	mov	r0, r1
 8002596:	602b      	str	r3, [r5, #0]
 8002598:	f7fe f9dc 	bl	8000954 <_sbrk>
 800259c:	1c43      	adds	r3, r0, #1
 800259e:	d102      	bne.n	80025a6 <_sbrk_r+0x1a>
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	b103      	cbz	r3, 80025a6 <_sbrk_r+0x1a>
 80025a4:	6023      	str	r3, [r4, #0]
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	200000ac 	.word	0x200000ac

080025ac <__swbuf_r>:
 80025ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ae:	460e      	mov	r6, r1
 80025b0:	4614      	mov	r4, r2
 80025b2:	4605      	mov	r5, r0
 80025b4:	b118      	cbz	r0, 80025be <__swbuf_r+0x12>
 80025b6:	6983      	ldr	r3, [r0, #24]
 80025b8:	b90b      	cbnz	r3, 80025be <__swbuf_r+0x12>
 80025ba:	f000 f9d9 	bl	8002970 <__sinit>
 80025be:	4b21      	ldr	r3, [pc, #132]	; (8002644 <__swbuf_r+0x98>)
 80025c0:	429c      	cmp	r4, r3
 80025c2:	d12b      	bne.n	800261c <__swbuf_r+0x70>
 80025c4:	686c      	ldr	r4, [r5, #4]
 80025c6:	69a3      	ldr	r3, [r4, #24]
 80025c8:	60a3      	str	r3, [r4, #8]
 80025ca:	89a3      	ldrh	r3, [r4, #12]
 80025cc:	071a      	lsls	r2, r3, #28
 80025ce:	d52f      	bpl.n	8002630 <__swbuf_r+0x84>
 80025d0:	6923      	ldr	r3, [r4, #16]
 80025d2:	b36b      	cbz	r3, 8002630 <__swbuf_r+0x84>
 80025d4:	6923      	ldr	r3, [r4, #16]
 80025d6:	6820      	ldr	r0, [r4, #0]
 80025d8:	1ac0      	subs	r0, r0, r3
 80025da:	6963      	ldr	r3, [r4, #20]
 80025dc:	b2f6      	uxtb	r6, r6
 80025de:	4283      	cmp	r3, r0
 80025e0:	4637      	mov	r7, r6
 80025e2:	dc04      	bgt.n	80025ee <__swbuf_r+0x42>
 80025e4:	4621      	mov	r1, r4
 80025e6:	4628      	mov	r0, r5
 80025e8:	f000 f92e 	bl	8002848 <_fflush_r>
 80025ec:	bb30      	cbnz	r0, 800263c <__swbuf_r+0x90>
 80025ee:	68a3      	ldr	r3, [r4, #8]
 80025f0:	3b01      	subs	r3, #1
 80025f2:	60a3      	str	r3, [r4, #8]
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	1c5a      	adds	r2, r3, #1
 80025f8:	6022      	str	r2, [r4, #0]
 80025fa:	701e      	strb	r6, [r3, #0]
 80025fc:	6963      	ldr	r3, [r4, #20]
 80025fe:	3001      	adds	r0, #1
 8002600:	4283      	cmp	r3, r0
 8002602:	d004      	beq.n	800260e <__swbuf_r+0x62>
 8002604:	89a3      	ldrh	r3, [r4, #12]
 8002606:	07db      	lsls	r3, r3, #31
 8002608:	d506      	bpl.n	8002618 <__swbuf_r+0x6c>
 800260a:	2e0a      	cmp	r6, #10
 800260c:	d104      	bne.n	8002618 <__swbuf_r+0x6c>
 800260e:	4621      	mov	r1, r4
 8002610:	4628      	mov	r0, r5
 8002612:	f000 f919 	bl	8002848 <_fflush_r>
 8002616:	b988      	cbnz	r0, 800263c <__swbuf_r+0x90>
 8002618:	4638      	mov	r0, r7
 800261a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800261c:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <__swbuf_r+0x9c>)
 800261e:	429c      	cmp	r4, r3
 8002620:	d101      	bne.n	8002626 <__swbuf_r+0x7a>
 8002622:	68ac      	ldr	r4, [r5, #8]
 8002624:	e7cf      	b.n	80025c6 <__swbuf_r+0x1a>
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <__swbuf_r+0xa0>)
 8002628:	429c      	cmp	r4, r3
 800262a:	bf08      	it	eq
 800262c:	68ec      	ldreq	r4, [r5, #12]
 800262e:	e7ca      	b.n	80025c6 <__swbuf_r+0x1a>
 8002630:	4621      	mov	r1, r4
 8002632:	4628      	mov	r0, r5
 8002634:	f000 f80c 	bl	8002650 <__swsetup_r>
 8002638:	2800      	cmp	r0, #0
 800263a:	d0cb      	beq.n	80025d4 <__swbuf_r+0x28>
 800263c:	f04f 37ff 	mov.w	r7, #4294967295
 8002640:	e7ea      	b.n	8002618 <__swbuf_r+0x6c>
 8002642:	bf00      	nop
 8002644:	08002eac 	.word	0x08002eac
 8002648:	08002ecc 	.word	0x08002ecc
 800264c:	08002e8c 	.word	0x08002e8c

08002650 <__swsetup_r>:
 8002650:	4b32      	ldr	r3, [pc, #200]	; (800271c <__swsetup_r+0xcc>)
 8002652:	b570      	push	{r4, r5, r6, lr}
 8002654:	681d      	ldr	r5, [r3, #0]
 8002656:	4606      	mov	r6, r0
 8002658:	460c      	mov	r4, r1
 800265a:	b125      	cbz	r5, 8002666 <__swsetup_r+0x16>
 800265c:	69ab      	ldr	r3, [r5, #24]
 800265e:	b913      	cbnz	r3, 8002666 <__swsetup_r+0x16>
 8002660:	4628      	mov	r0, r5
 8002662:	f000 f985 	bl	8002970 <__sinit>
 8002666:	4b2e      	ldr	r3, [pc, #184]	; (8002720 <__swsetup_r+0xd0>)
 8002668:	429c      	cmp	r4, r3
 800266a:	d10f      	bne.n	800268c <__swsetup_r+0x3c>
 800266c:	686c      	ldr	r4, [r5, #4]
 800266e:	89a3      	ldrh	r3, [r4, #12]
 8002670:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002674:	0719      	lsls	r1, r3, #28
 8002676:	d42c      	bmi.n	80026d2 <__swsetup_r+0x82>
 8002678:	06dd      	lsls	r5, r3, #27
 800267a:	d411      	bmi.n	80026a0 <__swsetup_r+0x50>
 800267c:	2309      	movs	r3, #9
 800267e:	6033      	str	r3, [r6, #0]
 8002680:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002684:	81a3      	strh	r3, [r4, #12]
 8002686:	f04f 30ff 	mov.w	r0, #4294967295
 800268a:	e03e      	b.n	800270a <__swsetup_r+0xba>
 800268c:	4b25      	ldr	r3, [pc, #148]	; (8002724 <__swsetup_r+0xd4>)
 800268e:	429c      	cmp	r4, r3
 8002690:	d101      	bne.n	8002696 <__swsetup_r+0x46>
 8002692:	68ac      	ldr	r4, [r5, #8]
 8002694:	e7eb      	b.n	800266e <__swsetup_r+0x1e>
 8002696:	4b24      	ldr	r3, [pc, #144]	; (8002728 <__swsetup_r+0xd8>)
 8002698:	429c      	cmp	r4, r3
 800269a:	bf08      	it	eq
 800269c:	68ec      	ldreq	r4, [r5, #12]
 800269e:	e7e6      	b.n	800266e <__swsetup_r+0x1e>
 80026a0:	0758      	lsls	r0, r3, #29
 80026a2:	d512      	bpl.n	80026ca <__swsetup_r+0x7a>
 80026a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026a6:	b141      	cbz	r1, 80026ba <__swsetup_r+0x6a>
 80026a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026ac:	4299      	cmp	r1, r3
 80026ae:	d002      	beq.n	80026b6 <__swsetup_r+0x66>
 80026b0:	4630      	mov	r0, r6
 80026b2:	f7ff fb9d 	bl	8001df0 <_free_r>
 80026b6:	2300      	movs	r3, #0
 80026b8:	6363      	str	r3, [r4, #52]	; 0x34
 80026ba:	89a3      	ldrh	r3, [r4, #12]
 80026bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80026c0:	81a3      	strh	r3, [r4, #12]
 80026c2:	2300      	movs	r3, #0
 80026c4:	6063      	str	r3, [r4, #4]
 80026c6:	6923      	ldr	r3, [r4, #16]
 80026c8:	6023      	str	r3, [r4, #0]
 80026ca:	89a3      	ldrh	r3, [r4, #12]
 80026cc:	f043 0308 	orr.w	r3, r3, #8
 80026d0:	81a3      	strh	r3, [r4, #12]
 80026d2:	6923      	ldr	r3, [r4, #16]
 80026d4:	b94b      	cbnz	r3, 80026ea <__swsetup_r+0x9a>
 80026d6:	89a3      	ldrh	r3, [r4, #12]
 80026d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80026dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e0:	d003      	beq.n	80026ea <__swsetup_r+0x9a>
 80026e2:	4621      	mov	r1, r4
 80026e4:	4630      	mov	r0, r6
 80026e6:	f000 fa09 	bl	8002afc <__smakebuf_r>
 80026ea:	89a0      	ldrh	r0, [r4, #12]
 80026ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80026f0:	f010 0301 	ands.w	r3, r0, #1
 80026f4:	d00a      	beq.n	800270c <__swsetup_r+0xbc>
 80026f6:	2300      	movs	r3, #0
 80026f8:	60a3      	str	r3, [r4, #8]
 80026fa:	6963      	ldr	r3, [r4, #20]
 80026fc:	425b      	negs	r3, r3
 80026fe:	61a3      	str	r3, [r4, #24]
 8002700:	6923      	ldr	r3, [r4, #16]
 8002702:	b943      	cbnz	r3, 8002716 <__swsetup_r+0xc6>
 8002704:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002708:	d1ba      	bne.n	8002680 <__swsetup_r+0x30>
 800270a:	bd70      	pop	{r4, r5, r6, pc}
 800270c:	0781      	lsls	r1, r0, #30
 800270e:	bf58      	it	pl
 8002710:	6963      	ldrpl	r3, [r4, #20]
 8002712:	60a3      	str	r3, [r4, #8]
 8002714:	e7f4      	b.n	8002700 <__swsetup_r+0xb0>
 8002716:	2000      	movs	r0, #0
 8002718:	e7f7      	b.n	800270a <__swsetup_r+0xba>
 800271a:	bf00      	nop
 800271c:	20000018 	.word	0x20000018
 8002720:	08002eac 	.word	0x08002eac
 8002724:	08002ecc 	.word	0x08002ecc
 8002728:	08002e8c 	.word	0x08002e8c

0800272c <abort>:
 800272c:	b508      	push	{r3, lr}
 800272e:	2006      	movs	r0, #6
 8002730:	f000 fa58 	bl	8002be4 <raise>
 8002734:	2001      	movs	r0, #1
 8002736:	f7fe f895 	bl	8000864 <_exit>
	...

0800273c <__sflush_r>:
 800273c:	898a      	ldrh	r2, [r1, #12]
 800273e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002742:	4605      	mov	r5, r0
 8002744:	0710      	lsls	r0, r2, #28
 8002746:	460c      	mov	r4, r1
 8002748:	d458      	bmi.n	80027fc <__sflush_r+0xc0>
 800274a:	684b      	ldr	r3, [r1, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	dc05      	bgt.n	800275c <__sflush_r+0x20>
 8002750:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002752:	2b00      	cmp	r3, #0
 8002754:	dc02      	bgt.n	800275c <__sflush_r+0x20>
 8002756:	2000      	movs	r0, #0
 8002758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800275c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800275e:	2e00      	cmp	r6, #0
 8002760:	d0f9      	beq.n	8002756 <__sflush_r+0x1a>
 8002762:	2300      	movs	r3, #0
 8002764:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002768:	682f      	ldr	r7, [r5, #0]
 800276a:	602b      	str	r3, [r5, #0]
 800276c:	d032      	beq.n	80027d4 <__sflush_r+0x98>
 800276e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002770:	89a3      	ldrh	r3, [r4, #12]
 8002772:	075a      	lsls	r2, r3, #29
 8002774:	d505      	bpl.n	8002782 <__sflush_r+0x46>
 8002776:	6863      	ldr	r3, [r4, #4]
 8002778:	1ac0      	subs	r0, r0, r3
 800277a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800277c:	b10b      	cbz	r3, 8002782 <__sflush_r+0x46>
 800277e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002780:	1ac0      	subs	r0, r0, r3
 8002782:	2300      	movs	r3, #0
 8002784:	4602      	mov	r2, r0
 8002786:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002788:	6a21      	ldr	r1, [r4, #32]
 800278a:	4628      	mov	r0, r5
 800278c:	47b0      	blx	r6
 800278e:	1c43      	adds	r3, r0, #1
 8002790:	89a3      	ldrh	r3, [r4, #12]
 8002792:	d106      	bne.n	80027a2 <__sflush_r+0x66>
 8002794:	6829      	ldr	r1, [r5, #0]
 8002796:	291d      	cmp	r1, #29
 8002798:	d82c      	bhi.n	80027f4 <__sflush_r+0xb8>
 800279a:	4a2a      	ldr	r2, [pc, #168]	; (8002844 <__sflush_r+0x108>)
 800279c:	40ca      	lsrs	r2, r1
 800279e:	07d6      	lsls	r6, r2, #31
 80027a0:	d528      	bpl.n	80027f4 <__sflush_r+0xb8>
 80027a2:	2200      	movs	r2, #0
 80027a4:	6062      	str	r2, [r4, #4]
 80027a6:	04d9      	lsls	r1, r3, #19
 80027a8:	6922      	ldr	r2, [r4, #16]
 80027aa:	6022      	str	r2, [r4, #0]
 80027ac:	d504      	bpl.n	80027b8 <__sflush_r+0x7c>
 80027ae:	1c42      	adds	r2, r0, #1
 80027b0:	d101      	bne.n	80027b6 <__sflush_r+0x7a>
 80027b2:	682b      	ldr	r3, [r5, #0]
 80027b4:	b903      	cbnz	r3, 80027b8 <__sflush_r+0x7c>
 80027b6:	6560      	str	r0, [r4, #84]	; 0x54
 80027b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027ba:	602f      	str	r7, [r5, #0]
 80027bc:	2900      	cmp	r1, #0
 80027be:	d0ca      	beq.n	8002756 <__sflush_r+0x1a>
 80027c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027c4:	4299      	cmp	r1, r3
 80027c6:	d002      	beq.n	80027ce <__sflush_r+0x92>
 80027c8:	4628      	mov	r0, r5
 80027ca:	f7ff fb11 	bl	8001df0 <_free_r>
 80027ce:	2000      	movs	r0, #0
 80027d0:	6360      	str	r0, [r4, #52]	; 0x34
 80027d2:	e7c1      	b.n	8002758 <__sflush_r+0x1c>
 80027d4:	6a21      	ldr	r1, [r4, #32]
 80027d6:	2301      	movs	r3, #1
 80027d8:	4628      	mov	r0, r5
 80027da:	47b0      	blx	r6
 80027dc:	1c41      	adds	r1, r0, #1
 80027de:	d1c7      	bne.n	8002770 <__sflush_r+0x34>
 80027e0:	682b      	ldr	r3, [r5, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0c4      	beq.n	8002770 <__sflush_r+0x34>
 80027e6:	2b1d      	cmp	r3, #29
 80027e8:	d001      	beq.n	80027ee <__sflush_r+0xb2>
 80027ea:	2b16      	cmp	r3, #22
 80027ec:	d101      	bne.n	80027f2 <__sflush_r+0xb6>
 80027ee:	602f      	str	r7, [r5, #0]
 80027f0:	e7b1      	b.n	8002756 <__sflush_r+0x1a>
 80027f2:	89a3      	ldrh	r3, [r4, #12]
 80027f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027f8:	81a3      	strh	r3, [r4, #12]
 80027fa:	e7ad      	b.n	8002758 <__sflush_r+0x1c>
 80027fc:	690f      	ldr	r7, [r1, #16]
 80027fe:	2f00      	cmp	r7, #0
 8002800:	d0a9      	beq.n	8002756 <__sflush_r+0x1a>
 8002802:	0793      	lsls	r3, r2, #30
 8002804:	680e      	ldr	r6, [r1, #0]
 8002806:	bf08      	it	eq
 8002808:	694b      	ldreq	r3, [r1, #20]
 800280a:	600f      	str	r7, [r1, #0]
 800280c:	bf18      	it	ne
 800280e:	2300      	movne	r3, #0
 8002810:	eba6 0807 	sub.w	r8, r6, r7
 8002814:	608b      	str	r3, [r1, #8]
 8002816:	f1b8 0f00 	cmp.w	r8, #0
 800281a:	dd9c      	ble.n	8002756 <__sflush_r+0x1a>
 800281c:	6a21      	ldr	r1, [r4, #32]
 800281e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002820:	4643      	mov	r3, r8
 8002822:	463a      	mov	r2, r7
 8002824:	4628      	mov	r0, r5
 8002826:	47b0      	blx	r6
 8002828:	2800      	cmp	r0, #0
 800282a:	dc06      	bgt.n	800283a <__sflush_r+0xfe>
 800282c:	89a3      	ldrh	r3, [r4, #12]
 800282e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002832:	81a3      	strh	r3, [r4, #12]
 8002834:	f04f 30ff 	mov.w	r0, #4294967295
 8002838:	e78e      	b.n	8002758 <__sflush_r+0x1c>
 800283a:	4407      	add	r7, r0
 800283c:	eba8 0800 	sub.w	r8, r8, r0
 8002840:	e7e9      	b.n	8002816 <__sflush_r+0xda>
 8002842:	bf00      	nop
 8002844:	20400001 	.word	0x20400001

08002848 <_fflush_r>:
 8002848:	b538      	push	{r3, r4, r5, lr}
 800284a:	690b      	ldr	r3, [r1, #16]
 800284c:	4605      	mov	r5, r0
 800284e:	460c      	mov	r4, r1
 8002850:	b913      	cbnz	r3, 8002858 <_fflush_r+0x10>
 8002852:	2500      	movs	r5, #0
 8002854:	4628      	mov	r0, r5
 8002856:	bd38      	pop	{r3, r4, r5, pc}
 8002858:	b118      	cbz	r0, 8002862 <_fflush_r+0x1a>
 800285a:	6983      	ldr	r3, [r0, #24]
 800285c:	b90b      	cbnz	r3, 8002862 <_fflush_r+0x1a>
 800285e:	f000 f887 	bl	8002970 <__sinit>
 8002862:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <_fflush_r+0x6c>)
 8002864:	429c      	cmp	r4, r3
 8002866:	d11b      	bne.n	80028a0 <_fflush_r+0x58>
 8002868:	686c      	ldr	r4, [r5, #4]
 800286a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d0ef      	beq.n	8002852 <_fflush_r+0xa>
 8002872:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002874:	07d0      	lsls	r0, r2, #31
 8002876:	d404      	bmi.n	8002882 <_fflush_r+0x3a>
 8002878:	0599      	lsls	r1, r3, #22
 800287a:	d402      	bmi.n	8002882 <_fflush_r+0x3a>
 800287c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800287e:	f000 f915 	bl	8002aac <__retarget_lock_acquire_recursive>
 8002882:	4628      	mov	r0, r5
 8002884:	4621      	mov	r1, r4
 8002886:	f7ff ff59 	bl	800273c <__sflush_r>
 800288a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800288c:	07da      	lsls	r2, r3, #31
 800288e:	4605      	mov	r5, r0
 8002890:	d4e0      	bmi.n	8002854 <_fflush_r+0xc>
 8002892:	89a3      	ldrh	r3, [r4, #12]
 8002894:	059b      	lsls	r3, r3, #22
 8002896:	d4dd      	bmi.n	8002854 <_fflush_r+0xc>
 8002898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800289a:	f000 f908 	bl	8002aae <__retarget_lock_release_recursive>
 800289e:	e7d9      	b.n	8002854 <_fflush_r+0xc>
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <_fflush_r+0x70>)
 80028a2:	429c      	cmp	r4, r3
 80028a4:	d101      	bne.n	80028aa <_fflush_r+0x62>
 80028a6:	68ac      	ldr	r4, [r5, #8]
 80028a8:	e7df      	b.n	800286a <_fflush_r+0x22>
 80028aa:	4b04      	ldr	r3, [pc, #16]	; (80028bc <_fflush_r+0x74>)
 80028ac:	429c      	cmp	r4, r3
 80028ae:	bf08      	it	eq
 80028b0:	68ec      	ldreq	r4, [r5, #12]
 80028b2:	e7da      	b.n	800286a <_fflush_r+0x22>
 80028b4:	08002eac 	.word	0x08002eac
 80028b8:	08002ecc 	.word	0x08002ecc
 80028bc:	08002e8c 	.word	0x08002e8c

080028c0 <std>:
 80028c0:	2300      	movs	r3, #0
 80028c2:	b510      	push	{r4, lr}
 80028c4:	4604      	mov	r4, r0
 80028c6:	e9c0 3300 	strd	r3, r3, [r0]
 80028ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028ce:	6083      	str	r3, [r0, #8]
 80028d0:	8181      	strh	r1, [r0, #12]
 80028d2:	6643      	str	r3, [r0, #100]	; 0x64
 80028d4:	81c2      	strh	r2, [r0, #14]
 80028d6:	6183      	str	r3, [r0, #24]
 80028d8:	4619      	mov	r1, r3
 80028da:	2208      	movs	r2, #8
 80028dc:	305c      	adds	r0, #92	; 0x5c
 80028de:	f7ff fa09 	bl	8001cf4 <memset>
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <std+0x38>)
 80028e4:	6263      	str	r3, [r4, #36]	; 0x24
 80028e6:	4b05      	ldr	r3, [pc, #20]	; (80028fc <std+0x3c>)
 80028e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80028ea:	4b05      	ldr	r3, [pc, #20]	; (8002900 <std+0x40>)
 80028ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028ee:	4b05      	ldr	r3, [pc, #20]	; (8002904 <std+0x44>)
 80028f0:	6224      	str	r4, [r4, #32]
 80028f2:	6323      	str	r3, [r4, #48]	; 0x30
 80028f4:	bd10      	pop	{r4, pc}
 80028f6:	bf00      	nop
 80028f8:	08002c1d 	.word	0x08002c1d
 80028fc:	08002c3f 	.word	0x08002c3f
 8002900:	08002c77 	.word	0x08002c77
 8002904:	08002c9b 	.word	0x08002c9b

08002908 <_cleanup_r>:
 8002908:	4901      	ldr	r1, [pc, #4]	; (8002910 <_cleanup_r+0x8>)
 800290a:	f000 b8af 	b.w	8002a6c <_fwalk_reent>
 800290e:	bf00      	nop
 8002910:	08002849 	.word	0x08002849

08002914 <__sfmoreglue>:
 8002914:	b570      	push	{r4, r5, r6, lr}
 8002916:	2268      	movs	r2, #104	; 0x68
 8002918:	1e4d      	subs	r5, r1, #1
 800291a:	4355      	muls	r5, r2
 800291c:	460e      	mov	r6, r1
 800291e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002922:	f7ff fad1 	bl	8001ec8 <_malloc_r>
 8002926:	4604      	mov	r4, r0
 8002928:	b140      	cbz	r0, 800293c <__sfmoreglue+0x28>
 800292a:	2100      	movs	r1, #0
 800292c:	e9c0 1600 	strd	r1, r6, [r0]
 8002930:	300c      	adds	r0, #12
 8002932:	60a0      	str	r0, [r4, #8]
 8002934:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002938:	f7ff f9dc 	bl	8001cf4 <memset>
 800293c:	4620      	mov	r0, r4
 800293e:	bd70      	pop	{r4, r5, r6, pc}

08002940 <__sfp_lock_acquire>:
 8002940:	4801      	ldr	r0, [pc, #4]	; (8002948 <__sfp_lock_acquire+0x8>)
 8002942:	f000 b8b3 	b.w	8002aac <__retarget_lock_acquire_recursive>
 8002946:	bf00      	nop
 8002948:	200000a9 	.word	0x200000a9

0800294c <__sfp_lock_release>:
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <__sfp_lock_release+0x8>)
 800294e:	f000 b8ae 	b.w	8002aae <__retarget_lock_release_recursive>
 8002952:	bf00      	nop
 8002954:	200000a9 	.word	0x200000a9

08002958 <__sinit_lock_acquire>:
 8002958:	4801      	ldr	r0, [pc, #4]	; (8002960 <__sinit_lock_acquire+0x8>)
 800295a:	f000 b8a7 	b.w	8002aac <__retarget_lock_acquire_recursive>
 800295e:	bf00      	nop
 8002960:	200000aa 	.word	0x200000aa

08002964 <__sinit_lock_release>:
 8002964:	4801      	ldr	r0, [pc, #4]	; (800296c <__sinit_lock_release+0x8>)
 8002966:	f000 b8a2 	b.w	8002aae <__retarget_lock_release_recursive>
 800296a:	bf00      	nop
 800296c:	200000aa 	.word	0x200000aa

08002970 <__sinit>:
 8002970:	b510      	push	{r4, lr}
 8002972:	4604      	mov	r4, r0
 8002974:	f7ff fff0 	bl	8002958 <__sinit_lock_acquire>
 8002978:	69a3      	ldr	r3, [r4, #24]
 800297a:	b11b      	cbz	r3, 8002984 <__sinit+0x14>
 800297c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002980:	f7ff bff0 	b.w	8002964 <__sinit_lock_release>
 8002984:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002988:	6523      	str	r3, [r4, #80]	; 0x50
 800298a:	4b13      	ldr	r3, [pc, #76]	; (80029d8 <__sinit+0x68>)
 800298c:	4a13      	ldr	r2, [pc, #76]	; (80029dc <__sinit+0x6c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	62a2      	str	r2, [r4, #40]	; 0x28
 8002992:	42a3      	cmp	r3, r4
 8002994:	bf04      	itt	eq
 8002996:	2301      	moveq	r3, #1
 8002998:	61a3      	streq	r3, [r4, #24]
 800299a:	4620      	mov	r0, r4
 800299c:	f000 f820 	bl	80029e0 <__sfp>
 80029a0:	6060      	str	r0, [r4, #4]
 80029a2:	4620      	mov	r0, r4
 80029a4:	f000 f81c 	bl	80029e0 <__sfp>
 80029a8:	60a0      	str	r0, [r4, #8]
 80029aa:	4620      	mov	r0, r4
 80029ac:	f000 f818 	bl	80029e0 <__sfp>
 80029b0:	2200      	movs	r2, #0
 80029b2:	60e0      	str	r0, [r4, #12]
 80029b4:	2104      	movs	r1, #4
 80029b6:	6860      	ldr	r0, [r4, #4]
 80029b8:	f7ff ff82 	bl	80028c0 <std>
 80029bc:	68a0      	ldr	r0, [r4, #8]
 80029be:	2201      	movs	r2, #1
 80029c0:	2109      	movs	r1, #9
 80029c2:	f7ff ff7d 	bl	80028c0 <std>
 80029c6:	68e0      	ldr	r0, [r4, #12]
 80029c8:	2202      	movs	r2, #2
 80029ca:	2112      	movs	r1, #18
 80029cc:	f7ff ff78 	bl	80028c0 <std>
 80029d0:	2301      	movs	r3, #1
 80029d2:	61a3      	str	r3, [r4, #24]
 80029d4:	e7d2      	b.n	800297c <__sinit+0xc>
 80029d6:	bf00      	nop
 80029d8:	08002da4 	.word	0x08002da4
 80029dc:	08002909 	.word	0x08002909

080029e0 <__sfp>:
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	4607      	mov	r7, r0
 80029e4:	f7ff ffac 	bl	8002940 <__sfp_lock_acquire>
 80029e8:	4b1e      	ldr	r3, [pc, #120]	; (8002a64 <__sfp+0x84>)
 80029ea:	681e      	ldr	r6, [r3, #0]
 80029ec:	69b3      	ldr	r3, [r6, #24]
 80029ee:	b913      	cbnz	r3, 80029f6 <__sfp+0x16>
 80029f0:	4630      	mov	r0, r6
 80029f2:	f7ff ffbd 	bl	8002970 <__sinit>
 80029f6:	3648      	adds	r6, #72	; 0x48
 80029f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	d503      	bpl.n	8002a08 <__sfp+0x28>
 8002a00:	6833      	ldr	r3, [r6, #0]
 8002a02:	b30b      	cbz	r3, 8002a48 <__sfp+0x68>
 8002a04:	6836      	ldr	r6, [r6, #0]
 8002a06:	e7f7      	b.n	80029f8 <__sfp+0x18>
 8002a08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a0c:	b9d5      	cbnz	r5, 8002a44 <__sfp+0x64>
 8002a0e:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <__sfp+0x88>)
 8002a10:	60e3      	str	r3, [r4, #12]
 8002a12:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a16:	6665      	str	r5, [r4, #100]	; 0x64
 8002a18:	f000 f847 	bl	8002aaa <__retarget_lock_init_recursive>
 8002a1c:	f7ff ff96 	bl	800294c <__sfp_lock_release>
 8002a20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a28:	6025      	str	r5, [r4, #0]
 8002a2a:	61a5      	str	r5, [r4, #24]
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	4629      	mov	r1, r5
 8002a30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a34:	f7ff f95e 	bl	8001cf4 <memset>
 8002a38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a40:	4620      	mov	r0, r4
 8002a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a44:	3468      	adds	r4, #104	; 0x68
 8002a46:	e7d9      	b.n	80029fc <__sfp+0x1c>
 8002a48:	2104      	movs	r1, #4
 8002a4a:	4638      	mov	r0, r7
 8002a4c:	f7ff ff62 	bl	8002914 <__sfmoreglue>
 8002a50:	4604      	mov	r4, r0
 8002a52:	6030      	str	r0, [r6, #0]
 8002a54:	2800      	cmp	r0, #0
 8002a56:	d1d5      	bne.n	8002a04 <__sfp+0x24>
 8002a58:	f7ff ff78 	bl	800294c <__sfp_lock_release>
 8002a5c:	230c      	movs	r3, #12
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	e7ee      	b.n	8002a40 <__sfp+0x60>
 8002a62:	bf00      	nop
 8002a64:	08002da4 	.word	0x08002da4
 8002a68:	ffff0001 	.word	0xffff0001

08002a6c <_fwalk_reent>:
 8002a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a70:	4606      	mov	r6, r0
 8002a72:	4688      	mov	r8, r1
 8002a74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a78:	2700      	movs	r7, #0
 8002a7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a7e:	f1b9 0901 	subs.w	r9, r9, #1
 8002a82:	d505      	bpl.n	8002a90 <_fwalk_reent+0x24>
 8002a84:	6824      	ldr	r4, [r4, #0]
 8002a86:	2c00      	cmp	r4, #0
 8002a88:	d1f7      	bne.n	8002a7a <_fwalk_reent+0xe>
 8002a8a:	4638      	mov	r0, r7
 8002a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a90:	89ab      	ldrh	r3, [r5, #12]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d907      	bls.n	8002aa6 <_fwalk_reent+0x3a>
 8002a96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	d003      	beq.n	8002aa6 <_fwalk_reent+0x3a>
 8002a9e:	4629      	mov	r1, r5
 8002aa0:	4630      	mov	r0, r6
 8002aa2:	47c0      	blx	r8
 8002aa4:	4307      	orrs	r7, r0
 8002aa6:	3568      	adds	r5, #104	; 0x68
 8002aa8:	e7e9      	b.n	8002a7e <_fwalk_reent+0x12>

08002aaa <__retarget_lock_init_recursive>:
 8002aaa:	4770      	bx	lr

08002aac <__retarget_lock_acquire_recursive>:
 8002aac:	4770      	bx	lr

08002aae <__retarget_lock_release_recursive>:
 8002aae:	4770      	bx	lr

08002ab0 <__swhatbuf_r>:
 8002ab0:	b570      	push	{r4, r5, r6, lr}
 8002ab2:	460e      	mov	r6, r1
 8002ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ab8:	2900      	cmp	r1, #0
 8002aba:	b096      	sub	sp, #88	; 0x58
 8002abc:	4614      	mov	r4, r2
 8002abe:	461d      	mov	r5, r3
 8002ac0:	da08      	bge.n	8002ad4 <__swhatbuf_r+0x24>
 8002ac2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	602a      	str	r2, [r5, #0]
 8002aca:	061a      	lsls	r2, r3, #24
 8002acc:	d410      	bmi.n	8002af0 <__swhatbuf_r+0x40>
 8002ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ad2:	e00e      	b.n	8002af2 <__swhatbuf_r+0x42>
 8002ad4:	466a      	mov	r2, sp
 8002ad6:	f000 f907 	bl	8002ce8 <_fstat_r>
 8002ada:	2800      	cmp	r0, #0
 8002adc:	dbf1      	blt.n	8002ac2 <__swhatbuf_r+0x12>
 8002ade:	9a01      	ldr	r2, [sp, #4]
 8002ae0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002ae4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ae8:	425a      	negs	r2, r3
 8002aea:	415a      	adcs	r2, r3
 8002aec:	602a      	str	r2, [r5, #0]
 8002aee:	e7ee      	b.n	8002ace <__swhatbuf_r+0x1e>
 8002af0:	2340      	movs	r3, #64	; 0x40
 8002af2:	2000      	movs	r0, #0
 8002af4:	6023      	str	r3, [r4, #0]
 8002af6:	b016      	add	sp, #88	; 0x58
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002afc <__smakebuf_r>:
 8002afc:	898b      	ldrh	r3, [r1, #12]
 8002afe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002b00:	079d      	lsls	r5, r3, #30
 8002b02:	4606      	mov	r6, r0
 8002b04:	460c      	mov	r4, r1
 8002b06:	d507      	bpl.n	8002b18 <__smakebuf_r+0x1c>
 8002b08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002b0c:	6023      	str	r3, [r4, #0]
 8002b0e:	6123      	str	r3, [r4, #16]
 8002b10:	2301      	movs	r3, #1
 8002b12:	6163      	str	r3, [r4, #20]
 8002b14:	b002      	add	sp, #8
 8002b16:	bd70      	pop	{r4, r5, r6, pc}
 8002b18:	ab01      	add	r3, sp, #4
 8002b1a:	466a      	mov	r2, sp
 8002b1c:	f7ff ffc8 	bl	8002ab0 <__swhatbuf_r>
 8002b20:	9900      	ldr	r1, [sp, #0]
 8002b22:	4605      	mov	r5, r0
 8002b24:	4630      	mov	r0, r6
 8002b26:	f7ff f9cf 	bl	8001ec8 <_malloc_r>
 8002b2a:	b948      	cbnz	r0, 8002b40 <__smakebuf_r+0x44>
 8002b2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b30:	059a      	lsls	r2, r3, #22
 8002b32:	d4ef      	bmi.n	8002b14 <__smakebuf_r+0x18>
 8002b34:	f023 0303 	bic.w	r3, r3, #3
 8002b38:	f043 0302 	orr.w	r3, r3, #2
 8002b3c:	81a3      	strh	r3, [r4, #12]
 8002b3e:	e7e3      	b.n	8002b08 <__smakebuf_r+0xc>
 8002b40:	4b0d      	ldr	r3, [pc, #52]	; (8002b78 <__smakebuf_r+0x7c>)
 8002b42:	62b3      	str	r3, [r6, #40]	; 0x28
 8002b44:	89a3      	ldrh	r3, [r4, #12]
 8002b46:	6020      	str	r0, [r4, #0]
 8002b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4c:	81a3      	strh	r3, [r4, #12]
 8002b4e:	9b00      	ldr	r3, [sp, #0]
 8002b50:	6163      	str	r3, [r4, #20]
 8002b52:	9b01      	ldr	r3, [sp, #4]
 8002b54:	6120      	str	r0, [r4, #16]
 8002b56:	b15b      	cbz	r3, 8002b70 <__smakebuf_r+0x74>
 8002b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b5c:	4630      	mov	r0, r6
 8002b5e:	f000 f8d5 	bl	8002d0c <_isatty_r>
 8002b62:	b128      	cbz	r0, 8002b70 <__smakebuf_r+0x74>
 8002b64:	89a3      	ldrh	r3, [r4, #12]
 8002b66:	f023 0303 	bic.w	r3, r3, #3
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	81a3      	strh	r3, [r4, #12]
 8002b70:	89a0      	ldrh	r0, [r4, #12]
 8002b72:	4305      	orrs	r5, r0
 8002b74:	81a5      	strh	r5, [r4, #12]
 8002b76:	e7cd      	b.n	8002b14 <__smakebuf_r+0x18>
 8002b78:	08002909 	.word	0x08002909

08002b7c <__malloc_lock>:
 8002b7c:	4801      	ldr	r0, [pc, #4]	; (8002b84 <__malloc_lock+0x8>)
 8002b7e:	f7ff bf95 	b.w	8002aac <__retarget_lock_acquire_recursive>
 8002b82:	bf00      	nop
 8002b84:	200000a8 	.word	0x200000a8

08002b88 <__malloc_unlock>:
 8002b88:	4801      	ldr	r0, [pc, #4]	; (8002b90 <__malloc_unlock+0x8>)
 8002b8a:	f7ff bf90 	b.w	8002aae <__retarget_lock_release_recursive>
 8002b8e:	bf00      	nop
 8002b90:	200000a8 	.word	0x200000a8

08002b94 <_raise_r>:
 8002b94:	291f      	cmp	r1, #31
 8002b96:	b538      	push	{r3, r4, r5, lr}
 8002b98:	4604      	mov	r4, r0
 8002b9a:	460d      	mov	r5, r1
 8002b9c:	d904      	bls.n	8002ba8 <_raise_r+0x14>
 8002b9e:	2316      	movs	r3, #22
 8002ba0:	6003      	str	r3, [r0, #0]
 8002ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba6:	bd38      	pop	{r3, r4, r5, pc}
 8002ba8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002baa:	b112      	cbz	r2, 8002bb2 <_raise_r+0x1e>
 8002bac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002bb0:	b94b      	cbnz	r3, 8002bc6 <_raise_r+0x32>
 8002bb2:	4620      	mov	r0, r4
 8002bb4:	f000 f830 	bl	8002c18 <_getpid_r>
 8002bb8:	462a      	mov	r2, r5
 8002bba:	4601      	mov	r1, r0
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bc2:	f000 b817 	b.w	8002bf4 <_kill_r>
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d00a      	beq.n	8002be0 <_raise_r+0x4c>
 8002bca:	1c59      	adds	r1, r3, #1
 8002bcc:	d103      	bne.n	8002bd6 <_raise_r+0x42>
 8002bce:	2316      	movs	r3, #22
 8002bd0:	6003      	str	r3, [r0, #0]
 8002bd2:	2001      	movs	r0, #1
 8002bd4:	e7e7      	b.n	8002ba6 <_raise_r+0x12>
 8002bd6:	2400      	movs	r4, #0
 8002bd8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002bdc:	4628      	mov	r0, r5
 8002bde:	4798      	blx	r3
 8002be0:	2000      	movs	r0, #0
 8002be2:	e7e0      	b.n	8002ba6 <_raise_r+0x12>

08002be4 <raise>:
 8002be4:	4b02      	ldr	r3, [pc, #8]	; (8002bf0 <raise+0xc>)
 8002be6:	4601      	mov	r1, r0
 8002be8:	6818      	ldr	r0, [r3, #0]
 8002bea:	f7ff bfd3 	b.w	8002b94 <_raise_r>
 8002bee:	bf00      	nop
 8002bf0:	20000018 	.word	0x20000018

08002bf4 <_kill_r>:
 8002bf4:	b538      	push	{r3, r4, r5, lr}
 8002bf6:	4d07      	ldr	r5, [pc, #28]	; (8002c14 <_kill_r+0x20>)
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	4608      	mov	r0, r1
 8002bfe:	4611      	mov	r1, r2
 8002c00:	602b      	str	r3, [r5, #0]
 8002c02:	f7fd fe1f 	bl	8000844 <_kill>
 8002c06:	1c43      	adds	r3, r0, #1
 8002c08:	d102      	bne.n	8002c10 <_kill_r+0x1c>
 8002c0a:	682b      	ldr	r3, [r5, #0]
 8002c0c:	b103      	cbz	r3, 8002c10 <_kill_r+0x1c>
 8002c0e:	6023      	str	r3, [r4, #0]
 8002c10:	bd38      	pop	{r3, r4, r5, pc}
 8002c12:	bf00      	nop
 8002c14:	200000ac 	.word	0x200000ac

08002c18 <_getpid_r>:
 8002c18:	f7fd be0c 	b.w	8000834 <_getpid>

08002c1c <__sread>:
 8002c1c:	b510      	push	{r4, lr}
 8002c1e:	460c      	mov	r4, r1
 8002c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c24:	f000 f894 	bl	8002d50 <_read_r>
 8002c28:	2800      	cmp	r0, #0
 8002c2a:	bfab      	itete	ge
 8002c2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c2e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c30:	181b      	addge	r3, r3, r0
 8002c32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c36:	bfac      	ite	ge
 8002c38:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c3a:	81a3      	strhlt	r3, [r4, #12]
 8002c3c:	bd10      	pop	{r4, pc}

08002c3e <__swrite>:
 8002c3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c42:	461f      	mov	r7, r3
 8002c44:	898b      	ldrh	r3, [r1, #12]
 8002c46:	05db      	lsls	r3, r3, #23
 8002c48:	4605      	mov	r5, r0
 8002c4a:	460c      	mov	r4, r1
 8002c4c:	4616      	mov	r6, r2
 8002c4e:	d505      	bpl.n	8002c5c <__swrite+0x1e>
 8002c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c54:	2302      	movs	r3, #2
 8002c56:	2200      	movs	r2, #0
 8002c58:	f000 f868 	bl	8002d2c <_lseek_r>
 8002c5c:	89a3      	ldrh	r3, [r4, #12]
 8002c5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c66:	81a3      	strh	r3, [r4, #12]
 8002c68:	4632      	mov	r2, r6
 8002c6a:	463b      	mov	r3, r7
 8002c6c:	4628      	mov	r0, r5
 8002c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c72:	f000 b817 	b.w	8002ca4 <_write_r>

08002c76 <__sseek>:
 8002c76:	b510      	push	{r4, lr}
 8002c78:	460c      	mov	r4, r1
 8002c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c7e:	f000 f855 	bl	8002d2c <_lseek_r>
 8002c82:	1c43      	adds	r3, r0, #1
 8002c84:	89a3      	ldrh	r3, [r4, #12]
 8002c86:	bf15      	itete	ne
 8002c88:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c92:	81a3      	strheq	r3, [r4, #12]
 8002c94:	bf18      	it	ne
 8002c96:	81a3      	strhne	r3, [r4, #12]
 8002c98:	bd10      	pop	{r4, pc}

08002c9a <__sclose>:
 8002c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c9e:	f000 b813 	b.w	8002cc8 <_close_r>
	...

08002ca4 <_write_r>:
 8002ca4:	b538      	push	{r3, r4, r5, lr}
 8002ca6:	4d07      	ldr	r5, [pc, #28]	; (8002cc4 <_write_r+0x20>)
 8002ca8:	4604      	mov	r4, r0
 8002caa:	4608      	mov	r0, r1
 8002cac:	4611      	mov	r1, r2
 8002cae:	2200      	movs	r2, #0
 8002cb0:	602a      	str	r2, [r5, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f7fd fdfd 	bl	80008b2 <_write>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_write_r+0x1e>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_write_r+0x1e>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	200000ac 	.word	0x200000ac

08002cc8 <_close_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4d06      	ldr	r5, [pc, #24]	; (8002ce4 <_close_r+0x1c>)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	4604      	mov	r4, r0
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	602b      	str	r3, [r5, #0]
 8002cd4:	f7fd fe09 	bl	80008ea <_close>
 8002cd8:	1c43      	adds	r3, r0, #1
 8002cda:	d102      	bne.n	8002ce2 <_close_r+0x1a>
 8002cdc:	682b      	ldr	r3, [r5, #0]
 8002cde:	b103      	cbz	r3, 8002ce2 <_close_r+0x1a>
 8002ce0:	6023      	str	r3, [r4, #0]
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
 8002ce4:	200000ac 	.word	0x200000ac

08002ce8 <_fstat_r>:
 8002ce8:	b538      	push	{r3, r4, r5, lr}
 8002cea:	4d07      	ldr	r5, [pc, #28]	; (8002d08 <_fstat_r+0x20>)
 8002cec:	2300      	movs	r3, #0
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	602b      	str	r3, [r5, #0]
 8002cf6:	f7fd fe04 	bl	8000902 <_fstat>
 8002cfa:	1c43      	adds	r3, r0, #1
 8002cfc:	d102      	bne.n	8002d04 <_fstat_r+0x1c>
 8002cfe:	682b      	ldr	r3, [r5, #0]
 8002d00:	b103      	cbz	r3, 8002d04 <_fstat_r+0x1c>
 8002d02:	6023      	str	r3, [r4, #0]
 8002d04:	bd38      	pop	{r3, r4, r5, pc}
 8002d06:	bf00      	nop
 8002d08:	200000ac 	.word	0x200000ac

08002d0c <_isatty_r>:
 8002d0c:	b538      	push	{r3, r4, r5, lr}
 8002d0e:	4d06      	ldr	r5, [pc, #24]	; (8002d28 <_isatty_r+0x1c>)
 8002d10:	2300      	movs	r3, #0
 8002d12:	4604      	mov	r4, r0
 8002d14:	4608      	mov	r0, r1
 8002d16:	602b      	str	r3, [r5, #0]
 8002d18:	f7fd fe03 	bl	8000922 <_isatty>
 8002d1c:	1c43      	adds	r3, r0, #1
 8002d1e:	d102      	bne.n	8002d26 <_isatty_r+0x1a>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	b103      	cbz	r3, 8002d26 <_isatty_r+0x1a>
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	bd38      	pop	{r3, r4, r5, pc}
 8002d28:	200000ac 	.word	0x200000ac

08002d2c <_lseek_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4d07      	ldr	r5, [pc, #28]	; (8002d4c <_lseek_r+0x20>)
 8002d30:	4604      	mov	r4, r0
 8002d32:	4608      	mov	r0, r1
 8002d34:	4611      	mov	r1, r2
 8002d36:	2200      	movs	r2, #0
 8002d38:	602a      	str	r2, [r5, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f7fd fdfc 	bl	8000938 <_lseek>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_lseek_r+0x1e>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_lseek_r+0x1e>
 8002d48:	6023      	str	r3, [r4, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	200000ac 	.word	0x200000ac

08002d50 <_read_r>:
 8002d50:	b538      	push	{r3, r4, r5, lr}
 8002d52:	4d07      	ldr	r5, [pc, #28]	; (8002d70 <_read_r+0x20>)
 8002d54:	4604      	mov	r4, r0
 8002d56:	4608      	mov	r0, r1
 8002d58:	4611      	mov	r1, r2
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	602a      	str	r2, [r5, #0]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	f7fd fd8a 	bl	8000878 <_read>
 8002d64:	1c43      	adds	r3, r0, #1
 8002d66:	d102      	bne.n	8002d6e <_read_r+0x1e>
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	b103      	cbz	r3, 8002d6e <_read_r+0x1e>
 8002d6c:	6023      	str	r3, [r4, #0]
 8002d6e:	bd38      	pop	{r3, r4, r5, pc}
 8002d70:	200000ac 	.word	0x200000ac

08002d74 <_init>:
 8002d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d76:	bf00      	nop
 8002d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d7a:	bc08      	pop	{r3}
 8002d7c:	469e      	mov	lr, r3
 8002d7e:	4770      	bx	lr

08002d80 <_fini>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	bf00      	nop
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr
