#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 17 05:34:12 2022
# Process ID: 1280
# Current directory: D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.runs/synth_1
# Command line: vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.runs/synth_1/datapath.vds
# Journal file: D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4088 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 464.000 ; gain = 164.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:646]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:208]
INFO: [Synth 8-155] case statement is not full and has no default [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:205]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (1#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:119]
INFO: [Synth 8-6157] synthesizing module 'IDEXEreg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:446]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEreg' (2#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:446]
INFO: [Synth 8-6157] synthesizing module 'immExtender' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:436]
INFO: [Synth 8-6155] done synthesizing module 'immExtender' (3#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:436]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:94]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (4#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:94]
INFO: [Synth 8-6157] synthesizing module 'instMemory' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:32]
INFO: [Synth 8-6155] done synthesizing module 'instMemory' (5#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:32]
INFO: [Synth 8-6157] synthesizing module 'IFIDreg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:103]
INFO: [Synth 8-6155] done synthesizing module 'IFIDreg' (6#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:103]
INFO: [Synth 8-6157] synthesizing module 'progCounter' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:11]
INFO: [Synth 8-6155] done synthesizing module 'progCounter' (7#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:11]
INFO: [Synth 8-6157] synthesizing module 'regFile' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:390]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (8#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:390]
INFO: [Synth 8-6157] synthesizing module 'fqaMux' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:340]
INFO: [Synth 8-6155] done synthesizing module 'fqaMux' (9#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:340]
INFO: [Synth 8-6157] synthesizing module 'fqbMux' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:365]
INFO: [Synth 8-6155] done synthesizing module 'fqbMux' (10#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:365]
INFO: [Synth 8-6157] synthesizing module 'regRt' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:323]
INFO: [Synth 8-6155] done synthesizing module 'regRt' (11#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:323]
INFO: [Synth 8-6157] synthesizing module 'AluMux' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:483]
INFO: [Synth 8-6155] done synthesizing module 'AluMux' (12#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:483]
INFO: [Synth 8-6157] synthesizing module 'Alu' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:500]
INFO: [Synth 8-155] case statement is not full and has no default [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:508]
INFO: [Synth 8-6155] done synthesizing module 'Alu' (13#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:500]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMreg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:546]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMreg' (14#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:546]
INFO: [Synth 8-6157] synthesizing module 'MEMWBreg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:606]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBreg' (15#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:606]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:572]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (16#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:572]
INFO: [Synth 8-6157] synthesizing module 'wbMux' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:629]
INFO: [Synth 8-6155] done synthesizing module 'wbMux' (17#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:629]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:646]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[31]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[30]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[29]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[28]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[27]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[26]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[25]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[24]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[23]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[22]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[21]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[20]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[19]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[18]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[17]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[16]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[15]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[14]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[13]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[12]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[11]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[10]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[9]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[8]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[1]
WARNING: [Synth 8-3331] design dataMem has unconnected port mr[0]
WARNING: [Synth 8-3331] design instMemory has unconnected port pc[1]
WARNING: [Synth 8-3331] design instMemory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 527.309 ; gain = 227.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 527.309 ; gain = 227.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 527.309 ; gain = 227.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'regrt_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:216]
WARNING: [Synth 8-327] inferring latch for variable 'da_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:351]
WARNING: [Synth 8-327] inferring latch for variable 'db_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:376]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v:511]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 527.309 ; gain = 227.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module IDEXEreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module pcAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module instMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
Module IFIDreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module progCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fqaMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module fqbMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module regRt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module AluMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module EXEMEMreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MEMWBreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module wbMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_2/RegFile/qa0__2' (FDE) to 'i_2/RegFile/qa0'
INFO: [Synth 8-3886] merging instance 'i_2/RegFile/qa0__1' (FDE) to 'i_2/RegFile/qa0'
INFO: [Synth 8-3886] merging instance 'i_2/RegFile/qa0' (FDE) to 'i_2/RegFile/qb0'
INFO: [Synth 8-3886] merging instance 'i_2/RegFile/qb0__2' (FDE) to 'i_2/RegFile/qb0'
INFO: [Synth 8-3886] merging instance 'i_2/RegFile/qb0__1' (FDE) to 'i_2/RegFile/qb0'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\RegFile/qb0__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\RegFile/qb0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/aluc_reg[3] )
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[15]' (FD) to 'IDEXEReg/eimm32_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[16]' (FD) to 'IDEXEReg/eimm32_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[17]' (FD) to 'IDEXEReg/eimm32_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[18]' (FD) to 'IDEXEReg/eimm32_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[19]' (FD) to 'IDEXEReg/eimm32_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[21]' (FD) to 'IDEXEReg/eimm32_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[22]' (FD) to 'IDEXEReg/eimm32_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[23]' (FD) to 'IDEXEReg/eimm32_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[24]' (FD) to 'IDEXEReg/eimm32_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[25]' (FD) to 'IDEXEReg/eimm32_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[26]' (FD) to 'IDEXEReg/eimm32_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[27]' (FD) to 'IDEXEReg/eimm32_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[28]' (FD) to 'IDEXEReg/eimm32_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[29]' (FD) to 'IDEXEReg/eimm32_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[30]' (FD) to 'IDEXEReg/eimm32_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[31]' (FD) to 'IDEXEReg/ealuc_reg[3]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[3]' (FDE) to 'IFIDReg/dinstOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[4]' (FDE) to 'IFIDReg/dinstOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[5]' (FDE) to 'IFIDReg/dinstOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[6]' (FDE) to 'IFIDReg/dinstOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[7]' (FDE) to 'IFIDReg/dinstOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[8]' (FDE) to 'IFIDReg/dinstOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[9]' (FDE) to 'IFIDReg/dinstOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[10]' (FDE) to 'IFIDReg/dinstOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[15]' (FDE) to 'IFIDReg/dinstOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[17]' (FDE) to 'IFIDReg/dinstOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[18]' (FDE) to 'IFIDReg/dinstOut_reg[20]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IFIDReg/dinstOut_reg[19] )
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[20]' (FDE) to 'IFIDReg/dinstOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[22]' (FDE) to 'IFIDReg/dinstOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[23]' (FDE) to 'IFIDReg/dinstOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[25]' (FDE) to 'IFIDReg/dinstOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[26]' (FDE) to 'IFIDReg/dinstOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[27]' (FDE) to 'IFIDReg/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[28]' (FDE) to 'IFIDReg/dinstOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'IFIDReg/dinstOut_reg[29]' (FDE) to 'IFIDReg/dinstOut_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFIDReg/dinstOut_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\ProgCounter/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\ProgCounter/pc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/wmem_reg )
INFO: [Synth 8-3886] merging instance 'IDEXEReg/ewmem_reg' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'EXEMEMReg/mwmem_reg' (FD) to 'EXEMEMReg/mdestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ControlUnit/aluimm_reg' (LDC) to 'ControlUnit/m2reg_reg'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[3]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[4]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[6]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[7]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[8]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[9]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[10]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/eimm32_reg[20]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/ealuimm_reg' (FD) to 'IDEXEReg/em2reg_reg'
INFO: [Synth 8-3886] merging instance 'IDEXEReg/ealuc_reg[3]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEXEReg/edestReg_reg[4] )
INFO: [Synth 8-3886] merging instance 'EXEMEMReg/mdestReg_reg[4]' (FD) to 'IDEXEReg/edestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEXEReg/edestReg_reg[4] )
INFO: [Synth 8-3886] merging instance 'IDEXEReg/edestReg_reg[4]' (FD) to 'MEMWBReg/wdestReg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWBReg/wdestReg_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ControlUnit/wmem_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (ControlUnit/aluc_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[31]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[30]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[29]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[28]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[27]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[26]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[25]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[24]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[23]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[22]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[21]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[20]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[19]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[18]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[17]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[16]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqaMux/da_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[31]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[30]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[29]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[28]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[27]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[26]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[25]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[24]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[23]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[22]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[21]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[20]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[19]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[18]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[17]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[16]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (FqbMux/db_reg[0]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (RegFile/qb0__0) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (RegFile/qb0) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|datapath    | DataMem/memory_reg    | Implied   | 64 x 32              | RAM64X1S x 32   | 
|datapath    | RegFile/registers_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+-----------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|datapath    | DataMem/memory_reg    | Implied   | 64 x 32              | RAM64X1S x 32   | 
|datapath    | RegFile/registers_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+-----------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegFile/qa0__3' (FDRE) to 'IFIDReg/dinstOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'RegFile/qa0__0' (FDE) to 'IFIDReg/dinstOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'RegFile/qb0__3' (FDE) to 'IFIDReg/dinstOut_reg[16]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    28|
|3     |LUT1     |     5|
|4     |LUT2     |    34|
|5     |LUT3     |    94|
|6     |LUT4     |    51|
|7     |LUT5     |    28|
|8     |LUT6     |   113|
|9     |RAM32M   |    12|
|10    |RAM64X1S |    32|
|11    |FDRE     |   262|
|12    |LD       |    33|
|13    |LDC      |     5|
|14    |IBUF     |     1|
|15    |OBUF     |   160|
+------+---------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |   860|
|2     |  DataMem     |dataMem     |    32|
|3     |  ALU         |Alu         |    52|
|4     |  ControlUnit |controlUnit |     7|
|5     |  EXEMEMReg   |EXEMEMreg   |   141|
|6     |  IDEXEReg    |IDEXEreg    |   281|
|7     |  IFIDReg     |IFIDreg     |    19|
|8     |  MEMWBReg    |MEMWBreg    |    70|
|9     |  ProgCounter |progCounter |    50|
|10    |  RegFile     |regFile     |    12|
|11    |  WbMux       |wbMux       |    32|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 731.527 ; gain = 431.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 44 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 818.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  LD => LDCE: 33 instances
  LDC => LDCE: 5 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 818.465 ; gain = 518.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 818.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 05:34:31 2022...
