
25. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                106
   Number of wire bits:            106
   Number of public wires:         105
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_mm_sc_hd_dly5ns        100

   Chip area for module '\adc_clkgen_with_edgedetect': 2524.921600

