#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 09 15:12:53 2020
# Process ID: 10700
# Log file: D:/CNN2/softmax/vivado.log
# Journal file: D:/CNN2/softmax\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CNN2/softmax/softmax.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 717.285 ; gain = 140.109
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 18:33:20 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
set_property top exponential_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top exponential_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2944469793 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:11:09 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 801.754 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 801.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 801.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2685017302 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:21:50 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 01000000001011011111010010011101 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 810.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1232180049 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:24:43 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111110101111000111000111001000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 810.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1456292008 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:27:07 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111111100000000000000000000000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 810.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'exponential_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj exponential_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exponential_tb_behav xil_defaultlib.exponential_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.exponential_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot exponential_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3132537292 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/exponential_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:28:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "exponential_tb_behav -key {Behavioral:sim_1:Functional:exponential_tb} -tclbatch {exponential_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source exponential_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputExponential = 001111111xxxxxxxxxxxxxxxxxxxxxxx 
outputExponential = 00111110101111000111000111001000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exponential_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 810.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 810.781 ; gain = 0.000
set_property top reciporical_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top reciporical_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 351599756 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:54:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 810.781 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111000000000000000000000001 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 810.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 824.195 ; gain = 13.414
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reciporical_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj reciporical_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reciporical_tb_behav xil_defaultlib.reciporical_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.reciporical_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot reciporical_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1108486031 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/usage_statistics_ex..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/reciporical_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 19:58:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 824.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reciporical_tb_behav -key {Behavioral:sim_1:Functional:reciporical_tb} -tclbatch {reciporical_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source reciporical_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111101110011001100110011001110 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reciporical_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 824.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 824.195 ; gain = 0.000
close [ open D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v w ]
add_files D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v
update_compile_order -fileset sources_1
set_property top division_tb [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top division_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'division_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj division_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot division_tb_behav xil_defaultlib.division_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CNN2/softmax/softmax.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'division_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj division_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot division_tb_behav xil_defaultlib.division_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.division_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot division_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/division_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 869864803 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/division_tb_behav/webtalk/usage_statistics_ext_xs..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/division_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 20:22:23 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 824.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "division_tb_behav -key {Behavioral:sim_1:Functional:division_tb} -tclbatch {division_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source division_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
outputReciporical = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
outputReciporical = 00111111001010101010101010101100 
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 824.195 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'division_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 824.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 824.195 ; gain = 0.000
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_behav xil_defaultlib.Softmax_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2720295847 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/usage_statistics_ext..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 20:30:02 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 824.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_behav -key {Behavioral:sim_1:Functional:Softmax_Layer} -tclbatch {Softmax_Layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 824.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 824.195 ; gain = 0.000
set_property top Softmax_Layer_tb [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1199187689 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 20:30:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 824.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Max output in Softmax layer= 110010111xxxxxxxxxxxxxxxxxxxxxxx 
 Input array Softmax layer= 00000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
 Output array Softmax layer= 00111101101011101100010111100110001111100110110110000101011110000011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110001111011010111011000101111001100011110110101110110001011110011000111101101011101100010111100110 
 Max output in Softmax layer= 00111110011011011000010101111000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 824.195 ; gain = 0.000
save_wave_config {D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg
set_property xsim.view D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 833.820 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 851137035 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_e..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 20:35:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.820 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -view {D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= cbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxx 
 Max output in Softmax layer= cbXxxxxx 
 Input array Softmax layer= 000000003f8000000000000000000000000000000000000000000000000000000000000000000000 
 Output array Softmax layer= 3daec5e63e6d85783daec5e63daec5e63daec5e63daec5e63daec5e63daec5e63daec5e63daec5e6 
 Max output in Softmax layer= 3e6d8578 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 833.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 845.105 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Softmax_Layer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
"xvlog -m64 --relax -prj Softmax_Layer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xncalculation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module term
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciporical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_Layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CNN2/softmax/softmax.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1699c384f2b341ae86b4b27e4335c238 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:10]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10,DA...
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.division
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Softmax_Layer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3375070296 -regid "" -xml D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/usage_statistics_..."
    (file "D:/CNN2/softmax/softmax.sim/sim_1/behav/xsim.dir/Softmax_Layer_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 09 20:50:12 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.105 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CNN2/softmax/softmax.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Softmax_Layer_tb_behav -key {Behavioral:sim_1:Functional:Softmax_Layer_tb} -tclbatch {Softmax_Layer_tb.tcl} -view {D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config D:/CNN2/softmax/Softmax_Layer_tb_behav.wcfg
source Softmax_Layer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Input array Softmax layer= xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
 Output array Softmax layer= cbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxxcbXxxxxx 
 Max output in Softmax layer= cbXxxxxx 
 Input array Softmax layer= bf80000000000000bf0000003f3333333f07ae14be6b851fbf5d70a43eb4d6a13f1ef9db3dfced91 
 Output array Softmax layer= 3d0530eb3db4f0573d5b7d8b3e362e6c3e19b37f3d8fc3123d1864803e00cb2c3e2857fb3dccb923 
 Max output in Softmax layer= 3e362e6c 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Softmax_Layer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 845.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 845.105 ; gain = 0.000
set_property top Softmax_Layer [current_fileset]
update_compile_order -fileset sources_1
set_property top Softmax_Layer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Accumulator1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Softmax_Layer_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/Xncalculation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/division_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/exponential_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/maxValue.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/reciporical_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v" into library work [D:/CNN2/softmax/softmax.srcs/sources_1/new/term.v:1]
[Tue Jun 09 21:48:21 2020] Launched synth_2...
Run output will be captured here: D:/CNN2/softmax/softmax.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 09 22:20:46 2020...
