{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.787116",
   "Default View_TopLeft":"-1,-1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst dds_compiler_20KHz -pg 1 -lvl 2 -x 330 -y 310 -defaultsOSRD
preplace inst myclkgen_100M -pg 1 -lvl 1 -x 90 -y 130 -defaultsOSRD
preplace inst cic_compiler_0 -pg 1 -lvl 4 -x 1130 -y 340 -defaultsOSRD
preplace inst axis2c_combine_0 -pg 1 -lvl 3 -x 670 -y 300 -defaultsOSRD
preplace inst sim_rst_gen_0 -pg 1 -lvl 3 -x 670 -y 460 -defaultsOSRD
preplace inst dds_compiler_10KHz -pg 1 -lvl 2 -x 330 -y 450 -defaultsOSRD
preplace inst AXI_Stream_Generator_0 -pg 1 -lvl 2 -x 330 -y 130 -defaultsOSRD
preplace inst axis2c_splitter_CIC -pg 1 -lvl 5 -x 1580 -y 520 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 6 -x 2020 -y 250 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1580 -y 340 -defaultsOSRD
preplace inst axis2c_splitter_FIR -pg 1 -lvl 7 -x 2470 -y 340 -defaultsOSRD
preplace inst ValidControl_0 -pg 1 -lvl 5 -x 1580 -y 90 -defaultsOSRD
preplace netloc myclkgen_0_clk 1 1 6 180 230 490 200 880 170 1350 210 1780 120 2270J
preplace netloc sim_rst_gen_0_rst 1 2 5 490 400 850 500 1370 400 1790 400 NJ
preplace netloc axis2c_combine_0_tdata 1 3 1 850 260n
preplace netloc axis2c_combine_0_tlast 1 3 1 870 280n
preplace netloc axis2c_combine_0_tvalid 1 3 1 N 320
preplace netloc cic_compiler_0_s_axis_data_tready 1 3 1 900 300n
preplace netloc dds_compiler_20KHz_m_axis_data_tdata 1 2 1 NJ 310
preplace netloc dds_compiler_10KHz_m_axis_data_tdata 1 2 1 480J 330n
preplace netloc AXI_Stream_Generator_0_axis_tdata 1 2 2 NJ 110 890
preplace netloc cic_compiler_0_s_axis_config_tready 1 2 2 NJ 170 860
preplace netloc AXI_Stream_Generator_0_axis_tvalid 1 2 3 490 60 NJ 60 NJ
preplace netloc cic_compiler_0_m_axis_data_tdata 1 4 2 1390 200 N
preplace netloc cic_compiler_0_m_axis_data_tlast 1 4 2 1380 220 N
preplace netloc cic_compiler_0_m_axis_data_tvalid 1 4 2 1360 280 N
preplace netloc xlslice_0_Dout 1 5 1 1770 260n
preplace netloc cic_compiler_0_m_axis_data_tuser 1 4 1 NJ 340
preplace netloc fir_compiler_0_m_axis_data_tdata 1 6 1 2280 210n
preplace netloc fir_compiler_0_m_axis_data_tlast 1 6 1 2260 230n
preplace netloc fir_compiler_0_m_axis_data_tvalid 1 6 1 2250 250n
preplace netloc ValidControl_0_m_valid 1 3 3 910 180 NJ 180 1770
levelinfo -pg 1 0 90 330 670 1130 1580 2020 2470 2670
pagesize -pg 1 -db -bbox -sgen 0 0 2670 650
"
}

