// Seed: 1014352292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_29;
  always @(negedge 1);
  wire id_30;
  assign id_27 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  always
    if (1'd0) id_2 = 1;
    else id_8[1] <= 1;
  id_15(
      .id_0(id_3#(.id_1(id_1))), .id_2(1)
  );
  module_0 modCall_1 (
      id_6,
      id_12,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_4,
      id_4,
      id_13,
      id_9,
      id_4,
      id_7,
      id_13,
      id_4,
      id_12,
      id_4,
      id_13,
      id_4,
      id_14,
      id_11,
      id_13,
      id_11,
      id_13,
      id_14,
      id_9,
      id_9,
      id_4
  );
  assign id_9 = 1;
  wire id_16;
endmodule
