[2025-09-17 01:17:18] START suite=qualcomm_srv trace=srv87_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv87_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2802382 heartbeat IPC: 3.568 cumulative IPC: 3.568 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5382918 heartbeat IPC: 3.875 cumulative IPC: 3.715 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5382918 cumulative IPC: 3.715 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5382918 cumulative IPC: 3.715 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15007386 heartbeat IPC: 1.039 cumulative IPC: 1.039 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24570482 heartbeat IPC: 1.046 cumulative IPC: 1.042 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 34313167 heartbeat IPC: 1.026 cumulative IPC: 1.037 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 43657316 heartbeat IPC: 1.07 cumulative IPC: 1.045 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 53041592 heartbeat IPC: 1.066 cumulative IPC: 1.049 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 62395112 heartbeat IPC: 1.069 cumulative IPC: 1.052 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv87_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 71778269 heartbeat IPC: 1.066 cumulative IPC: 1.054 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 81134001 heartbeat IPC: 1.069 cumulative IPC: 1.056 (Simulation time: 00 hr 11 min 07 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 90459929 heartbeat IPC: 1.072 cumulative IPC: 1.058 (Simulation time: 00 hr 12 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 94414122 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 94414122 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv87_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.059 instructions: 100000000 cycles: 94414122
CPU 0 Branch Prediction Accuracy: 92.35% MPKI: 13.72 Average ROB Occupancy at Mispredict: 29.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05458
BRANCH_INDIRECT: 0.3471
BRANCH_CONDITIONAL: 12.09
BRANCH_DIRECT_CALL: 0.3736
BRANCH_INDIRECT_CALL: 0.4998
BRANCH_RETURN: 0.3607


====Backend Stall Breakdown====
ROB_STALL: 184999
LQ_STALL: 0
SQ_STALL: 862807


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.38718
REPLAY_LOAD: 55.831966
NON_REPLAY_LOAD: 26.129126

== Total ==
ADDR_TRANS: 49291
REPLAY_LOAD: 27246
NON_REPLAY_LOAD: 108462

== Counts ==
ADDR_TRANS: 390
REPLAY_LOAD: 488
NON_REPLAY_LOAD: 4151

cpu0->cpu0_STLB TOTAL        ACCESS:    2133988 HIT:    2106097 MISS:      27891 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2133988 HIT:    2106097 MISS:      27891 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9391946 HIT:    8231557 MISS:    1160389 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7600317 HIT:    6628100 MISS:     972217 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595442 HIT:     471264 MISS:     124178 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1131873 HIT:    1117494 MISS:      14379 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      64314 HIT:      14699 MISS:      49615 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15213277 HIT:    7632134 MISS:    7581143 MSHR_MERGE:    1848176
cpu0->cpu0_L1I LOAD         ACCESS:   15213277 HIT:    7632134 MISS:    7581143 MSHR_MERGE:    1848176
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.81 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30055913 HIT:   25801159 MISS:    4254754 MSHR_MERGE:    1727641
cpu0->cpu0_L1D LOAD         ACCESS:   16582687 HIT:   14202677 MISS:    2380010 MSHR_MERGE:     512660
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13403859 HIT:   11593589 MISS:    1810270 MSHR_MERGE:    1214821
cpu0->cpu0_L1D TRANSLATION  ACCESS:      69367 HIT:       4893 MISS:      64474 MSHR_MERGE:        160
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12506811 HIT:   10384093 MISS:    2122718 MSHR_MERGE:    1068056
cpu0->cpu0_ITLB LOAD         ACCESS:   12506811 HIT:   10384093 MISS:    2122718 MSHR_MERGE:    1068056
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.312 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28551620 HIT:   27099602 MISS:    1452018 MSHR_MERGE:     372692
cpu0->cpu0_DTLB LOAD         ACCESS:   28551620 HIT:   27099602 MISS:    1452018 MSHR_MERGE:     372692
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.905 cycles
cpu0->LLC TOTAL        ACCESS:    1331849 HIT:    1243244 MISS:      88605 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     972217 HIT:     909118 MISS:      63099 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     124178 HIT:     117157 MISS:       7021 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     185839 HIT:     185331 MISS:        508 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49615 HIT:      31638 MISS:      17977 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.33 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1526
  ROW_BUFFER_MISS:      86571
  AVG DBUS CONGESTED CYCLE: 4.499
Channel 0 WQ ROW_BUFFER_HIT:        907
  ROW_BUFFER_MISS:       7124
  FULL:          0
Channel 0 REFRESHES ISSUED:       7868

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       556391       544821        93941         9813
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1765         3700         2012
  STLB miss resolved @ L2C                0          604         3966         7108         5238
  STLB miss resolved @ LLC                0          196         6269        16197        11852
  STLB miss resolved @ MEM                0            2         2664         9055        14001

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194335        54899      1402994       147110          537
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          731          634           83
  STLB miss resolved @ L2C                0          220         2620         1140           65
  STLB miss resolved @ LLC                0           10         2135         2428          106
  STLB miss resolved @ MEM                0            1          517          632          235
[2025-09-17 01:30:55] END   suite=qualcomm_srv trace=srv87_ap (rc=0)
