/-
  EvmAsm.Evm64.SarSpec

  CPS specifications for the 256-bit EVM SAR (arithmetic shift right) program (64-bit).
  Like SHR but fills vacated bits with sign extension (MSB of value).
  Modular decomposition:
  - Per-limb helpers: sar_last_limb_spec (3 instrs), reuses shr_merge_limb_spec
  - Shift bodies: sar_body_L_spec for L = 0..3
  - Sign-fill path: sar_sign_fill_path_spec (7 instrs)
  - Reuses SHR phase A/B/C specs from ShiftSpec.lean (with different offsets)
-/

import EvmAsm.Evm64.ShiftSpec

open EvmAsm.Rv64.Tactics

namespace EvmAsm.Rv64

set_option maxHeartbeats 800000

-- ============================================================================
-- Per-limb Specs: SAR Last Limb (3 instructions)
-- ============================================================================

abbrev sar_last_limb_code (base : Addr) (dst_off : BitVec 12) : Assertion :=
  (base ↦ᵢ .LD .x5 .x12 24) ** ((base + 4) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .SD .x12 .x5 dst_off)

/-- SAR last limb spec (3 instructions):
    LD x5, 24(x12); SRA x5,x5,x6; SD x12,x5,dst_off

    Computes: result = BitVec.sshiftRight value[3] bit_shift
    Mirror of shr_last_limb_spec with SRA (arithmetic shift right). -/
theorem sar_last_limb_spec (dst_off : BitVec 12)
    (sp src dst_old v5 bit_shift : Word) (base : Addr)
    (hvalid_src : isValidDwordAccess (sp + signExtend12 (24 : BitVec 12)) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let mem_src := sp + signExtend12 (24 : BitVec 12)
    let mem_dst := sp + signExtend12 dst_off
    let result := BitVec.sshiftRight src (bit_shift.toNat % 64)
    let code := sar_last_limb_code base dst_off
    cpsTriple base (base + 12)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) **
       (mem_src ↦ₘ src) ** (mem_dst ↦ₘ dst_old))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ bit_shift) **
       (mem_src ↦ₘ src) ** (mem_dst ↦ₘ result)) := by
  runBlock

-- ============================================================================
-- Per-limb Specs: SAR Last Limb In-place (3 instructions, dst_off = 24)
-- ============================================================================

abbrev sar_last_limb_inplace_code (base : Addr) : Assertion :=
  (base ↦ᵢ .LD .x5 .x12 24) ** ((base + 4) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .SD .x12 .x5 24)

/-- SAR last limb in-place spec (3 instructions):
    LD x5, 24(x12); SRA x5,x5,x6; SD x12,x5,24
    Reads and writes the same memory cell at sp+24. -/
theorem sar_last_limb_inplace_spec
    (sp src v5 bit_shift : Word) (base : Addr)
    (hvalid : isValidDwordAccess (sp + signExtend12 (24 : BitVec 12)) = true) :
    let mem := sp + signExtend12 (24 : BitVec 12)
    let result := BitVec.sshiftRight src (bit_shift.toNat % 64)
    let code := sar_last_limb_inplace_code base
    cpsTriple base (base + 12)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) ** (mem ↦ₘ src))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ bit_shift) ** (mem ↦ₘ result)) := by
  runBlock

-- ============================================================================
-- Shift Body Specs
-- ============================================================================

abbrev sar_body_3_code (base : Addr) (jal_off : BitVec 21) : Assertion :=
  (base ↦ᵢ .LD .x5 .x12 24) ** ((base + 4) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .SD .x12 .x5 0) **
  ((base + 12) ↦ᵢ .SRAI .x10 .x5 63) **
  ((base + 16) ↦ᵢ .SD .x12 .x10 8) ** ((base + 20) ↦ᵢ .SD .x12 .x10 16) **
  ((base + 24) ↦ᵢ .SD .x12 .x10 24) ** ((base + 28) ↦ᵢ .JAL .x0 jal_off)

/-- SAR body 3: limb_shift=3 (8 instructions).
    result[0] = value[3] SRA bs; result[1..3] = sign_ext.
    Comprises: sar_last_limb(0), SRAI, 3x SD, JAL. -/
theorem sar_body_3_spec (sp : Word)
    (v5 v10 bit_shift anti_shift mask : Word)
    (v0 v1 v2 v3 : Word)
    (base exit : Addr) (jal_off : BitVec 21)
    (hexit : (base + 28) + signExtend21 jal_off = exit)
    (hvalid : ValidMemRange sp 4) :
    let result0 := BitVec.sshiftRight v3 (bit_shift.toNat % 64)
    let sign_ext := BitVec.sshiftRight result0 63
    let code := sar_body_3_code base jal_off
    cpsTriple base exit
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ v10) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ v0) ** ((sp + 8) ↦ₘ v1) ** ((sp + 16) ↦ₘ v2) ** ((sp + 24) ↦ₘ v3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result0) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ sign_ext) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ result0) ** ((sp + 8) ↦ₘ sign_ext) ** ((sp + 16) ↦ₘ sign_ext) ** ((sp + 24) ↦ₘ sign_ext)) := by
  have h63 : (63 : BitVec 6).toNat = 63 := by native_decide
  have LL := sar_last_limb_spec 0 sp v3 v0 v5 bit_shift base (by validMem) (by validMem)
  have SR := srai_spec_gen .x10 .x5 v10 (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63 (base + 12) (by nofun)
  simp only [h63] at SR
  have S0 := sd_spec_gen .x12 .x10 sp (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v1 8 (base + 16) (by validMem)
  have S1 := sd_spec_gen .x12 .x10 sp (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v2 16 (base + 20) (by validMem)
  have S2 := sd_spec_gen .x12 .x10 sp (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v3 24 (base + 24) (by validMem)
  have JL := jal_x0_spec_gen jal_off (base + 28)
  rw [hexit] at JL
  runBlock LL SR S0 S1 S2 JL

abbrev sar_body_2_code (base : Addr) (jal_off : BitVec 21) : Assertion :=
  (base ↦ᵢ .LD .x5 .x12 16) ** ((base + 4) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .LD .x10 .x12 24) ** ((base + 12) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 16) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 20) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 24) ↦ᵢ .SD .x12 .x5 0) **
  ((base + 28) ↦ᵢ .LD .x5 .x12 24) ** ((base + 32) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 36) ↦ᵢ .SD .x12 .x5 8) **
  ((base + 40) ↦ᵢ .SRAI .x10 .x5 63) **
  ((base + 44) ↦ᵢ .SD .x12 .x10 16) ** ((base + 48) ↦ᵢ .SD .x12 .x10 24) **
  ((base + 52) ↦ᵢ .JAL .x0 jal_off)

set_option maxHeartbeats 3200000 in
/-- SAR body 2: limb_shift=2 (14 instructions).
    result[0] = merge(value[2],value[3]); result[1] = value[3] SRA bs;
    result[2..3] = sign_ext.
    Comprises: shr_merge_limb(16,24,0), sar_last_limb(8), SRAI, 2x SD, JAL. -/
theorem sar_body_2_spec (sp : Word)
    (v5 v10 bit_shift anti_shift mask : Word)
    (v0 v1 v2 v3 : Word)
    (base exit : Addr) (jal_off : BitVec 21)
    (hexit : (base + 52) + signExtend21 jal_off = exit)
    (hvalid : ValidMemRange sp 4) :
    let result0 := (v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask)
    let result1 := BitVec.sshiftRight v3 (bit_shift.toNat % 64)
    let sign_ext := BitVec.sshiftRight result1 63
    let code := sar_body_2_code base jal_off
    cpsTriple base exit
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ v10) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ v0) ** ((sp + 8) ↦ₘ v1) ** ((sp + 16) ↦ₘ v2) ** ((sp + 24) ↦ₘ v3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result1) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ sign_ext) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ result0) ** ((sp + 8) ↦ₘ result1) ** ((sp + 16) ↦ₘ sign_ext) ** ((sp + 24) ↦ₘ sign_ext)) := by
  have h63 : (63 : BitVec 6).toNat = 63 := by native_decide
  have MM := shr_merge_limb_spec 16 24 0 sp v2 v3 v0 v5 v10 bit_shift anti_shift mask base (by validMem) (by validMem) (by validMem)
  have LL := sar_last_limb_spec 8 sp v3 v1
    ((v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask))
    bit_shift (base + 28) (by validMem) (by validMem)
  have SR := srai_spec_gen .x10 .x5
    ((v3 <<< (anti_shift.toNat % 64)) &&& mask)
    (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63 (base + 40) (by nofun)
  simp only [h63] at SR
  have S0 := sd_spec_gen .x12 .x10 sp
    (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v2 16 (base + 44) (by validMem)
  have S1 := sd_spec_gen .x12 .x10 sp
    (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v3 24 (base + 48) (by validMem)
  have JL := jal_x0_spec_gen jal_off (base + 52)
  rw [hexit] at JL
  runBlock MM LL SR S0 S1 JL

abbrev sar_body_1_code (base : Addr) (jal_off : BitVec 21) : Assertion :=
  -- merge_limb(8,16,0): 7 instructions at base..base+24
  (base ↦ᵢ .LD .x5 .x12 8) ** ((base + 4) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .LD .x10 .x12 16) ** ((base + 12) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 16) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 20) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 24) ↦ᵢ .SD .x12 .x5 0) **
  -- merge_limb(16,24,8): 7 instructions at base+28..base+52
  ((base + 28) ↦ᵢ .LD .x5 .x12 16) ** ((base + 32) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 36) ↦ᵢ .LD .x10 .x12 24) ** ((base + 40) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 44) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 48) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 52) ↦ᵢ .SD .x12 .x5 8) **
  -- sar_last_limb(16): 3 instructions at base+56..base+64
  ((base + 56) ↦ᵢ .LD .x5 .x12 24) ** ((base + 60) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 64) ↦ᵢ .SD .x12 .x5 16) **
  -- SRAI + SD + JAL: 3 instructions at base+68..base+76
  ((base + 68) ↦ᵢ .SRAI .x10 .x5 63) **
  ((base + 72) ↦ᵢ .SD .x12 .x10 24) ** ((base + 76) ↦ᵢ .JAL .x0 jal_off)

set_option maxHeartbeats 3200000 in
/-- SAR body 1: limb_shift=1 (20 instructions).
    result[0] = merge(value[1],value[2]); result[1] = merge(value[2],value[3]);
    result[2] = value[3] SRA bs; result[3] = sign_ext.
    Comprises: 2x shr_merge_limb, sar_last_limb(16), SRAI, SD, JAL. -/
theorem sar_body_1_spec (sp : Word)
    (v5 v10 bit_shift anti_shift mask : Word)
    (v0 v1 v2 v3 : Word)
    (base exit : Addr) (jal_off : BitVec 21)
    (hexit : (base + 76) + signExtend21 jal_off = exit)
    (hvalid : ValidMemRange sp 4) :
    let result0 := (v1 >>> (bit_shift.toNat % 64)) ||| ((v2 <<< (anti_shift.toNat % 64)) &&& mask)
    let result1 := (v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask)
    let result2 := BitVec.sshiftRight v3 (bit_shift.toNat % 64)
    let sign_ext := BitVec.sshiftRight result2 63
    let code := sar_body_1_code base jal_off
    cpsTriple base exit
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ v10) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ v0) ** ((sp + 8) ↦ₘ v1) ** ((sp + 16) ↦ₘ v2) ** ((sp + 24) ↦ₘ v3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result2) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ sign_ext) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ result0) ** ((sp + 8) ↦ₘ result1) ** ((sp + 16) ↦ₘ result2) ** ((sp + 24) ↦ₘ sign_ext)) := by
  have h63 : (63 : BitVec 6).toNat = 63 := by native_decide
  have MM1 := shr_merge_limb_spec 8 16 0 sp v1 v2 v0 v5 v10 bit_shift anti_shift mask base (by validMem) (by validMem) (by validMem)
  have MM2 := shr_merge_limb_spec 16 24 8 sp v2 v3 v1
    ((v1 >>> (bit_shift.toNat % 64)) ||| ((v2 <<< (anti_shift.toNat % 64)) &&& mask))
    ((v2 <<< (anti_shift.toNat % 64)) &&& mask)
    bit_shift anti_shift mask (base + 28) (by validMem) (by validMem) (by validMem)
  have LL := sar_last_limb_spec 16 sp v3 v2
    ((v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask))
    bit_shift (base + 56) (by validMem) (by validMem)
  have SR := srai_spec_gen .x10 .x5
    ((v3 <<< (anti_shift.toNat % 64)) &&& mask)
    (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63 (base + 68) (by nofun)
  simp only [h63] at SR
  have S0 := sd_spec_gen .x12 .x10 sp
    (BitVec.sshiftRight (BitVec.sshiftRight v3 (bit_shift.toNat % 64)) 63) v3 24 (base + 72) (by validMem)
  have JL := jal_x0_spec_gen jal_off (base + 76)
  rw [hexit] at JL
  runBlock MM1 MM2 LL SR S0 JL

abbrev sar_body_0_code (base : Addr) (jal_off : BitVec 21) : Assertion :=
  -- merge_limb_inplace(0,8): 7 instructions at base..base+24
  (base ↦ᵢ .LD .x5 .x12 0) ** ((base + 4) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 8) ↦ᵢ .LD .x10 .x12 8) ** ((base + 12) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 16) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 20) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 24) ↦ᵢ .SD .x12 .x5 0) **
  -- merge_limb_inplace(8,16): 7 instructions at base+28..base+52
  ((base + 28) ↦ᵢ .LD .x5 .x12 8) ** ((base + 32) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 36) ↦ᵢ .LD .x10 .x12 16) ** ((base + 40) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 44) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 48) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 52) ↦ᵢ .SD .x12 .x5 8) **
  -- merge_limb_inplace(16,24): 7 instructions at base+56..base+80
  ((base + 56) ↦ᵢ .LD .x5 .x12 16) ** ((base + 60) ↦ᵢ .SRL .x5 .x5 .x6) **
  ((base + 64) ↦ᵢ .LD .x10 .x12 24) ** ((base + 68) ↦ᵢ .SLL .x10 .x10 .x7) **
  ((base + 72) ↦ᵢ .AND .x10 .x10 .x11) ** ((base + 76) ↦ᵢ .OR .x5 .x5 .x10) **
  ((base + 80) ↦ᵢ .SD .x12 .x5 16) **
  -- sar_last_limb_inplace: 3 instructions at base+84..base+92
  ((base + 84) ↦ᵢ .LD .x5 .x12 24) ** ((base + 88) ↦ᵢ .SRA .x5 .x5 .x6) **
  ((base + 92) ↦ᵢ .SD .x12 .x5 24) **
  -- JAL at base+96
  ((base + 96) ↦ᵢ .JAL .x0 jal_off)

set_option maxHeartbeats 3200000 in
/-- SAR body 0: limb_shift=0 (25 instructions).
    result[i] = merge(value[i], value[i+1]) for i=0..2;
    result[3] = value[3] SRA bs.
    No vacated limbs — identical structure to SHR body_0 but with SRA for last limb.
    Comprises: 3x shr_merge_limb_inplace + sar_last_limb_inplace + JAL. -/
theorem sar_body_0_spec (sp : Word)
    (v5 v10 bit_shift anti_shift mask : Word)
    (v0 v1 v2 v3 : Word)
    (base exit : Addr) (jal_off : BitVec 21)
    (hexit : (base + 96) + signExtend21 jal_off = exit)
    (hvalid : ValidMemRange sp 4) :
    let result0 := (v0 >>> (bit_shift.toNat % 64)) ||| ((v1 <<< (anti_shift.toNat % 64)) &&& mask)
    let result1 := (v1 >>> (bit_shift.toNat % 64)) ||| ((v2 <<< (anti_shift.toNat % 64)) &&& mask)
    let result2 := (v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask)
    let result3 := BitVec.sshiftRight v3 (bit_shift.toNat % 64)
    let code := sar_body_0_code base jal_off
    cpsTriple base exit
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ v10) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ v0) ** ((sp + 8) ↦ₘ v1) ** ((sp + 16) ↦ₘ v2) ** ((sp + 24) ↦ₘ v3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result3) ** (.x6 ↦ᵣ bit_shift) **
       (.x7 ↦ᵣ anti_shift) ** (.x10 ↦ᵣ ((v3 <<< (anti_shift.toNat % 64)) &&& mask)) ** (.x11 ↦ᵣ mask) **
       (sp ↦ₘ result0) ** ((sp + 8) ↦ₘ result1) ** ((sp + 16) ↦ₘ result2) ** ((sp + 24) ↦ₘ result3)) := by
  have MM1 := shr_merge_limb_inplace_spec 0 8 sp v0 v1 v5 v10 bit_shift anti_shift mask base (by validMem) (by validMem)
  have MM2 := shr_merge_limb_inplace_spec 8 16 sp v1 v2
    ((v0 >>> (bit_shift.toNat % 64)) ||| ((v1 <<< (anti_shift.toNat % 64)) &&& mask))
    ((v1 <<< (anti_shift.toNat % 64)) &&& mask)
    bit_shift anti_shift mask (base + 28) (by validMem) (by validMem)
  have MM3 := shr_merge_limb_inplace_spec 16 24 sp v2 v3
    ((v1 >>> (bit_shift.toNat % 64)) ||| ((v2 <<< (anti_shift.toNat % 64)) &&& mask))
    ((v2 <<< (anti_shift.toNat % 64)) &&& mask)
    bit_shift anti_shift mask (base + 56) (by validMem) (by validMem)
  have LL := sar_last_limb_inplace_spec sp v3
    ((v2 >>> (bit_shift.toNat % 64)) ||| ((v3 <<< (anti_shift.toNat % 64)) &&& mask))
    bit_shift (base + 84) (by validMem)
  have JL := jal_x0_spec_gen jal_off (base + 96)
  rw [hexit] at JL
  runBlock MM1 MM2 MM3 LL JL

-- ============================================================================
-- Sign-fill path spec (7 instructions)
-- ============================================================================

abbrev sar_sign_fill_path_code (base : Addr) : Assertion :=
  (base ↦ᵢ .LD .x5 .x12 56) ** ((base + 4) ↦ᵢ .SRAI .x5 .x5 63) **
  ((base + 8) ↦ᵢ .ADDI .x12 .x12 32) **
  ((base + 12) ↦ᵢ .SD .x12 .x5 0) ** ((base + 16) ↦ᵢ .SD .x12 .x5 8) **
  ((base + 20) ↦ᵢ .SD .x12 .x5 16) ** ((base + 24) ↦ᵢ .SD .x12 .x5 24)

/-- SAR sign-fill path (7 instructions):
    LD x5, 56(x12); SRAI x5,x5,63; ADDI x12,x12,32;
    SD x12,x5,0; SD x12,x5,8; SD x12,x5,16; SD x12,x5,24

    Entered when shift >= 256. Computes sign extension of value[3] (at sp+56),
    pops shift word (ADDI x12, 32), fills all 4 result limbs with sign extension. -/
theorem sar_sign_fill_path_spec (sp : Word)
    (v5 v10 : Word)
    (v0 v1 v2 v3 : Word)
    (base : Addr) (hvalid_v3 : isValidDwordAccess (sp + signExtend12 (56 : BitVec 12)) = true)
    (hvalid : ValidMemRange (sp + 32) 4) :
    let sign_ext := BitVec.sshiftRight v3 63
    let code := sar_sign_fill_path_code base
    cpsTriple base (base + 28)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x10 ↦ᵣ v10) **
       ((sp + 32) ↦ₘ v0) ** ((sp + 40) ↦ₘ v1) ** ((sp + 48) ↦ₘ v2) ** ((sp + 56) ↦ₘ v3))
      (code **
       (.x12 ↦ᵣ (sp + 32)) ** (.x5 ↦ᵣ sign_ext) ** (.x10 ↦ᵣ v10) **
       ((sp + 32) ↦ₘ sign_ext) ** ((sp + 40) ↦ₘ sign_ext) ** ((sp + 48) ↦ₘ sign_ext) ** ((sp + 56) ↦ₘ sign_ext)) := by
  have h63 : (63 : BitVec 6).toNat = 63 := by native_decide
  have LD0 := ld_spec_gen .x5 .x12 sp v5 v3 56 base (by nofun) hvalid_v3
  have SR := srai_spec_gen_same .x5 v3 63 (base + 4) (by nofun)
  simp only [h63] at SR
  have AD := addi_spec_gen_same .x12 sp 32 (base + 8) (by nofun)
  simp only [signExtend12_32] at AD
  have S0 := sd_spec_gen .x12 .x5 (sp + 32) (BitVec.sshiftRight v3 63) v0 0 (base + 12) (by validMem)
  have S1 := sd_spec_gen .x12 .x5 (sp + 32) (BitVec.sshiftRight v3 63) v1 8 (base + 16) (by validMem)
  have S2 := sd_spec_gen .x12 .x5 (sp + 32) (BitVec.sshiftRight v3 63) v2 16 (base + 20) (by validMem)
  have S3 := sd_spec_gen .x12 .x5 (sp + 32) (BitVec.sshiftRight v3 63) v3 24 (base + 24) (by validMem)
  runBlock LD0 SR AD S0 S1 S2 S3

end EvmAsm.Rv64
