{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608563224286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608563224292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 23:07:04 2020 " "Processing started: Mon Dec 21 23:07:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608563224292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563224292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563224292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608563224653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608563224653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(26) " "Verilog HDL information at finalproject.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608563233756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608563233758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608563233779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 finalproject.v(38) " "Verilog HDL assignment warning at finalproject.v(38): truncated value with size 16 to match size of target (1)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608563233780 "|finalproject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(107) " "Verilog HDL assignment warning at finalproject.v(107): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608563233787 "|finalproject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keypad_buf finalproject.v(124) " "Verilog HDL Always Construct warning at finalproject.v(124): inferring latch(es) for variable \"keypad_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608563233791 "|finalproject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keypad_row 0 finalproject.v(3) " "Net \"keypad_row\" at finalproject.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608563233795 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1111 finalproject.v(124) " "Inferred latch for \"keypad_buf.1111\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1110 finalproject.v(124) " "Inferred latch for \"keypad_buf.1110\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1101 finalproject.v(124) " "Inferred latch for \"keypad_buf.1101\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1100 finalproject.v(124) " "Inferred latch for \"keypad_buf.1100\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1011 finalproject.v(124) " "Inferred latch for \"keypad_buf.1011\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1010 finalproject.v(124) " "Inferred latch for \"keypad_buf.1010\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1001 finalproject.v(124) " "Inferred latch for \"keypad_buf.1001\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1000 finalproject.v(124) " "Inferred latch for \"keypad_buf.1000\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233797 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0111 finalproject.v(124) " "Inferred latch for \"keypad_buf.0111\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0110 finalproject.v(124) " "Inferred latch for \"keypad_buf.0110\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0101 finalproject.v(124) " "Inferred latch for \"keypad_buf.0101\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0100 finalproject.v(124) " "Inferred latch for \"keypad_buf.0100\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0011 finalproject.v(124) " "Inferred latch for \"keypad_buf.0011\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0010 finalproject.v(124) " "Inferred latch for \"keypad_buf.0010\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0001 finalproject.v(124) " "Inferred latch for \"keypad_buf.0001\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0000 finalproject.v(124) " "Inferred latch for \"keypad_buf.0000\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233798 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233799 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563233800 "|finalproject"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "keypad_buf.1111_4139 " "LATCH primitive \"keypad_buf.1111_4139\" is permanently disabled" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608563234232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[0\] GND " "Pin \"keypad_row\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|keypad_row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[1\] GND " "Pin \"keypad_row\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|keypad_row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[2\] GND " "Pin \"keypad_row\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|keypad_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[3\] GND " "Pin \"keypad_row\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|keypad_row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[2\] GND " "Pin \"dot_col\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[3\] GND " "Pin \"dot_col\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[4\] GND " "Pin \"dot_col\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[5\] GND " "Pin \"dot_col\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[6\] GND " "Pin \"dot_col\[6\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[7\] GND " "Pin \"dot_col\[7\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|dot_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[0\] GND " "Pin \"seven_seg\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[1\] GND " "Pin \"seven_seg\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[2\] GND " "Pin \"seven_seg\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[3\] VCC " "Pin \"seven_seg\[3\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[4\] VCC " "Pin \"seven_seg\[4\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[5\] VCC " "Pin \"seven_seg\[5\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[6\] VCC " "Pin \"seven_seg\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563234409 "|finalproject|seven_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608563234409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608563234478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563234696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608563234852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608563234852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[0\] " "No output dependent on input pin \"keypad_col\[0\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563234987 "|finalproject|keypad_col[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[1\] " "No output dependent on input pin \"keypad_col\[1\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563234987 "|finalproject|keypad_col[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[2\] " "No output dependent on input pin \"keypad_col\[2\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563234987 "|finalproject|keypad_col[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[3\] " "No output dependent on input pin \"keypad_col\[3\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563234987 "|finalproject|keypad_col[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608563234987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608563234989 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608563234989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608563234989 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608563234989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608563234989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608563235026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 23:07:15 2020 " "Processing ended: Mon Dec 21 23:07:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608563235026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608563235026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608563235026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563235026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608563236119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608563236126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 23:07:15 2020 " "Processing started: Mon Dec 21 23:07:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608563236126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608563236126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608563236126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608563236217 ""}
{ "Info" "0" "" "Project  = finalproject" {  } {  } 0 0 "Project  = finalproject" 0 0 "Fitter" 0 0 1608563236218 ""}
{ "Info" "0" "" "Revision = finalproject" {  } {  } 0 0 "Revision = finalproject" 0 0 "Fitter" 0 0 1608563236218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608563236338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608563236338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalproject 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"finalproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608563236346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608563236380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608563236380 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608563236650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608563236667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608563236772 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608563236902 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1608563240323 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 236 global CLKCTRL_G10 " "clk~inputCLKENA0 with 236 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608563240420 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1608563240420 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563240420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608563240427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608563240427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608563240431 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608563240433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608563240434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608563240434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608563241096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608563241096 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608563241101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608563241102 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608563241102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608563241146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 DSP block " "Packed 10 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608563241147 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Created 10 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1608563241147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608563241147 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563241192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608563244312 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1608563244490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563246597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608563248217 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608563249992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563249993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608563250978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "D:/QuartusPrimeLite/projects/finalproject/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608563253627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608563253627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608563254672 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608563254672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563254676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608563256157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608563256172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608563256549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608563256550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608563256976 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608563259036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.fit.smsg " "Generated suppressed messages file D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608563259265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6289 " "Peak virtual memory: 6289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608563259884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 23:07:39 2020 " "Processing ended: Mon Dec 21 23:07:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608563259884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608563259884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608563259884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608563259884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608563260883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608563260889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 23:07:40 2020 " "Processing started: Mon Dec 21 23:07:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608563260889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608563260889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608563260889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608563261560 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608563264789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608563265028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 23:07:45 2020 " "Processing ended: Mon Dec 21 23:07:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608563265028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608563265028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608563265028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608563265028 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608563265688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608563266217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608563266225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 23:07:45 2020 " "Processing started: Mon Dec 21 23:07:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608563266225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608563266225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalproject -c finalproject " "Command: quartus_sta finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608563266225 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608563266329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608563266947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608563266947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563266982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563266982 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalproject.sdc " "Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608563267329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563267329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608563267331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dot clk_dot " "create_clock -period 1.000 -name clk_dot clk_dot" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608563267331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div clk_div " "create_clock -period 1.000 -name clk_div clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608563267331 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608563267331 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608563267334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608563267335 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608563267336 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608563267344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608563267383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608563267383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.501 " "Worst-case setup slack is -6.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.501            -892.624 clk  " "   -6.501            -892.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855             -11.166 clk_div  " "   -2.855             -11.166 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075             -20.739 clk_dot  " "   -2.075             -20.739 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563267390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk  " "    0.441               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk_dot  " "    0.634               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.185               0.000 clk_div  " "    2.185               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563267402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563267410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563267418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -208.193 clk  " "   -2.225            -208.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.570 clk_dot  " "   -0.538             -10.570 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.176 clk_div  " "   -0.538              -3.176 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563267431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563267431 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608563267453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608563267483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608563268377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608563268447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608563268462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608563268462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.748 " "Worst-case setup slack is -6.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.748            -884.922 clk  " "   -6.748            -884.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035             -11.857 clk_div  " "   -3.035             -11.857 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096             -20.672 clk_dot  " "   -2.096             -20.672 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563268469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clk_dot  " "    0.590               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.339               0.000 clk_div  " "    2.339               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563268479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563268486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563268494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -213.968 clk  " "   -2.225            -213.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.538 clk_dot  " "   -0.538             -10.538 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.133 clk_div  " "   -0.538              -3.133 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563268502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563268502 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608563268522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608563268691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608563269423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608563269502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608563269505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608563269505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.440 " "Worst-case setup slack is -3.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440            -335.193 clk  " "   -3.440            -335.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -4.759 clk_div  " "   -1.219              -4.759 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761              -7.071 clk_dot  " "   -0.761              -7.071 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.071 " "Worst-case hold slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 clk_dot  " "    0.071               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 clk_div  " "    1.070               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563269535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563269551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -39.482 clk  " "   -1.702             -39.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 clk_dot  " "    0.054               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk_div  " "    0.128               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269558 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608563269577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608563269742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608563269745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608563269745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.132 " "Worst-case setup slack is -3.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132            -288.069 clk  " "   -3.132            -288.069 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.206              -4.708 clk_div  " "   -1.206              -4.708 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -5.912 clk_dot  " "   -0.658              -5.912 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clk_dot  " "    0.020               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 clk_div  " "    1.070               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563269779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608563269786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -40.661 clk  " "   -1.702             -40.661 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 clk_dot  " "    0.074               0.000 clk_dot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk_div  " "    0.140               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608563269793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608563269793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608563271332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608563271332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608563271422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 23:07:51 2020 " "Processing ended: Mon Dec 21 23:07:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608563271422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608563271422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608563271422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608563271422 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608563272116 ""}
