* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 14 2025 11:17:03

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ATA_TACK
T_22_12_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g3_2
T_23_11_wire_logic_cluster/lc_6/in_3

T_22_12_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g1_2
T_22_11_wire_logic_cluster/lc_6/in_3

T_22_12_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g3_2
T_23_11_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g3_2
T_23_11_wire_logic_cluster/lc_4/in_3

T_22_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g1_2
T_23_12_wire_logic_cluster/lc_2/in_3

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g3_2
T_22_12_wire_logic_cluster/lc_2/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_nss_en_0_0
T_23_11_wire_logic_cluster/lc_7/out
T_23_10_sp4_v_t_46
T_23_12_lc_trk_g3_3
T_23_12_wire_logic_cluster/lc_3/cen

End 

Net : U110_CYCLE_TERMINATION.TACK_EN_0_sqmuxa_cascade_
T_23_11_wire_logic_cluster/lc_6/ltout
T_23_11_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_1
T_21_12_wire_logic_cluster/lc_1/cout
T_21_12_wire_logic_cluster/lc_2/in_3

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_CO
T_21_12_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g1_2
T_22_12_wire_logic_cluster/lc_4/in_3

End 

Net : U110_ATA.un5_CYCLE_COUNT_i
T_21_13_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g1_7
T_21_12_input_2_0
T_21_12_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g0_7
T_21_12_wire_logic_cluster/lc_0/in_3

End 

Net : U110_ATA.un5_CYCLE_COUNT_6
T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g2_1
T_22_12_wire_logic_cluster/lc_1/in_0

End 

Net : U110_ATA.CYCLE_COUNTZ1Z_6
T_21_12_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g1_6
T_21_13_wire_logic_cluster/lc_1/in_0

T_21_12_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g1_6
T_21_13_wire_logic_cluster/lc_2/in_1

T_21_12_wire_logic_cluster/lc_6/out
T_21_12_lc_trk_g1_6
T_21_12_wire_logic_cluster/lc_6/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_0
T_21_12_wire_logic_cluster/lc_0/cout
T_21_12_wire_logic_cluster/lc_1/in_3

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_CO
T_21_12_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g0_1
T_21_13_wire_logic_cluster/lc_0/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_5
T_21_12_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_1/in_1

T_21_12_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_2/in_0

T_21_12_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g1_5
T_21_12_wire_logic_cluster/lc_5/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_4
T_21_12_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_37
T_21_13_lc_trk_g0_5
T_21_13_input_2_1
T_21_13_wire_logic_cluster/lc_1/in_2

T_21_12_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g0_4
T_21_13_wire_logic_cluster/lc_3/in_3

T_21_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_4/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_7
T_21_12_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_1/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_3/in_1

T_21_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_7/in_0

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_6
T_21_12_wire_logic_cluster/lc_6/cout
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_5
T_21_12_wire_logic_cluster/lc_5/cout
T_21_12_wire_logic_cluster/lc_6/in_3

Net : U110_ATA.CYCLE_COUNT_RNO_0Z0Z_0
T_21_12_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g0_0
T_22_12_wire_logic_cluster/lc_7/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_4
T_21_12_wire_logic_cluster/lc_4/cout
T_21_12_wire_logic_cluster/lc_5/in_3

Net : U110_ATA.un5_CYCLE_COUNT_1_cascade_
T_21_13_wire_logic_cluster/lc_6/ltout
T_21_13_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_3
T_21_12_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_6/in_0

T_21_12_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_input_2_2
T_21_13_wire_logic_cluster/lc_2/in_2

T_21_12_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_6/in_0

T_21_12_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_0/in_0

T_21_12_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/in_1

T_21_12_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g1_3
T_22_12_input_2_0
T_22_12_wire_logic_cluster/lc_0/in_2

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_1
T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_5/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_0_cascade_
T_22_11_wire_logic_cluster/lc_6/ltout
T_22_11_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_3
T_21_12_wire_logic_cluster/lc_3/cout
T_21_12_wire_logic_cluster/lc_4/in_3

Net : U110_ATA.CYCLE_COUNTZ0Z_0
T_22_12_wire_logic_cluster/lc_7/out
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

T_22_12_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_5/in_3

T_22_12_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g0_7
T_21_13_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_5/in_0

T_22_12_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_0/in_3

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_2
T_22_12_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g1_4
T_21_13_wire_logic_cluster/lc_6/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g1_4
T_21_13_wire_logic_cluster/lc_2/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_6/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_5/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_0/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g2_4
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_4/in_0

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_2
T_21_12_wire_logic_cluster/lc_2/cout
T_21_12_wire_logic_cluster/lc_3/in_3

Net : U110_ATA.un1_CYCLE_COUNT_2_cascade_
T_22_13_wire_logic_cluster/lc_6/ltout
T_22_13_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_12_0
T_22_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g0_7
T_22_12_wire_logic_cluster/lc_4/in_1

End 

Net : U110_ATA.ATA_CYCLE6
T_21_13_wire_logic_cluster/lc_5/out
T_20_13_sp4_h_l_2
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_5/out
T_20_13_sp4_h_l_2
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_4/in_3

End 

Net : U110_ATA.ATA_STARTZ0
T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g2_4
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_9_0_cascade_
T_22_12_wire_logic_cluster/lc_1/ltout
T_22_12_wire_logic_cluster/lc_2/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_2
T_22_13_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g0_6
T_22_12_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g0_6
T_22_12_wire_logic_cluster/lc_7/in_3

End 

Net : U110_ATA.CYCLE_COUNT_RNICV873_0Z0Z_3
T_22_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_3/in_1

End 

Net : U110_ATA.un5_CYCLE_COUNT_1
T_21_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g3_6
T_22_12_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_1/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_2_1
T_22_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g1_5
T_22_13_input_2_0
T_22_13_wire_logic_cluster/lc_0/in_2

End 

Net : U110_ATA.ATA_CYCLE_0_sqmuxa
T_22_12_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_2/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_2_1_cascade_
T_22_13_wire_logic_cluster/lc_5/ltout
T_22_13_wire_logic_cluster/lc_6/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_13_0_cascade_
T_22_13_wire_logic_cluster/lc_1/ltout
T_22_13_wire_logic_cluster/lc_2/in_2

End 

Net : U110_ATA.CYCLE_COUNT_RNICV873_0Z0Z_3_cascade_
T_22_13_wire_logic_cluster/lc_0/ltout
T_22_13_wire_logic_cluster/lc_1/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_1_4_cascade_
T_21_13_wire_logic_cluster/lc_2/ltout
T_21_13_wire_logic_cluster/lc_3/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_1
T_21_13_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_3/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_ENZ0
T_23_11_wire_logic_cluster/lc_1/out
T_23_11_lc_trk_g0_1
T_23_11_wire_logic_cluster/lc_6/in_1

T_23_11_wire_logic_cluster/lc_1/out
T_22_11_lc_trk_g3_1
T_22_11_wire_logic_cluster/lc_6/in_0

T_23_11_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g1_1
T_23_12_wire_logic_cluster/lc_2/in_0

T_23_11_wire_logic_cluster/lc_1/out
T_23_11_lc_trk_g3_1
T_23_11_wire_logic_cluster/lc_4/in_0

T_23_11_wire_logic_cluster/lc_1/out
T_23_11_lc_trk_g3_1
T_23_11_wire_logic_cluster/lc_1/in_3

End 

Net : U110_ATA.ATA_CYCLE_0_sqmuxa_cascade_
T_22_12_wire_logic_cluster/lc_6/ltout
T_22_12_wire_logic_cluster/lc_7/in_2

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNTZ0Z_0
T_23_11_wire_logic_cluster/lc_4/out
T_23_11_lc_trk_g1_4
T_23_11_wire_logic_cluster/lc_0/in_3

T_23_11_wire_logic_cluster/lc_4/out
T_23_11_lc_trk_g1_4
T_23_11_wire_logic_cluster/lc_7/in_0

T_23_11_wire_logic_cluster/lc_4/out
T_23_11_lc_trk_g1_4
T_23_11_wire_logic_cluster/lc_2/in_3

T_23_11_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_7/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_1_0
T_23_11_wire_logic_cluster/lc_0/out
T_22_11_lc_trk_g3_0
T_22_11_wire_logic_cluster/lc_6/in_1

T_23_11_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g1_0
T_23_12_wire_logic_cluster/lc_2/in_1

T_23_11_wire_logic_cluster/lc_0/out
T_23_11_lc_trk_g1_0
T_23_11_wire_logic_cluster/lc_4/in_1

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNTZ0Z_1
T_23_11_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g1_2
T_23_11_wire_logic_cluster/lc_0/in_1

T_23_11_wire_logic_cluster/lc_2/out
T_23_11_lc_trk_g2_2
T_23_11_wire_logic_cluster/lc_7/in_3

End 

Net : U110_ATA.ATA_TACK_5_0
T_22_12_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_2/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_4_1_cascade_
T_22_12_wire_logic_cluster/lc_0/ltout
T_22_12_wire_logic_cluster/lc_1/in_2

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_1_0_cascade_
T_23_11_wire_logic_cluster/lc_0/ltout
T_23_11_wire_logic_cluster/lc_1/in_2

End 

Net : U110_ATA.RW_ENZ0
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g0_3
T_22_13_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_25_13_sp4_v_t_41
T_26_17_sp4_h_l_4
T_28_17_lc_trk_g2_1
T_28_17_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_25_13_sp4_v_t_41
T_26_17_sp4_h_l_4
T_29_17_sp4_v_t_41
T_28_18_lc_trk_g3_1
T_28_18_wire_logic_cluster/lc_3/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_25_13_sp4_v_t_41
T_26_17_sp4_h_l_4
T_29_17_sp4_v_t_41
T_28_19_lc_trk_g0_4
T_28_19_wire_logic_cluster/lc_7/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_sp4_h_l_11
T_25_13_sp4_v_t_41
T_26_17_sp4_h_l_4
T_29_17_sp4_v_t_41
T_28_19_lc_trk_g0_4
T_28_19_wire_logic_cluster/lc_4/in_0

End 

Net : TACK_OUT
T_22_11_wire_logic_cluster/lc_7/out
T_22_11_lc_trk_g3_7
T_22_11_wire_logic_cluster/lc_7/in_1

T_22_11_wire_logic_cluster/lc_7/out
T_20_11_sp12_h_l_1
T_31_0_span12_vert_21
T_31_2_sp4_v_t_42
T_32_2_sp4_h_l_0
T_31_0_span4_horz_r_2
T_33_1_lc_trk_g1_6
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA.ATA_CYCLEZ0
T_22_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g3_2
T_22_13_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_4/in_1

End 

Net : TACK_OUT_EN_i_ness
T_23_12_wire_logic_cluster/lc_2/out
T_23_12_sp4_h_l_9
T_26_8_sp4_v_t_38
T_26_9_lc_trk_g3_6
T_26_9_wire_logic_cluster/lc_6/in_3

End 

Net : TSn_c
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_19_11_sp4_h_l_5
T_22_11_sp4_v_t_47
T_21_13_lc_trk_g2_2
T_21_13_wire_logic_cluster/lc_5/in_1

End 

Net : U110_ATA.CS0Z0Z_2
T_5_16_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

T_5_16_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_3/in_3

End 

Net : U110_ATA.CSZ0Z0
T_5_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_16_13_sp12_h_l_0
T_25_13_sp4_h_l_11
T_28_13_sp4_v_t_46
T_28_16_lc_trk_g0_6
T_28_16_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_16_13_sp12_h_l_0
T_25_13_sp4_h_l_11
T_28_13_sp4_v_t_46
T_28_17_lc_trk_g1_3
T_28_17_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_16_13_sp12_h_l_0
T_25_13_sp4_h_l_11
T_28_13_sp4_v_t_46
T_28_17_sp4_v_t_46
T_28_18_lc_trk_g2_6
T_28_18_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_16_13_sp12_h_l_0
T_25_13_sp4_h_l_11
T_28_13_sp4_v_t_46
T_28_17_sp4_v_t_46
T_28_18_lc_trk_g2_6
T_28_18_wire_logic_cluster/lc_1/in_3

End 

Net : U110_ATA.CSZ0Z1
T_5_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_5
T_11_13_sp12_h_l_1
T_23_13_sp12_h_l_1
T_28_13_lc_trk_g1_5
T_28_13_wire_logic_cluster/lc_6/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_5
T_11_13_sp12_h_l_1
T_21_13_sp4_h_l_10
T_24_13_sp4_v_t_38
T_25_17_sp4_h_l_3
T_28_17_sp4_v_t_45
T_28_19_lc_trk_g3_0
T_28_19_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_5
T_11_13_sp12_h_l_1
T_21_13_sp4_h_l_10
T_24_13_sp4_v_t_38
T_25_17_sp4_h_l_3
T_28_17_sp4_v_t_45
T_28_19_lc_trk_g3_0
T_28_19_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_5
T_11_13_sp12_h_l_1
T_21_13_sp4_h_l_10
T_24_13_sp4_v_t_38
T_25_17_sp4_h_l_3
T_28_17_sp4_v_t_45
T_28_19_lc_trk_g3_0
T_28_19_wire_logic_cluster/lc_5/in_0

End 

Net : RESETn_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_7/in_3

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_22_11_lc_trk_g1_4
T_22_11_wire_logic_cluster/lc_7/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_21_11_sp4_v_t_45
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_4/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_38
T_22_12_lc_trk_g2_6
T_22_12_wire_logic_cluster/lc_2/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_23_11_lc_trk_g1_7
T_23_11_input_2_4
T_23_11_wire_logic_cluster/lc_4/in_2

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_23_11_lc_trk_g1_7
T_23_11_wire_logic_cluster/lc_2/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_23_11_lc_trk_g1_7
T_23_11_wire_logic_cluster/lc_1/in_1

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_44
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_2/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_44
T_22_13_lc_trk_g2_1
T_22_13_input_2_3
T_22_13_wire_logic_cluster/lc_3/in_2

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_44
T_23_12_lc_trk_g2_4
T_23_12_input_2_2
T_23_12_wire_logic_cluster/lc_2/in_2

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_21_11_sp4_v_t_45
T_22_15_sp4_h_l_8
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_7/in_3

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_21_11_sp4_v_t_45
T_22_15_sp4_h_l_8
T_25_15_sp4_v_t_36
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_7/in_0

End 

Net : A12_c
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_36
T_2_11_sp4_h_l_1
T_5_11_sp4_v_t_36
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_6/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_36
T_2_11_sp4_h_l_1
T_5_11_sp4_v_t_36
T_5_13_lc_trk_g2_1
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : A13_c
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_40
T_2_12_sp4_h_l_1
T_5_12_sp4_v_t_36
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_6/in_1

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span4_horz_40
T_2_12_sp4_h_l_1
T_5_12_sp4_v_t_36
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_3/in_0

End 

Net : A14_c
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_29_12_sp4_v_t_44
T_28_13_lc_trk_g3_4
T_28_13_wire_logic_cluster/lc_6/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_29_12_sp4_v_t_44
T_28_16_lc_trk_g2_1
T_28_16_wire_logic_cluster/lc_2/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_29_12_sp4_v_t_44
T_29_16_sp4_v_t_37
T_28_18_lc_trk_g1_0
T_28_18_wire_logic_cluster/lc_1/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_19_12_sp12_h_l_0
T_26_12_sp4_h_l_9
T_29_12_sp4_v_t_44
T_29_16_sp4_v_t_37
T_28_19_lc_trk_g2_5
T_28_19_input_2_5
T_28_19_wire_logic_cluster/lc_5/in_2

End 

Net : A15_c
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_3/in_3

End 

Net : A16_c
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_16
T_3_16_sp4_v_t_46
T_4_16_sp4_h_l_4
T_5_16_lc_trk_g3_4
T_5_16_wire_logic_cluster/lc_3/in_0

End 

Net : ATA_ENn_c
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_2_22_sp4_h_l_11
T_5_18_sp4_v_t_40
T_5_14_sp4_v_t_36
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_6/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_2_22_sp4_h_l_11
T_5_18_sp4_v_t_40
T_5_14_sp4_v_t_36
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_3/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_17_lc_trk_g3_3
T_24_17_wire_logic_cluster/lc_7/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_18_22_sp4_h_l_7
T_21_18_sp4_v_t_42
T_21_14_sp4_v_t_42
T_21_10_sp4_v_t_42
T_21_13_lc_trk_g1_2
T_21_13_wire_logic_cluster/lc_5/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_15_lc_trk_g2_7
T_24_15_wire_logic_cluster/lc_7/in_0

End 

Net : CLK40_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_12_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_12_21_wire_logic_cluster/lc_2/out
T_12_21_sp4_h_l_9
T_11_21_sp4_v_t_44
T_8_25_sp4_h_l_9
T_4_25_sp4_h_l_5
T_0_25_span4_horz_12
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_19_sp12_v_t_23
T_13_31_sp12_h_l_0
T_22_31_sp4_h_l_11
T_25_31_sp4_v_t_46
T_25_33_lc_trk_g1_3
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_12_21_wire_logic_cluster/lc_2/out
T_7_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_26_21_sp4_h_l_9
T_30_21_sp4_h_l_0
T_33_17_span4_vert_t_14
T_33_13_span4_vert_t_14
T_33_14_lc_trk_g1_6
T_33_14_wire_io_cluster/io_1/D_OUT_0

T_12_21_wire_logic_cluster/lc_2/out
T_7_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_26_21_sp4_h_l_9
T_30_21_sp4_h_l_0
T_33_17_span4_vert_t_14
T_33_13_span4_vert_t_14
T_33_9_span4_vert_t_14
T_33_10_lc_trk_g1_6
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_CS0_PRIn_i
T_28_16_wire_logic_cluster/lc_2/out
T_23_16_sp12_h_l_0
T_33_16_lc_trk_g0_4
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA_un1_CS0_SECn_i
T_28_13_wire_logic_cluster/lc_6/out
T_29_10_sp4_v_t_37
T_29_6_sp4_v_t_45
T_30_6_sp4_h_l_1
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_CS1_PRIn_i
T_28_18_wire_logic_cluster/lc_1/out
T_29_15_sp4_v_t_43
T_30_19_sp4_h_l_6
T_33_19_lc_trk_g0_3
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_CS1_SECn_i
T_28_19_wire_logic_cluster/lc_5/out
T_27_19_sp4_h_l_2
T_30_19_sp4_v_t_42
T_30_23_sp4_v_t_47
T_31_27_sp4_h_l_4
T_33_27_lc_trk_g1_4
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOR_PRIn_i
T_28_18_wire_logic_cluster/lc_3/out
T_26_18_sp4_h_l_3
T_30_18_sp4_h_l_6
T_33_18_span4_vert_t_15
T_33_20_lc_trk_g0_3
T_33_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOR_SECn_i
T_28_19_wire_logic_cluster/lc_7/out
T_28_19_sp4_h_l_3
T_31_19_sp4_v_t_38
T_32_23_sp4_h_l_3
T_33_23_lc_trk_g1_6
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOW_PRIn_i
T_28_17_wire_logic_cluster/lc_3/out
T_22_17_sp12_h_l_1
T_33_17_lc_trk_g0_6
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA_un1_DIOW_SECn_i
T_28_19_wire_logic_cluster/lc_4/out
T_29_17_sp4_v_t_36
T_30_21_sp4_h_l_1
T_33_21_lc_trk_g1_4
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_BUFFERS_un1_IDEHRENn_i
T_24_15_wire_logic_cluster/lc_7/out
T_22_15_sp12_h_l_1
T_33_15_lc_trk_g0_6
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_BUFFERS_un1_IDEHWENn_i
T_24_17_wire_logic_cluster/lc_7/out
T_24_17_sp4_h_l_3
T_27_17_sp4_v_t_45
T_28_21_sp4_h_l_2
T_32_21_sp4_h_l_5
T_33_21_lc_trk_g0_0
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_185_i
T_26_9_wire_logic_cluster/lc_6/out
T_26_9_sp4_h_l_1
T_29_5_sp4_v_t_42
T_29_1_sp4_v_t_38
T_30_1_sp4_h_l_3
T_33_1_lc_trk_g0_6
T_33_1_wire_io_cluster/io_1/OUT_ENB

End 

Net : RESETn_c_i
T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g2_3
T_21_12_wire_logic_cluster/lc_3/in_0

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_4/in_0

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g2_3
T_21_12_wire_logic_cluster/lc_5/in_0

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_6/in_0

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_46
T_21_13_lc_trk_g0_6
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_21_11_wire_logic_cluster/lc_7/out
T_21_11_sp4_h_l_3
T_23_11_lc_trk_g2_6
T_23_11_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_7/out
T_21_8_sp4_v_t_38
T_22_12_sp4_h_l_9
T_22_12_lc_trk_g1_4
T_22_12_wire_logic_cluster/lc_7/in_0

T_21_11_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g3_7
T_22_12_input_2_4
T_22_12_wire_logic_cluster/lc_4/in_2

T_21_11_wire_logic_cluster/lc_7/out
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_5/s_r

End 

Net : RnW_c
T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_12_lc_trk_g3_0
T_28_12_wire_logic_cluster/lc_6/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_17_lc_trk_g3_7
T_28_17_wire_logic_cluster/lc_3/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_8_sp4_v_t_41
T_25_12_sp4_h_l_4
T_21_12_sp4_h_l_0
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_5/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_18_lc_trk_g3_4
T_28_18_wire_logic_cluster/lc_3/in_0

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_19_lc_trk_g3_3
T_28_19_wire_logic_cluster/lc_7/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_19_lc_trk_g2_3
T_28_19_wire_logic_cluster/lc_4/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_15_lc_trk_g3_3
T_24_15_wire_logic_cluster/lc_7/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_16_sp12_v_t_23
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_7/in_1

End 

Net : RnW_c_i
T_28_12_wire_logic_cluster/lc_6/out
T_28_6_sp12_v_t_23
T_29_6_sp12_h_l_0
T_33_6_lc_trk_g0_0
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

