#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 14 11:06:24 2019
# Process ID: 11060
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18168
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 D:/Playground/project_1 -part xc7a50ticsg324-1L
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/Github/vivado-library [current_project]
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:pmod_bridge:1.0 pmod_bridge_0
endgroup
set_property -dict [list CONFIG.Top_Row_Interface {I2C} CONFIG.Bottom_Row_Interface {Disabled}] [get_bd_cells pmod_bridge_0]
delete_bd_objs [get_bd_cells pmod_bridge_0]
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
update_idigilent_create_release
ate_bd_cell -type ip -vlnv digilentinc.com:IP:PmodHYGRO:1.0 PmodHYGRO_0
endgroup
ipx::edit_ip_in_project -upgrade true -name PmodHYGRO_v1_0_project -directory D:/Playground/project_1/project_1.tmp/PmodHYGRO_v1_0_project d:/Github/vivado-library/ip/Pmods/PmodHYGRO_v1_0/component.xml
update_compile_order -fileset sources_1
startgroup
current_project project_1
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
delete_bd_objs [get_bd_cells PmodHYGRO_0]
current_project PmodHYGRO_v1_0_project
close_project
delete_bd_objs [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodHYGRO:1.0 PmodHYGRO_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodHYGRO_0/AXI_LITE_TMR} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_TMR]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodHYGRO_0/AXI_LITE_IIC} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_IIC]
endgroup
apply_board_connection -board_interface "ja" -ip_intf "/PmodHYGRO_0/Pmod_out" -diagram "design_1" 
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins PmodHYGRO_0/I2C_Interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files D:/Playground/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Playground/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file mkdir D:/Playground/project_1/project_1.sdk
file copy -force D:/Playground/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef D:/Playground/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Playground/project_1/project_1.sdk -hwspec D:/Playground/project_1/project_1.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name PmodHYGRO_v1_0_project -directory D:/Playground/project_1/project_1.tmp/PmodHYGRO_v1_0_project d:/Github/vivado-library/ip/Pmods/PmodHYGRO_v1_0/component.xml
update_compile_order -fileset sources_1
close_project
