# Seconder-VHDL-

## Description
The main goal of this lab is the design, simulation and downloaded of a seconder into a FPGA.
