Analysis & Synthesis report for VectorizedCPU
Tue Nov 01 22:19:27 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for memory:Memory|altsyncram:RAM_rtl_0|altsyncram_bnh1:auto_generated
 18. Source assignments for Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0|altsyncram_q3d1:auto_generated
 19. Source assignments for Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1|altsyncram_q3d1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |CPU
 21. Parameter Settings for User Entity Instance: controlUnit:controlUnit
 22. Parameter Settings for User Entity Instance: condunit:condunit
 23. Parameter Settings for User Entity Instance: Fetch:Fetch
 24. Parameter Settings for User Entity Instance: Fetch:Fetch|adder:pcAdder
 25. Parameter Settings for User Entity Instance: Fetch:Fetch|mux2:pcmux
 26. Parameter Settings for User Entity Instance: Fetch:Fetch|flipflop:pcFlipFlop
 27. Parameter Settings for User Entity Instance: Fetch:Fetch|instructionMemory:instructionMemory
 28. Parameter Settings for User Entity Instance: flipflop:FetchFlipFlop
 29. Parameter Settings for User Entity Instance: Decode:Decode
 30. Parameter Settings for User Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile
 31. Parameter Settings for User Entity Instance: Decode:Decode|vectorRegFile:vectorRegFile
 32. Parameter Settings for User Entity Instance: flipflop:DecodeFlipFlop
 33. Parameter Settings for User Entity Instance: Execute:Execute
 34. Parameter Settings for User Entity Instance: Execute:Execute|mux2:inmediateMux
 35. Parameter Settings for User Entity Instance: Execute:Execute|mux2:vectorData2ScalarMux
 36. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV
 37. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor
 38. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1
 39. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|Complement:FullComplement
 40. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2
 41. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|Complement:FullComplement
 42. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3
 43. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|Complement:FullComplement
 44. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor4
 45. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor4|Complement:FullComplement
 46. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor5
 47. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor5|Complement:FullComplement
 48. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor6
 49. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor6|Complement:FullComplement
 50. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor7
 51. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor7|Complement:FullComplement
 52. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor8
 53. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor8|Complement:FullComplement
 54. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier
 55. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1
 56. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2
 57. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3
 58. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador4
 59. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador5
 60. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador6
 61. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador7
 62. Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador8
 63. Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU
 64. Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|Adder_Substractor:Sumador
 65. Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|Complement:FullComplement
 66. Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|multiplicador:Multiplicador
 67. Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|divisor:Divisor
 68. Parameter Settings for User Entity Instance: Execute:Execute|mux2:executeOutputMux
 69. Parameter Settings for User Entity Instance: flipflop:ExecuteFlipFlop
 70. Parameter Settings for User Entity Instance: memory:Memory
 71. Parameter Settings for User Entity Instance: flipflop:MemoryFlipFlop
 72. Parameter Settings for User Entity Instance: mux2:writeBack
 73. Parameter Settings for Inferred Entity Instance: memory:Memory|altsyncram:RAM_rtl_0
 74. Parameter Settings for Inferred Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0
 75. Parameter Settings for Inferred Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1
 76. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0
 77. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0
 79. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|lpm_mult:Mult0
 80. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|lpm_mult:Mult0
 81. altsyncram Parameter Settings by Entity Instance
 82. lpm_mult Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "mux2:writeBack"
 84. Port Connectivity Checks: "flipflop:MemoryFlipFlop"
 85. Port Connectivity Checks: "flipflop:ExecuteFlipFlop"
 86. Port Connectivity Checks: "Execute:Execute|mux2:executeOutputMux"
 87. Port Connectivity Checks: "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier"
 88. Port Connectivity Checks: "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor"
 89. Port Connectivity Checks: "flipflop:DecodeFlipFlop"
 90. Port Connectivity Checks: "flipflop:FetchFlipFlop"
 91. Port Connectivity Checks: "Fetch:Fetch|adder:pcAdder"
 92. Port Connectivity Checks: "Fetch:Fetch"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 01 22:19:27 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; VectorizedCPU                               ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 1,585                                       ;
;     Total combinational functions  ; 1,303                                       ;
;     Dedicated logic registers      ; 594                                         ;
; Total registers                    ; 594                                         ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,608                                      ;
; Embedded Multiplier 9-bit elements ; 9                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; CPU                ; VectorizedCPU      ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                    ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Execute/ALU/Adder_Substractor.sv             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv             ;         ;
; Execute/VECTOR_ALU/vectorAdderSubstractor.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv ;         ;
; Memory/memory.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv                             ;         ;
; Decode/vectorRegFile.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv                      ;         ;
; Decode/scalarRegFile.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv                      ;         ;
; Execute/mux2.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv                              ;         ;
; Execute/ALU/multiplicador.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv                 ;         ;
; Execute/ALU/FullAdder.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv                     ;         ;
; Execute/ALU/divisor.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv                       ;         ;
; Execute/ALU/Complement.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv                    ;         ;
; Execute/ALU/ALU.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv                           ;         ;
; Execute/Execute.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv                           ;         ;
; Fetch/instructionMemory.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv                   ;         ;
; Fetch/flipflop.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv                            ;         ;
; Fetch/Fetch.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv                               ;         ;
; Fetch/adder.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv                               ;         ;
; Execute/VECTOR_ALU/ALUV.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv                   ;         ;
; Decode/Decode.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv                             ;         ;
; CPU.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv                                       ;         ;
; Control/condunit.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv                          ;         ;
; Execute/VECTOR_ALU/vectorFPMultiplier.sv     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv     ;         ;
; Control/controlUnit.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv                       ;         ;
; memory/data.txt                              ; yes             ; Auto-Found File                                       ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/memory/data.txt                              ;         ;
; fetch/compiledinstructions.txt               ; yes             ; Auto-Found File                                       ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/fetch/compiledinstructions.txt               ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;         ;
; aglobal181.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                           ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                               ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                               ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                             ;         ;
; db/altsyncram_bnh1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_bnh1.tdf                       ;         ;
; db/vectorizedcpu.ram0_memory_9e87c13.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/vectorizedcpu.ram0_memory_9e87c13.hdl.mif ;         ;
; db/altsyncram_q3d1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_q3d1.tdf                       ;         ;
; lpm_divide.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                           ;         ;
; abs_divider.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                          ;         ;
; sign_div_unsign.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                      ;         ;
; db/lpm_divide_d6p.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_divide_d6p.tdf                        ;         ;
; db/abs_divider_edg.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/abs_divider_edg.tdf                       ;         ;
; db/alt_u_div_kef.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/alt_u_div_kef.tdf                         ;         ;
; db/add_sub_1tc.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_1tc.tdf                           ;         ;
; db/add_sub_2tc.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_2tc.tdf                           ;         ;
; db/lpm_abs_h4a.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_abs_h4a.tdf                           ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                             ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                             ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                             ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                             ;         ;
; db/mult_9at.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf                              ;         ;
; db/mult_17t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_17t.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 68               ;
; Total memory bits        ; 32608            ;
;                          ;                  ;
; DSP block 9-bit elements ; 9                ;
;                          ;                  ;
; Maximum fan-out node     ; clock~input      ;
; Maximum fan-out          ; 696              ;
; Total fan-out            ; 7920             ;
; Average fan-out          ; 3.69             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name            ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |CPU                                                              ; 1303 (1)            ; 594 (0)                   ; 32608       ; 9            ; 3       ; 3         ; 0         ; 68   ; 0            ; |CPU                                                                                                                                                              ; CPU                    ; work         ;
;    |Decode:Decode|                                                ; 248 (0)             ; 192 (0)                   ; 608         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode                                                                                                                                                ; Decode                 ; work         ;
;       |scalarRegFile:scalarRegFile|                               ; 0 (0)               ; 0 (0)                     ; 608         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|scalarRegFile:scalarRegFile                                                                                                                    ; scalarRegFile          ; work         ;
;          |altsyncram:registers_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 304         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0                                                                                         ; altsyncram             ; work         ;
;             |altsyncram_q3d1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 304         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0|altsyncram_q3d1:auto_generated                                                          ; altsyncram_q3d1        ; work         ;
;          |altsyncram:registers_rtl_1|                             ; 0 (0)               ; 0 (0)                     ; 304         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1                                                                                         ; altsyncram             ; work         ;
;             |altsyncram_q3d1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 304         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1|altsyncram_q3d1:auto_generated                                                          ; altsyncram_q3d1        ; work         ;
;       |vectorRegFile:vectorRegFile|                               ; 248 (248)           ; 192 (192)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Decode:Decode|vectorRegFile:vectorRegFile                                                                                                                    ; vectorRegFile          ; work         ;
;    |Execute:Execute|                                              ; 735 (0)             ; 0 (0)                     ; 0           ; 9            ; 3       ; 3         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute                                                                                                                                              ; Execute                ; work         ;
;       |ALU:ALU|                                                   ; 605 (69)            ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU                                                                                                                                      ; ALU                    ; work         ;
;          |Adder_Substractor:Sumador|                              ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador                                                                                                            ; Adder_Substractor      ; work         ;
;             |FullAdder:generate_Adder_Substractor[0].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[0].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[10].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[10].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[11].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[11].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[12].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[12].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[13].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[13].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[14].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[14].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[15].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[15].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[16].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[16].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[17].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[17].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[18].bitAdder|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[18].bitAdder                                                          ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[1].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[1].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[2].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[2].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[3].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[3].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[4].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[4].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[5].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[5].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[6].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[6].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[7].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[7].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[8].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[8].bitAdder                                                           ; FullAdder              ; work         ;
;             |FullAdder:generate_Adder_Substractor[9].bitAdder|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|FullAdder:generate_Adder_Substractor[9].bitAdder                                                           ; FullAdder              ; work         ;
;          |divisor:Divisor|                                        ; 497 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor                                                                                                                      ; divisor                ; work         ;
;             |lpm_divide:Div0|                                     ; 497 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0                                                                                                      ; lpm_divide             ; work         ;
;                |lpm_divide_d6p:auto_generated|                    ; 497 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated                                                                        ; lpm_divide_d6p         ; work         ;
;                   |abs_divider_edg:divider|                       ; 497 (36)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider                                                ; abs_divider_edg        ; work         ;
;                      |alt_u_div_kef:divider|                      ; 397 (394)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider|alt_u_div_kef:divider                          ; alt_u_div_kef          ; work         ;
;                         |add_sub_1tc:add_sub_0|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider|alt_u_div_kef:divider|add_sub_1tc:add_sub_0    ; add_sub_1tc            ; work         ;
;                         |add_sub_2tc:add_sub_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider|alt_u_div_kef:divider|add_sub_2tc:add_sub_1    ; add_sub_2tc            ; work         ;
;                      |lpm_abs_h4a:my_abs_den|                     ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider|lpm_abs_h4a:my_abs_den                         ; lpm_abs_h4a            ; work         ;
;                      |lpm_abs_h4a:my_abs_num|                     ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0|lpm_divide_d6p:auto_generated|abs_divider_edg:divider|lpm_abs_h4a:my_abs_num                         ; lpm_abs_h4a            ; work         ;
;          |multiplicador:Multiplicador|                            ; 1 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|multiplicador:Multiplicador                                                                                                          ; multiplicador          ; work         ;
;             |lpm_mult:Mult0|                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0                                                                                           ; lpm_mult               ; work         ;
;                |mult_9at:auto_generated|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0|mult_9at:auto_generated                                                                   ; mult_9at               ; work         ;
;       |ALUV:ALUV|                                                 ; 45 (0)              ; 0 (0)                     ; 0           ; 3            ; 3       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV                                                                                                                                    ; ALUV                   ; work         ;
;          |vectorAdderSubstractor:vectorAdderSubstractor|          ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor                                                                                      ; vectorAdderSubstractor ; work         ;
;             |Adder_Substractor:adderSubstractor1|                 ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1                                                  ; Adder_Substractor      ; work         ;
;                |FullAdder:generate_Adder_Substractor[0].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[0].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[1].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[1].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[2].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[2].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[3].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[3].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[4].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[4].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[5].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[5].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[6].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[6].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[7].bitAdder| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[7].bitAdder ; FullAdder              ; work         ;
;             |Adder_Substractor:adderSubstractor2|                 ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2                                                  ; Adder_Substractor      ; work         ;
;                |FullAdder:generate_Adder_Substractor[0].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[0].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[1].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[1].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[2].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[2].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[3].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[3].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[4].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[4].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[5].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[5].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[6].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[6].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[7].bitAdder| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|FullAdder:generate_Adder_Substractor[7].bitAdder ; FullAdder              ; work         ;
;             |Adder_Substractor:adderSubstractor3|                 ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3                                                  ; Adder_Substractor      ; work         ;
;                |FullAdder:generate_Adder_Substractor[0].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[0].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[1].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[1].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[2].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[2].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[3].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[3].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[4].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[4].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[5].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[5].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[6].bitAdder| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[6].bitAdder ; FullAdder              ; work         ;
;                |FullAdder:generate_Adder_Substractor[7].bitAdder| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|FullAdder:generate_Adder_Substractor[7].bitAdder ; FullAdder              ; work         ;
;          |vectorFPMultiplier:vectorFPMultiplier|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 3            ; 3       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier                                                                                              ; vectorFPMultiplier     ; work         ;
;             |multiplicador:Multiplicador1|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1                                                                 ; multiplicador          ; work         ;
;                |lpm_mult:Mult0|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0                                                  ; lpm_mult               ; work         ;
;                   |mult_17t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0|mult_17t:auto_generated                          ; mult_17t               ; work         ;
;             |multiplicador:Multiplicador2|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2                                                                 ; multiplicador          ; work         ;
;                |lpm_mult:Mult0|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|lpm_mult:Mult0                                                  ; lpm_mult               ; work         ;
;                   |mult_17t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|lpm_mult:Mult0|mult_17t:auto_generated                          ; mult_17t               ; work         ;
;             |multiplicador:Multiplicador3|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3                                                                 ; multiplicador          ; work         ;
;                |lpm_mult:Mult0|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|lpm_mult:Mult0                                                  ; lpm_mult               ; work         ;
;                   |mult_17t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|lpm_mult:Mult0|mult_17t:auto_generated                          ; mult_17t               ; work         ;
;       |mux2:executeOutputMux|                                     ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|mux2:executeOutputMux                                                                                                                        ; mux2                   ; work         ;
;       |mux2:inmediateMux|                                         ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|mux2:inmediateMux                                                                                                                            ; mux2                   ; work         ;
;       |mux2:vectorData2ScalarMux|                                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Execute:Execute|mux2:vectorData2ScalarMux                                                                                                                    ; mux2                   ; work         ;
;    |Fetch:Fetch|                                                  ; 69 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Fetch:Fetch                                                                                                                                                  ; Fetch                  ; work         ;
;       |flipflop:pcFlipFlop|                                       ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Fetch:Fetch|flipflop:pcFlipFlop                                                                                                                              ; flipflop               ; work         ;
;       |instructionMemory:instructionMemory|                       ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Fetch:Fetch|instructionMemory:instructionMemory                                                                                                              ; instructionMemory      ; work         ;
;    |condunit:condunit|                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|condunit:condunit                                                                                                                                            ; condunit               ; work         ;
;    |controlUnit:controlUnit|                                      ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|controlUnit:controlUnit                                                                                                                                      ; controlUnit            ; work         ;
;    |flipflop:DecodeFlipFlop|                                      ; 60 (60)             ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|flipflop:DecodeFlipFlop                                                                                                                                      ; flipflop               ; work         ;
;    |flipflop:ExecuteFlipFlop|                                     ; 24 (24)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|flipflop:ExecuteFlipFlop                                                                                                                                     ; flipflop               ; work         ;
;    |flipflop:FetchFlipFlop|                                       ; 12 (12)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|flipflop:FetchFlipFlop                                                                                                                                       ; flipflop               ; work         ;
;    |flipflop:MemoryFlipFlop|                                      ; 32 (32)             ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|flipflop:MemoryFlipFlop                                                                                                                                      ; flipflop               ; work         ;
;    |memory:Memory|                                                ; 75 (75)             ; 119 (119)                 ; 32000       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|memory:Memory                                                                                                                                                ; memory                 ; work         ;
;       |altsyncram:RAM_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|memory:Memory|altsyncram:RAM_rtl_0                                                                                                                           ; altsyncram             ; work         ;
;          |altsyncram_bnh1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|memory:Memory|altsyncram:RAM_rtl_0|altsyncram_bnh1:auto_generated                                                                                            ; altsyncram_bnh1        ; work         ;
;    |mux2:writeBack|                                               ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|mux2:writeBack                                                                                                                                               ; mux2                   ; work         ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0|altsyncram_q3d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 19           ; 16           ; 19           ; 304   ; None                                         ;
; Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1|altsyncram_q3d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 19           ; 16           ; 19           ; 304   ; None                                         ;
; memory:Memory|altsyncram:RAM_rtl_0|altsyncram_bnh1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 500          ; 64           ; 500          ; 64           ; 32000 ; db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                            ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; flipflop:ExecuteFlipFlop|out[16..71]                                                                                          ; Stuck at GND due to stuck port data_in        ;
; flipflop:ExecuteFlipFlop|out[4]                                                                                               ; Merged with flipflop:ExecuteFlipFlop|out[3]   ;
; flipflop:ExecuteFlipFlop|out[8]                                                                                               ; Merged with flipflop:ExecuteFlipFlop|out[164] ;
; flipflop:ExecuteFlipFlop|out[9]                                                                                               ; Merged with flipflop:ExecuteFlipFlop|out[165] ;
; flipflop:ExecuteFlipFlop|out[166]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[10]  ;
; flipflop:ExecuteFlipFlop|out[167]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[11]  ;
; flipflop:ExecuteFlipFlop|out[168]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[12]  ;
; flipflop:ExecuteFlipFlop|out[169]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[13]  ;
; flipflop:ExecuteFlipFlop|out[170]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[14]  ;
; flipflop:ExecuteFlipFlop|out[171]                                                                                             ; Merged with flipflop:ExecuteFlipFlop|out[15]  ;
; flipflop:DecodeFlipFlop|out[8]                                                                                                ; Merged with flipflop:DecodeFlipFlop|out[10]   ;
; memory:Memory|RAM_rtl_0_bypass[35,37,39,45,49,53,55,57,59,63,69,71,77,79,87,91,95,99,105,111,115,117,119,127,131,133,135,143] ; Stuck at GND due to stuck port data_in        ;
; flipflop:FetchFlipFlop|out[9..14]                                                                                             ; Stuck at GND due to stuck port data_in        ;
; flipflop:DecodeFlipFlop|out[348..353]                                                                                         ; Stuck at GND due to stuck port data_in        ;
; flipflop:MemoryFlipFlop|out[35..74]                                                                                           ; Lost fanout                                   ;
; flipflop:ExecuteFlipFlop|out[188..227]                                                                                        ; Lost fanout                                   ;
; flipflop:DecodeFlipFlop|out[59..98,211..250]                                                                                  ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~24                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~25                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~26                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~27                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~28                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~29                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~30                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~31                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~32                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~33                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~34                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~35                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~36                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~37                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~38                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~39                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~40                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~41                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~42                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~43                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~44                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~45                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~46                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~47                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~48                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~49                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~50                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~51                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~52                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~53                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~54                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~55                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~56                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~57                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~58                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~59                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~60                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~61                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~62                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~63                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~88                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~89                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~90                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~91                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~92                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~93                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~94                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~95                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~96                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~97                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~98                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~99                                                                        ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~100                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~101                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~102                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~103                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~104                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~105                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~106                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~107                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~108                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~109                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~110                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~111                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~112                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~113                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~114                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~115                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~116                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~117                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~118                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~119                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~120                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~121                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~122                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~123                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~124                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~125                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~126                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~127                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~152                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~153                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~154                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~155                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~156                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~157                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~158                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~159                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~160                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~161                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~162                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~163                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~164                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~165                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~166                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~167                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~168                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~169                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~170                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~171                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~172                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~173                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~174                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~175                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~176                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~177                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~178                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~179                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~180                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~181                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~182                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~183                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~184                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~185                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~186                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~187                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~188                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~189                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~190                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~191                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~216                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~217                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~218                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~219                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~220                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~221                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~222                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~223                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~224                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~225                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~226                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~227                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~228                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~229                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~230                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~231                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~232                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~233                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~234                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~235                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~236                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~237                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~238                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~239                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~240                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~241                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~242                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~243                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~244                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~245                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~246                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~247                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~248                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~249                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~250                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~251                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~252                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~253                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~254                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~255                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~280                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~281                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~282                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~283                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~284                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~285                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~286                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~287                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~288                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~289                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~290                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~291                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~292                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~293                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~294                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~295                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~296                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~297                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~298                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~299                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~300                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~301                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~302                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~303                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~304                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~305                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~306                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~307                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~308                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~309                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~310                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~311                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~312                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~313                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~314                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~315                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~316                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~317                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~318                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~319                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~344                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~345                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~346                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~347                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~348                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~349                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~350                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~351                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~352                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~353                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~354                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~355                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~356                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~357                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~358                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~359                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~360                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~361                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~362                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~363                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~364                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~365                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~366                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~367                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~368                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~369                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~370                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~371                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~372                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~373                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~374                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~375                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~376                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~377                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~378                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~379                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~380                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~381                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~382                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~383                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~408                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~409                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~410                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~411                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~412                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~413                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~414                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~415                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~416                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~417                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~418                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~419                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~420                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~421                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~422                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~423                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~424                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~425                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~426                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~427                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~428                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~429                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~430                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~431                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~432                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~433                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~434                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~435                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~436                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~437                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~438                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~439                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~440                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~441                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~442                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~443                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~444                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~445                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~446                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~447                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~472                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~473                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~474                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~475                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~476                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~477                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~478                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~479                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~480                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~481                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~482                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~483                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~484                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~485                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~486                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~487                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~488                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~489                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~490                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~491                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~492                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~493                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~494                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~495                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~496                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~497                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~498                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~499                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~500                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~501                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~502                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~503                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~504                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~505                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~506                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~507                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~508                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~509                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~510                                                                       ; Lost fanout                                   ;
; Decode:Decode|vectorRegFile:vectorRegFile|registers~511                                                                       ; Lost fanout                                   ;
; Fetch:Fetch|flipflop:pcFlipFlop|out[10..18]                                                                                   ; Lost fanout                                   ;
; Total Number of Removed Registers = 595                                                                                       ;                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; flipflop:MemoryFlipFlop|out[43] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[196], flipflop:DecodeFlipFlop|out[219],              ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[220], flipflop:DecodeFlipFlop|out[221],               ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[222], flipflop:DecodeFlipFlop|out[67],                ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~32,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~33,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~34,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~35,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~96,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~97,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~98,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~99,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~160,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~161,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~162,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~163,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~224,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~225,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~226,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~227                           ;
; flipflop:MemoryFlipFlop|out[35] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[188], flipflop:DecodeFlipFlop|out[211],              ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[212], flipflop:DecodeFlipFlop|out[213],               ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[214], flipflop:DecodeFlipFlop|out[59],                ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~24,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~25,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~26,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~27,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~88,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~89,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~90,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~91,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~152,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~153,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~154,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~155,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~216,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~217,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~218,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~219                           ;
; flipflop:MemoryFlipFlop|out[51] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[204], flipflop:DecodeFlipFlop|out[227],              ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[228], flipflop:DecodeFlipFlop|out[229],               ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[230], flipflop:DecodeFlipFlop|out[75],                ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~40,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~41,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~42,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~43,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~104,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~105,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~106,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~107,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~168,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~169,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~170,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~171,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~232,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~233,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~234,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~235                           ;
; flipflop:MemoryFlipFlop|out[67] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[220], flipflop:DecodeFlipFlop|out[243],              ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[244], flipflop:DecodeFlipFlop|out[245],               ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[246], flipflop:DecodeFlipFlop|out[91],                ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~56,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~57,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~58,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~59,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~120,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~121,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~122,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~123,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~184,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~185,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~186,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~187,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~248,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~249,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~250,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~251                           ;
; flipflop:MemoryFlipFlop|out[59] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[212], flipflop:DecodeFlipFlop|out[235],              ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[236], flipflop:DecodeFlipFlop|out[237],               ;
;                                 ;                           ; flipflop:DecodeFlipFlop|out[238], flipflop:DecodeFlipFlop|out[83],                ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~48,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~49,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~50,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~51,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~112,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~113,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~114,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~115,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~176,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~177,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~178,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~179,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~240,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~241,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~242,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~243                           ;
; flipflop:MemoryFlipFlop|out[39] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[192], flipflop:DecodeFlipFlop|out[215],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~28,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~92,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~156,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~220                           ;
; flipflop:MemoryFlipFlop|out[56] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[209], flipflop:DecodeFlipFlop|out[232],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~45,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~109,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~173,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~237                           ;
; flipflop:MemoryFlipFlop|out[58] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[211], flipflop:DecodeFlipFlop|out[234],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~47,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~111,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~175,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~239                           ;
; flipflop:MemoryFlipFlop|out[63] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[216], flipflop:DecodeFlipFlop|out[239],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~52,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~116,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~180,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~244                           ;
; flipflop:MemoryFlipFlop|out[64] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[217], flipflop:DecodeFlipFlop|out[240],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~53,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~117,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~181,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~245                           ;
; flipflop:MemoryFlipFlop|out[57] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[210], flipflop:DecodeFlipFlop|out[233],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~46,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~110,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~174,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~238                           ;
; flipflop:MemoryFlipFlop|out[65] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[218], flipflop:DecodeFlipFlop|out[241],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~54,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~118,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~182,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~246                           ;
; flipflop:MemoryFlipFlop|out[66] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[219], flipflop:DecodeFlipFlop|out[242],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~55,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~119,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~183,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~247                           ;
; flipflop:MemoryFlipFlop|out[71] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[224], flipflop:DecodeFlipFlop|out[247],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~60,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~124,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~188,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~252                           ;
; flipflop:MemoryFlipFlop|out[72] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[225], flipflop:DecodeFlipFlop|out[248],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~61,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~125,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~189,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~253                           ;
; flipflop:MemoryFlipFlop|out[40] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[193], flipflop:DecodeFlipFlop|out[216],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~29,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~93,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~157,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~221                           ;
; flipflop:MemoryFlipFlop|out[41] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[194], flipflop:DecodeFlipFlop|out[217],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~30,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~94,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~158,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~222                           ;
; flipflop:MemoryFlipFlop|out[42] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[195], flipflop:DecodeFlipFlop|out[218],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~31,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~95,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~159,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~223                           ;
; flipflop:MemoryFlipFlop|out[73] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[226], flipflop:DecodeFlipFlop|out[249],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~62,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~126,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~190,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~254                           ;
; flipflop:MemoryFlipFlop|out[47] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[200], flipflop:DecodeFlipFlop|out[223],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~36,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~100,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~164,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~228                           ;
; flipflop:MemoryFlipFlop|out[48] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[201], flipflop:DecodeFlipFlop|out[224],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~37,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~101,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~165,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~229                           ;
; flipflop:MemoryFlipFlop|out[49] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[202], flipflop:DecodeFlipFlop|out[225],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~38,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~102,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~166,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~230                           ;
; flipflop:MemoryFlipFlop|out[50] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[203], flipflop:DecodeFlipFlop|out[226],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~39,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~103,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~167,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~231                           ;
; flipflop:MemoryFlipFlop|out[74] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[227], flipflop:DecodeFlipFlop|out[250],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~63,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~127,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~191,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~255                           ;
; flipflop:MemoryFlipFlop|out[55] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[208], flipflop:DecodeFlipFlop|out[231],              ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~44,                           ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~108,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~172,                          ;
;                                 ;                           ; Decode:Decode|vectorRegFile:vectorRegFile|registers~236                           ;
; flipflop:FetchFlipFlop|out[14]  ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[353], Fetch:Fetch|flipflop:pcFlipFlop|out[15],        ;
;                                 ; due to stuck port data_in ; Fetch:Fetch|flipflop:pcFlipFlop|out[16], Fetch:Fetch|flipflop:pcFlipFlop|out[17], ;
;                                 ;                           ; Fetch:Fetch|flipflop:pcFlipFlop|out[18]                                           ;
; flipflop:FetchFlipFlop|out[13]  ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[352]                                                  ;
;                                 ; due to stuck port data_in ;                                                                                   ;
; flipflop:FetchFlipFlop|out[12]  ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[351]                                                  ;
;                                 ; due to stuck port data_in ;                                                                                   ;
; flipflop:FetchFlipFlop|out[11]  ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[350]                                                  ;
;                                 ; due to stuck port data_in ;                                                                                   ;
; flipflop:FetchFlipFlop|out[10]  ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[349]                                                  ;
;                                 ; due to stuck port data_in ;                                                                                   ;
; flipflop:MemoryFlipFlop|out[36] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[189]                                                 ;
; flipflop:MemoryFlipFlop|out[37] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[190]                                                 ;
; flipflop:MemoryFlipFlop|out[38] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[191]                                                 ;
; flipflop:FetchFlipFlop|out[9]   ; Stuck at GND              ; flipflop:DecodeFlipFlop|out[348]                                                  ;
;                                 ; due to stuck port data_in ;                                                                                   ;
; flipflop:MemoryFlipFlop|out[44] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[197]                                                 ;
; flipflop:MemoryFlipFlop|out[54] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[207]                                                 ;
; flipflop:MemoryFlipFlop|out[52] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[205]                                                 ;
; flipflop:MemoryFlipFlop|out[53] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[206]                                                 ;
; flipflop:MemoryFlipFlop|out[46] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[199]                                                 ;
; flipflop:MemoryFlipFlop|out[45] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[198]                                                 ;
; flipflop:MemoryFlipFlop|out[68] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[221]                                                 ;
; flipflop:MemoryFlipFlop|out[70] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[223]                                                 ;
; flipflop:MemoryFlipFlop|out[60] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[213]                                                 ;
; flipflop:MemoryFlipFlop|out[61] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[214]                                                 ;
; flipflop:MemoryFlipFlop|out[62] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[215]                                                 ;
; flipflop:MemoryFlipFlop|out[69] ; Lost Fanouts              ; flipflop:ExecuteFlipFlop|out[222]                                                 ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 594   ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; memory:Memory|RAM_rtl_0_bypass[20]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[22]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[24]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[23]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[26]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[25]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[28]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[27]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[30]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[29]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[32]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[31]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[34]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[36]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[38]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[40]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[42]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[41]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[44]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[43]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[46]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[48]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[47]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[50]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[52]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[51]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[54]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[56]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[58]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[60]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[62]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[61]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[64]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[66]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[65]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[68]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[67]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[70]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[72]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[74]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[73]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[76]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[75]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[78]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[80]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[82]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[81]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[84]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[83]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[86]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[85]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[88]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[90]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[89]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[92]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[94]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[93]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[96]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[98]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[97]      ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[100]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[102]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[101]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[104]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[103]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[106]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[108]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[107]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[110]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[109]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[112]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[114]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[113]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[116]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[118]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[120]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[122]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[121]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[124]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[123]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[126]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[125]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[128]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[130]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[129]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[132]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[134]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[136]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[138]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[137]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[140]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[139]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[142]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[141]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[144]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[146]     ; 1       ;
; memory:Memory|RAM_rtl_0_bypass[145]     ; 1       ;
; Total number of inverted registers = 97 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                    ;
+-------------------------------------+-------------------------+
; Register Name                       ; RAM Name                ;
+-------------------------------------+-------------------------+
; memory:Memory|RAM_rtl_0_bypass[0]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[1]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[2]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[3]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[4]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[5]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[6]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[7]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[8]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[9]   ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[10]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[11]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[12]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[13]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[14]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[15]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[16]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[17]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[18]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[19]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[20]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[21]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[22]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[23]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[24]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[25]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[26]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[27]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[28]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[29]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[30]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[31]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[32]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[33]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[34]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[35]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[36]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[37]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[38]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[39]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[40]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[41]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[42]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[43]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[44]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[45]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[46]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[47]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[48]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[49]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[50]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[51]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[52]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[53]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[54]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[55]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[56]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[57]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[58]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[59]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[60]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[61]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[62]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[63]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[64]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[65]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[66]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[67]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[68]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[69]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[70]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[71]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[72]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[73]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[74]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[75]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[76]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[77]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[78]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[79]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[80]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[81]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[82]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[83]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[84]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[85]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[86]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[87]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[88]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[89]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[90]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[91]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[92]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[93]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[94]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[95]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[96]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[97]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[98]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[99]  ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[100] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[101] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[102] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[103] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[104] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[105] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[106] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[107] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[108] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[109] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[110] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[111] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[112] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[113] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[114] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[115] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[116] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[117] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[118] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[119] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[120] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[121] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[122] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[123] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[124] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[125] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[126] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[127] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[128] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[129] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[130] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[131] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[132] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[133] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[134] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[135] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[136] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[137] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[138] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[139] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[140] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[141] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[142] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[143] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[144] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[145] ; memory:Memory|RAM_rtl_0 ;
; memory:Memory|RAM_rtl_0_bypass[146] ; memory:Memory|RAM_rtl_0 ;
+-------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                      ;
+--------------------------------+-----------------------------------------------------------+------+
; Register Name                  ; Megafunction                                              ; Type ;
+--------------------------------+-----------------------------------------------------------+------+
; flipflop:FetchFlipFlop|out[22] ; Decode:Decode|scalarRegFile:scalarRegFile|registers_rtl_1 ; RAM  ;
+--------------------------------+-----------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |CPU|Fetch:Fetch|flipflop:pcFlipFlop|out[10]    ;
; 18:1               ; 45 bits   ; 540 LEs       ; 90 LEs               ; 450 LEs                ; Yes        ; |CPU|flipflop:ExecuteFlipFlop|out[198]          ;
; 16:1               ; 19 bits   ; 190 LEs       ; 57 LEs               ; 133 LEs                ; No         ; |CPU|Execute:Execute|ALU:ALU|Mux18              ;
; 17:1               ; 19 bits   ; 209 LEs       ; 38 LEs               ; 171 LEs                ; No         ; |CPU|Execute:Execute|mux2:executeOutputMux|y[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for memory:Memory|altsyncram:RAM_rtl_0|altsyncram_bnh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0|altsyncram_q3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1|altsyncram_q3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU ;
+--------------------+-------+----------------------------------------+
; Parameter Name     ; Value ; Type                                   ;
+--------------------+-------+----------------------------------------+
; DATA_WIDTH         ; 19    ; Signed Integer                         ;
; DATA_INTEGER_WIDTH ; 8     ; Signed Integer                         ;
; INSTRUCTION_WIDTH  ; 32    ; Signed Integer                         ;
; VECTOR_SIZE        ; 8     ; Signed Integer                         ;
; PC_WIDTH           ; 19    ; Signed Integer                         ;
; SCALAR_REGNUM      ; 16    ; Signed Integer                         ;
; VECTOR_REGNUM      ; 8     ; Signed Integer                         ;
; REG_ADDRESS_WIDTH  ; 4     ; Signed Integer                         ;
; OPCODE_WIDTH       ; 5     ; Signed Integer                         ;
; OUTPUT_WIDTH       ; 8     ; Signed Integer                         ;
+--------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:controlUnit ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; OPCODE_WIDTH   ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: condunit:condunit ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; OPCODEWIDTH    ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch ;
+-------------------+-------+------------------------------+
; Parameter Name    ; Value ; Type                         ;
+-------------------+-------+------------------------------+
; PC_WIDTH          ; 19    ; Signed Integer               ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer               ;
+-------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|adder:pcAdder ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|mux2:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|flipflop:pcFlipFlop ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|instructionMemory:instructionMemory ;
+-------------------+-------+------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                             ;
+-------------------+-------+------------------------------------------------------------------+
; PC_WIDTH          ; 19    ; Signed Integer                                                   ;
; MEMORY_SIZE       ; 1024  ; Signed Integer                                                   ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                                                   ;
+-------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:FetchFlipFlop ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:Decode ;
+-------------------+-------+--------------------------------+
; Parameter Name    ; Value ; Type                           ;
+-------------------+-------+--------------------------------+
; DATA_WIDTH        ; 19    ; Signed Integer                 ;
; WIDTH             ; 8     ; Signed Integer                 ;
; VECTOR_SIZE       ; 8     ; Signed Integer                 ;
; SCALAR_REGNUM     ; 16    ; Signed Integer                 ;
; VECTOR_REGNUM     ; 8     ; Signed Integer                 ;
; ADDRESS_WIDTH     ; 4     ; Signed Integer                 ;
; OPCODE_WIDTH      ; 5     ; Signed Integer                 ;
; INSTRUCTION_WIDTH ; 32    ; Signed Integer                 ;
+-------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 19    ; Signed Integer                                                ;
; REGNUM         ; 16    ; Signed Integer                                                ;
; ADDRESSWIDTH   ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:Decode|vectorRegFile:vectorRegFile ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
; VECTOR_SIZE    ; 8     ; Signed Integer                                                ;
; REGNUM         ; 8     ; Signed Integer                                                ;
; ADDRESSWIDTH   ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:DecodeFlipFlop ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 404   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 19    ; Signed Integer                      ;
; WIDTH          ; 8     ; Signed Integer                      ;
; VECTOR_SIZE    ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|mux2:inmediateMux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|mux2:vectorData2ScalarMux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                ;
; LANES          ; 8     ; Signed Integer                                ;
; SELECTOR_SIZE  ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; LANES          ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor2|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor3|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor4|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor5|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor6|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor7|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor8|Complement:FullComplement ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                      ;
; LANES          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|Adder_Substractor:Sumador ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|Complement:FullComplement ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|multiplicador:Multiplicador ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 19    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:ALU|divisor:Divisor ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 19    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|mux2:executeOutputMux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:ExecuteFlipFlop ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 316   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:Memory ;
+--------------------+-------+-------------------------------+
; Parameter Name     ; Value ; Type                          ;
+--------------------+-------+-------------------------------+
; MEM_SIZE           ; 500   ; Signed Integer                ;
; DATA_INTEGER_WIDTH ; 64    ; Signed Integer                ;
; DATA_WIDTH         ; 152   ; Signed Integer                ;
; ADDRESS_WIDTH      ; 19    ; Signed Integer                ;
+--------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:MemoryFlipFlop ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 315   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:writeBack ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 152   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:Memory|altsyncram:RAM_rtl_0                ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 64                                           ; Untyped        ;
; WIDTHAD_A                          ; 9                                            ; Untyped        ;
; NUMWORDS_A                         ; 500                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 64                                           ; Untyped        ;
; WIDTHAD_B                          ; 9                                            ; Untyped        ;
; NUMWORDS_B                         ; 500                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bnh1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 19                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 19                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q3d1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 19                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 19                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q3d1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                        ;
; LPM_WIDTHD             ; 19             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_d6p ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+----------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                               ;
+------------------------------------------------+---------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 19            ; Untyped                                            ;
; LPM_WIDTHB                                     ; 19            ; Untyped                                            ;
; LPM_WIDTHP                                     ; 38            ; Untyped                                            ;
; LPM_WIDTHR                                     ; 38            ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                            ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                            ;
; LATENCY                                        ; 0             ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                            ;
; USE_EAB                                        ; OFF           ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_9at      ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                            ;
+------------------------------------------------+---------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                        ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHB                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHP                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHR                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                     ;
; LATENCY                                        ; 0             ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_17t      ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                     ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                        ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHB                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHP                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHR                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                     ;
; LATENCY                                        ; 0             ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_17t      ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                     ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                        ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHB                                     ; 8             ; Untyped                                                                                     ;
; LPM_WIDTHP                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHR                                     ; 16            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                     ;
; LATENCY                                        ; 0             ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_17t      ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                     ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                    ;
; Entity Instance                           ; memory:Memory|altsyncram:RAM_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 64                                                                   ;
;     -- NUMWORDS_A                         ; 500                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 64                                                                   ;
;     -- NUMWORDS_B                         ; 500                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 19                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 19                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 19                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 19                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                           ;
; Entity Instance                       ; Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0                                          ;
;     -- LPM_WIDTHA                     ; 19                                                                                                          ;
;     -- LPM_WIDTHB                     ; 19                                                                                                          ;
;     -- LPM_WIDTHP                     ; 38                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 16                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 16                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 16                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:writeBack"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; y[151..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:MemoryFlipFlop"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "flipflop:ExecuteFlipFlop" ;
+--------------+-------+----------+--------------------+
; Port         ; Type  ; Severity ; Details            ;
+--------------+-------+----------+--------------------+
; enable       ; Input ; Info     ; Stuck at VCC       ;
; in[315..228] ; Input ; Info     ; Stuck at GND       ;
; in[159..72]  ; Input ; Info     ; Stuck at GND       ;
+--------------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:Execute|mux2:executeOutputMux"                                                                                                                                                    ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d1         ; Input ; Warning  ; Input port expression (152 bits) is wider than the input port (64 bits) it drives.  The 88 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d1[63..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:DecodeFlipFlop"                                                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enable        ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; in            ; Input  ; Warning  ; Input port expression (396 bits) is smaller than the input port (404 bits) it drives.  Extra input bit(s) "in[403..396]" will be connected to GND. ;
; in[338..251]  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; in[186..99]   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out           ; Output ; Warning  ; Output or bidir port (404 bits) is wider than the port expression (396 bits) it drives; bit(s) "out[403..396]" have no fanouts                     ;
; out[338..251] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; out[186..99]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; out[30..23]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "flipflop:FetchFlipFlop" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Fetch:Fetch|adder:pcAdder" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; b[18..1] ; Input ; Info     ; Stuck at GND            ;
; b[0]     ; Input ; Info     ; Stuck at VCC            ;
+----------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Fetch:Fetch"                                                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; PC     ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "PC[18..1]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 594                         ;
;     ENA               ; 192                         ;
;     SCLR              ; 151                         ;
;     SCLR SLD          ; 15                          ;
;     plain             ; 236                         ;
; cycloneiii_lcell_comb ; 1303                        ;
;     arith             ; 214                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 204                         ;
;     normal            ; 1089                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 200                         ;
;         4 data inputs ; 726                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_ram_block  ; 102                         ;
;                       ;                             ;
; Max LUT depth         ; 72.80                       ;
; Average LUT depth     ; 26.47                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 01 22:19:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv
    Info (12023): Found entity 1: Adder_Substractor File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcpu.sv
    Info (12023): Found entity 1: testCPU File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv
    Info (12023): Found entity 1: vectorAdderSubstractor File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv
    Info (12023): Found entity 1: vectorRegFile File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv
    Info (12023): Found entity 1: scalarRegFile File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file execute/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv
    Info (12023): Found entity 1: multiplicador File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv
    Info (12023): Found entity 1: modulo File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv
    Info (12023): Found entity 1: FullAdder File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv
    Info (12023): Found entity 1: divisor File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/complement.sv
    Info (12023): Found entity 1: Complement File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file execute/execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fetch/instructionmemory.sv
    Info (12023): Found entity 1: instructionMemory File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fetch/flipflop.sv
    Info (12023): Found entity 1: flipflop File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fetch/fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file fetch/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv
    Info (12023): Found entity 1: ALUV File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decode/decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file control/condunit.sv
    Info (12023): Found entity 1: condunit File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv
    Info (12023): Found entity 1: vectorFPMultiplier File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv
    Info (12023): Found entity 1: testControlUnit File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testalu.sv
    Info (12023): Found entity 1: testALU File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcondunit.sv
    Info (12023): Found entity 1: testCondUnit File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testaluv.sv
    Info (12023): Found entity 1: testAluV File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testfecth.sv
    Info (12023): Found entity 1: testFecth File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testdecode.sv
    Info (12023): Found entity 1: testDecode File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testDecode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testexecute.sv
    Info (12023): Found entity 1: testExecute File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testmemory.sv
    Info (12023): Found entity 1: testMemory File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testMemory.sv Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:controlUnit" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 90
Warning (10272): Verilog HDL Case Statement warning at controlUnit.sv(180): case item expression covers a value already covered by a previous case item File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv Line: 180
Info (12128): Elaborating entity "condunit" for hierarchy "condunit:condunit" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 101
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:Fetch" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 113
Info (12128): Elaborating entity "adder" for hierarchy "Fetch:Fetch|adder:pcAdder" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 23
Info (12128): Elaborating entity "mux2" for hierarchy "Fetch:Fetch|mux2:pcmux" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 24
Info (12128): Elaborating entity "flipflop" for hierarchy "Fetch:Fetch|flipflop:pcFlipFlop" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 25
Info (12128): Elaborating entity "instructionMemory" for hierarchy "Fetch:Fetch|instructionMemory:instructionMemory" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 26
Warning (10850): Verilog HDL warning at instructionMemory.sv(22): number of words (31) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 22
Warning (10030): Net "memory.data_a" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 18
Warning (10030): Net "memory.waddr_a" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 18
Warning (10030): Net "memory.we_a" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 18
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:FetchFlipFlop" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 120
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:Decode" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 146
Info (12128): Elaborating entity "scalarRegFile" for hierarchy "Decode:Decode|scalarRegFile:scalarRegFile" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv Line: 59
Info (12128): Elaborating entity "vectorRegFile" for hierarchy "Decode:Decode|vectorRegFile:vectorRegFile" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv Line: 70
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:DecodeFlipFlop" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 166
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:Execute" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 189
Info (12128): Elaborating entity "mux2" for hierarchy "Execute:Execute|mux2:vectorData2ScalarMux" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv Line: 49
Info (12128): Elaborating entity "ALUV" for hierarchy "Execute:Execute|ALUV:ALUV" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv Line: 57
Info (12128): Elaborating entity "vectorAdderSubstractor" for hierarchy "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv Line: 25
Info (12128): Elaborating entity "Adder_Substractor" for hierarchy "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv Line: 10
Warning (10739): Verilog HDL warning at Adder_Substractor.sv(34): actual bit length 32 differs from formal bit length 1 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 34
Info (12128): Elaborating entity "Complement" for hierarchy "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|Complement:FullComplement" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 24
Info (12128): Elaborating entity "FullAdder" for hierarchy "Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1|FullAdder:generate_Adder_Substractor[0].bitAdder" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 32
Info (12128): Elaborating entity "vectorFPMultiplier" for hierarchy "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv Line: 39
Warning (10034): Output port "N" at vectorFPMultiplier.sv(6) has no driver File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv Line: 6
Info (12128): Elaborating entity "multiplicador" for hierarchy "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv Line: 9
Info (12128): Elaborating entity "ALU" for hierarchy "Execute:Execute|ALU:ALU" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv Line: 67
Info (12128): Elaborating entity "Adder_Substractor" for hierarchy "Execute:Execute|ALU:ALU|Adder_Substractor:Sumador" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv Line: 26
Warning (10739): Verilog HDL warning at Adder_Substractor.sv(34): actual bit length 32 differs from formal bit length 1 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 34
Info (12128): Elaborating entity "Complement" for hierarchy "Execute:Execute|ALU:ALU|Adder_Substractor:Sumador|Complement:FullComplement" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 24
Info (12128): Elaborating entity "multiplicador" for hierarchy "Execute:Execute|ALU:ALU|multiplicador:Multiplicador" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv Line: 27
Info (12128): Elaborating entity "divisor" for hierarchy "Execute:Execute|ALU:ALU|divisor:Divisor" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv Line: 28
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:ExecuteFlipFlop" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 201
Info (12128): Elaborating entity "memory" for hierarchy "memory:Memory" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 216
Warning (10850): Verilog HDL warning at memory.sv(29): number of words (21280) in memory file does not match the number of elements in the address range [0:499] File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 29
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:MemoryFlipFlop" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 224
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:writeBack" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 231
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (500) in the Memory Initialization File "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "memory:Memory|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Decode:Decode|scalarRegFile:scalarRegFile|registers_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Decode:Decode|scalarRegFile:scalarRegFile|registers_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Decode:Decode|vectorRegFile:vectorRegFile|registers" is uninferred due to inappropriate RAM size File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv Line: 24
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_instructionMemory_bfb5f277.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:Memory|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 500
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 500
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:Decode|scalarRegFile:scalarRegFile|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Decode:Decode|scalarRegFile:scalarRegFile|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Execute:Execute|ALU:ALU|divisor:Divisor|Div0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv Line: 10
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:Execute|ALU:ALU|multiplicador:Multiplicador|Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador2|Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador3|Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
Info (12130): Elaborated megafunction instantiation "memory:Memory|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "memory:Memory|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "500"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "500"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnh1.tdf
    Info (12023): Found entity 1: altsyncram_bnh1 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_bnh1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "Decode:Decode|scalarRegFile:scalarRegFile|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "19"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q3d1.tdf
    Info (12023): Found entity 1: altsyncram_q3d1 File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_q3d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv Line: 10
Info (12133): Instantiated megafunction "Execute:Execute|ALU:ALU|divisor:Divisor|lpm_divide:Div0" with the following parameter: File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6p.tdf
    Info (12023): Found entity 1: lpm_divide_d6p File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_divide_d6p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf
    Info (12023): Found entity 1: abs_divider_edg File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/abs_divider_edg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kef.tdf
    Info (12023): Found entity 1: alt_u_div_kef File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/alt_u_div_kef.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_2tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_h4a.tdf
    Info (12023): Found entity 1: lpm_abs_h4a File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_abs_h4a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
Info (12133): Instantiated megafunction "Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0" with the following parameter: File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9at.tdf
    Info (12023): Found entity 1: mult_9at File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
Info (12133): Instantiated megafunction "Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier|multiplicador:Multiplicador1|lpm_mult:Mult0" with the following parameter: File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 9
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_17t.tdf
    Info (12023): Found entity 1: mult_17t File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_17t.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0|mult_9at:auto_generated|mac_mult7" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf Line: 66
        Warning (14320): Synthesized away node "Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0|mult_9at:auto_generated|mac_out8" File: C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf Line: 90
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 42 buffer(s)
    Info (13016): Ignored 36 CARRY_SUM buffer(s)
    Info (13019): Ignored 6 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 489 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 1625 logic cells
    Info (21064): Implemented 102 RAM segments
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Tue Nov 01 22:19:27 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg.


