# riscyverilog
A RISC-Y processor written in verilog for CSU Northridge. Updated for Vivado implementation.
