Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 19:17:21 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.245        0.000                      0                 1069        0.046        0.000                      0                 1069        3.750        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.245        0.000                      0                 1065        0.046        0.000                      0                 1065        3.750        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.678        0.000                      0                    4        1.108        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 3.177ns (34.695%)  route 5.980ns (65.305%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.599    10.918    L_reg/M_alum_b[0]
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.328    11.246 r  L_reg/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    11.246    alum/ram_reg_i_34_2[3]
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.622 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.622    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.774    12.719    sm/ram_reg_2[6]
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.306    13.025 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.465    13.490    sm/ram_reg_i_17_2
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.614 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.680    14.294    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 3.177ns (34.712%)  route 5.975ns (65.288%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.599    10.918    L_reg/M_alum_b[0]
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.328    11.246 r  L_reg/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    11.246    alum/ram_reg_i_34_2[3]
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.622 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.622    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.774    12.719    sm/ram_reg_2[6]
    SLICE_X44Y64         LUT6 (Prop_lut6_I4_O)        0.306    13.025 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.460    13.485    display/ram_reg_2
    SLICE_X47Y64         LUT5 (Prop_lut5_I2_O)        0.124    13.609 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.681    14.289    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 3.192ns (35.086%)  route 5.906ns (64.914%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.082 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.399    12.481    sm/ram_reg_1[8]
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.306    12.787 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.598    13.385    sm/ram_reg_i_17_0
    SLICE_X48Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.509 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.725    14.235    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 3.208ns (35.347%)  route 5.868ns (64.653%))
  Logic Levels:           12  (CARRY4=3 LUT2=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.883    alum/out_sig0_carry__1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.105 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.434    12.539    alum/p_1_in
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.299    12.838 f  alum/ram_reg_i_18/O
                         net (fo=3, routed)           0.522    13.360    sm/ram_reg_8
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.484 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.729    14.213    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.114ns (34.371%)  route 5.946ns (65.629%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.008 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.667    12.676    sm/ram_reg_1[7]
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.302    12.978 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.427    13.405    sm/ram_reg_i_17_1
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.529 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.668    14.197    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 2.176ns (23.299%)  route 7.163ns (76.701%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          1.141     6.734    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.150     6.884 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=24, routed)          0.917     7.801    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.328     8.129 r  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.000     8.129    sm/ram_reg_i_117_n_0
    SLICE_X48Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     8.346 r  sm/ram_reg_i_78/O
                         net (fo=37, routed)          1.106     9.452    L_reg/M_sm_ra1[1]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.299     9.751 r  L_reg/out_sig0_carry__1_i_12/O
                         net (fo=7, routed)           0.979    10.731    L_reg/out_sig0_carry__1_i_12_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I1_O)        0.152    10.883 f  L_reg/D_states_q[7]_i_35/O
                         net (fo=1, routed)           0.883    11.766    L_reg/D_states_q[7]_i_35_n_0
    SLICE_X46Y60         LUT3 (Prop_lut3_I1_O)        0.326    12.092 f  L_reg/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.577    12.669    sm/D_states_q_reg[1]_rep__1_5
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.793 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.638    13.431    sm/D_states_q[7]_i_5_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.124    13.555 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.921    14.476    sm/D_states_q[7]_i_1_n_0
    SLICE_X44Y60         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X44Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X44Y60         FDSE (Setup_fdse_C_CE)      -0.205    14.858    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.114ns (34.556%)  route 5.897ns (65.444%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.008 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.667    12.676    sm/ram_reg_1[7]
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.302    12.978 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.320    13.298    display/ram_reg_1
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.124    13.422 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.726    14.148    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 3.192ns (35.650%)  route 5.762ns (64.350%))
  Logic Levels:           11  (CARRY4=2 LUT2=4 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.082 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.399    12.481    sm/ram_reg_1[8]
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.306    12.787 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.601    13.388    display/ram_reg
    SLICE_X48Y64         LUT5 (Prop_lut5_I2_O)        0.124    13.512 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.579    14.091    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 3.208ns (35.883%)  route 5.732ns (64.117%))
  Logic Levels:           12  (CARRY4=3 LUT2=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 f  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 f  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 f  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.863    10.171    L_reg/out_sig0_inferred__0/i__carry__1
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.148    10.319 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.722    11.040    L_reg/M_alum_b[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.328    11.368 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.368    alum/ram_reg_i_34_0[3]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.769 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.769    alum/out_sig0_carry__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.883 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.883    alum/out_sig0_carry__1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.105 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.434    12.539    alum/p_1_in
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.299    12.838 f  alum/ram_reg_i_18/O
                         net (fo=3, routed)           0.527    13.365    sm/ram_reg_8
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.489 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.588    14.077    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 3.237ns (36.280%)  route 5.685ns (63.720%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.757     6.350    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.149     6.499 f  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.769     7.268    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.332     7.600 r  sm/out_sig0_carry_i_54/O
                         net (fo=1, routed)           0.573     8.173    sm/out_sig0_carry_i_54_n_0
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124     8.297 r  sm/out_sig0_carry_i_44/O
                         net (fo=1, routed)           0.000     8.297    sm/out_sig0_carry_i_44_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 r  sm/out_sig0_carry_i_24/O
                         net (fo=8, routed)           0.499     9.009    sm/M_sm_bsel[0]
    SLICE_X44Y63         LUT2 (Prop_lut2_I0_O)        0.299     9.308 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=18, routed)          0.718    10.025    sm/D_states_q_reg[0]_rep__1_5
    SLICE_X44Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.149 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.530    10.679    sm/out_sig0_carry_i_16_n_0
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.803 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.803    alum/S[1]
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.353 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.353    alum/out_sig0_carry_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.666 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.585    12.251    alum/data0[7]
    SLICE_X47Y65         LUT3 (Prop_lut3_I2_O)        0.306    12.557 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.154    12.712    sm/D_registers_q_reg[7][7]_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.836 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.516    13.351    display/ram_reg_10
    SLICE_X49Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.475 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.584    14.059    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.875    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.832     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.981    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.992    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.017    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.017 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.017    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.966    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.020    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X39Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.927    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.966    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.031 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.031    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X39Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y67   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y67   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.932ns (23.866%)  route 2.973ns (76.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]/Q
                         net (fo=342, routed)         1.607     7.202    sm/Q[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     7.352 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.838     8.190    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.326     8.516 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     9.043    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.439    14.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    14.721    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.932ns (23.866%)  route 2.973ns (76.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]/Q
                         net (fo=342, routed)         1.607     7.202    sm/Q[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     7.352 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.838     8.190    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.326     8.516 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     9.043    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.439    14.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    14.721    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.932ns (23.866%)  route 2.973ns (76.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]/Q
                         net (fo=342, routed)         1.607     7.202    sm/Q[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     7.352 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.838     8.190    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.326     8.516 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     9.043    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.439    14.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    14.721    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.932ns (23.866%)  route 2.973ns (76.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[2]/Q
                         net (fo=342, routed)         1.607     7.202    sm/Q[0]
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.150     7.352 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.838     8.190    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.326     8.516 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     9.043    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.439    14.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    14.721    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.295ns (28.045%)  route 0.757ns (71.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.336     1.981    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.042     2.023 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.249     2.271    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.112     2.383 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.556    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X47Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.295ns (28.045%)  route 0.757ns (71.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.336     1.981    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.042     2.023 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.249     2.271    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.112     2.383 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.556    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X47Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.295ns (28.045%)  route 0.757ns (71.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.336     1.981    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.042     2.023 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.249     2.271    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.112     2.383 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.556    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X47Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.295ns (28.045%)  route 0.757ns (71.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=93, routed)          0.336     1.981    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.042     2.023 r  sm/D_stage_q[3]_i_3/O
                         net (fo=10, routed)          0.249     2.271    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.112     2.383 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.556    fifo_reset_cond/AS[0]
    SLICE_X47Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X47Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.108    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.090ns  (logic 10.381ns (30.453%)  route 23.708ns (69.547%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.234    32.186    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.152    32.338 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.142    35.479    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    39.224 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.224    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.948ns  (logic 10.153ns (29.906%)  route 23.795ns (70.094%))
  Logic Levels:           30  (CARRY4=8 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.062    32.014    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124    32.138 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.401    35.538    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.082 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.082    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.932ns  (logic 10.154ns (29.925%)  route 23.778ns (70.075%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.234    32.186    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.124    32.310 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.211    35.521    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.066 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.066    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.924ns  (logic 10.377ns (30.590%)  route 23.547ns (69.410%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.242    32.193    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.152    32.345 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.973    35.318    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    39.058 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.058    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.806ns  (logic 10.153ns (30.033%)  route 23.653ns (69.967%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.069    32.021    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I0_O)        0.124    32.145 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.252    35.396    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    38.940 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.940    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.768ns  (logic 10.375ns (30.724%)  route 23.393ns (69.276%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.069    32.021    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.153    32.174 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.991    35.165    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.902 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.902    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.683ns  (logic 10.491ns (31.145%)  route 23.192ns (68.855%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=17, routed)          2.476     8.063    L_reg/Q[9]
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.152     8.215 f  L_reg/L_4cce47d0_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.266     8.481    L_reg/L_4cce47d0_remainder0__0_carry_i_22_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.332     8.813 r  L_reg/L_4cce47d0_remainder0__0_carry_i_16__1/O
                         net (fo=2, routed)           1.017     9.829    L_reg/L_4cce47d0_remainder0__0_carry_i_16__1_n_0
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.953 f  L_reg/L_4cce47d0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.646    10.599    L_reg/L_4cce47d0_remainder0__0_carry_i_14__0_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.150    10.749 r  L_reg/L_4cce47d0_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.816    11.565    L_reg/L_4cce47d0_remainder0__0_carry_i_8__1_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.326    11.891 r  L_reg/L_4cce47d0_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.891    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[3]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.267 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.590 f  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.055    13.645    L_reg/L_4cce47d0_remainder0_3[5]
    SLICE_X54Y66         LUT3 (Prop_lut3_I2_O)        0.306    13.951 f  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.189    15.141    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.582    15.847    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.150    15.997 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.685    16.681    L_reg/i__carry_i_16__4_n_0
    SLICE_X57Y66         LUT2 (Prop_lut2_I1_O)        0.360    17.041 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           1.041    18.082    L_reg/i__carry_i_19__4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.354    18.436 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.466    18.902    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.326    19.228 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.937    20.165    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.289 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    20.289    timerseg_driver/decimal_renderer/i__carry_i_10__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.537 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.861    21.398    L_reg/timerseg_OBUF[10]_inst_i_11_1[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.306    21.704 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=28, routed)          2.038    23.742    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124    23.866 r  L_reg/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.592    24.458    L_reg/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.582 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.817    25.399    L_reg/i__carry_i_17__4_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.523 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.020    26.543    L_reg/i__carry_i_12__2_n_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.667 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.667    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.200 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.200    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.317 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.317    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.556 f  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.848    28.404    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.301    28.705 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.879    29.585    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.709 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.675    30.384    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X62Y66         LUT3 (Prop_lut3_I2_O)        0.150    30.534 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.455    30.989    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.315 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.334    32.650    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.124    32.774 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.497    35.270    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.814 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.814    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.517ns  (logic 10.141ns (30.257%)  route 23.376ns (69.743%))
  Logic Levels:           30  (CARRY4=8 LUT4=10 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=16, routed)          1.926     7.516    L_reg/D_registers_q_reg[3][11]_0[3]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.792     8.432    L_reg/L_4cce47d0_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.556 f  L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.832     9.389    L_reg/L_4cce47d0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.513 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.488    10.000    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.118    10.118 r  L_reg/L_4cce47d0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.799    10.917    L_reg/L_4cce47d0_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.326    11.243 r  L_reg/L_4cce47d0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.243    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.776 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.776    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.893 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.893    bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.853    12.965    L_reg/L_4cce47d0_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.295    13.260 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.667    13.926    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.050 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.980    15.031    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.155 f  L_reg/i__carry__0_i_16__0/O
                         net (fo=3, routed)           0.770    15.925    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.118    16.043 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.967    17.011    L_reg/i__carry_i_19__2_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    17.337 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.855    18.192    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.152    18.344 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.618    18.962    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    19.574 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.574    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.813 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    21.062    L_reg/L_4cce47d0_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.301    21.363 f  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.456    22.820    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.944 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.851    23.794    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I2_O)        0.124    23.918 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.844    24.763    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.124    24.887 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.262    26.149    L_reg/i__carry_i_12__0_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.273 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.273    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.823 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.823    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.937 r  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.159 f  bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.019    bseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.299    28.318 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.154    28.472    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.124    28.596 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.289    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I1_O)        0.124    30.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.819    30.827    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.951 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.242    32.193    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.124    32.317 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.802    35.119    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    38.651 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.651    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.341ns  (logic 10.266ns (30.790%)  route 23.076ns (69.210%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=17, routed)          2.476     8.063    L_reg/Q[9]
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.152     8.215 f  L_reg/L_4cce47d0_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.266     8.481    L_reg/L_4cce47d0_remainder0__0_carry_i_22_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.332     8.813 r  L_reg/L_4cce47d0_remainder0__0_carry_i_16__1/O
                         net (fo=2, routed)           1.017     9.829    L_reg/L_4cce47d0_remainder0__0_carry_i_16__1_n_0
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.953 f  L_reg/L_4cce47d0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.646    10.599    L_reg/L_4cce47d0_remainder0__0_carry_i_14__0_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.150    10.749 r  L_reg/L_4cce47d0_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.816    11.565    L_reg/L_4cce47d0_remainder0__0_carry_i_8__1_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.326    11.891 r  L_reg/L_4cce47d0_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.891    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[3]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.267 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.590 f  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.055    13.645    L_reg/L_4cce47d0_remainder0_3[5]
    SLICE_X54Y66         LUT3 (Prop_lut3_I2_O)        0.306    13.951 f  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.189    15.141    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.582    15.847    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.150    15.997 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.685    16.681    L_reg/i__carry_i_16__4_n_0
    SLICE_X57Y66         LUT2 (Prop_lut2_I1_O)        0.360    17.041 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           1.041    18.082    L_reg/i__carry_i_19__4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.354    18.436 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.466    18.902    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.326    19.228 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.937    20.165    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.289 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    20.289    timerseg_driver/decimal_renderer/i__carry_i_10__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.537 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.861    21.398    L_reg/timerseg_OBUF[10]_inst_i_11_1[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.306    21.704 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=28, routed)          2.038    23.742    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124    23.866 r  L_reg/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.592    24.458    L_reg/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.582 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.817    25.399    L_reg/i__carry_i_17__4_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.523 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.020    26.543    L_reg/i__carry_i_12__2_n_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.667 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.667    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.200 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.200    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.317 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.317    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.556 f  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.848    28.404    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.301    28.705 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.879    29.585    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.709 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.585    30.294    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    30.418 f  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.949    31.367    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124    31.491 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.979    32.470    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    32.594 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.331    34.926    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.472 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.472    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.145ns  (logic 10.293ns (31.054%)  route 22.852ns (68.946%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT3=1 LUT4=4 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=17, routed)          2.476     8.063    L_reg/Q[9]
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.152     8.215 f  L_reg/L_4cce47d0_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.266     8.481    L_reg/L_4cce47d0_remainder0__0_carry_i_22_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.332     8.813 r  L_reg/L_4cce47d0_remainder0__0_carry_i_16__1/O
                         net (fo=2, routed)           1.017     9.829    L_reg/L_4cce47d0_remainder0__0_carry_i_16__1_n_0
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124     9.953 f  L_reg/L_4cce47d0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.646    10.599    L_reg/L_4cce47d0_remainder0__0_carry_i_14__0_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.150    10.749 r  L_reg/L_4cce47d0_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.816    11.565    L_reg/L_4cce47d0_remainder0__0_carry_i_8__1_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.326    11.891 r  L_reg/L_4cce47d0_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.891    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[3]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.267 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.267    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.590 f  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.055    13.645    L_reg/L_4cce47d0_remainder0_3[5]
    SLICE_X54Y66         LUT3 (Prop_lut3_I2_O)        0.306    13.951 f  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          1.189    15.141    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.582    15.847    L_reg/i__carry__1_i_8_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.150    15.997 r  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.685    16.681    L_reg/i__carry_i_16__4_n_0
    SLICE_X57Y66         LUT2 (Prop_lut2_I1_O)        0.360    17.041 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           1.041    18.082    L_reg/i__carry_i_19__4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.354    18.436 r  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.466    18.902    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.326    19.228 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.937    20.165    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.289 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    20.289    timerseg_driver/decimal_renderer/i__carry_i_10__1_0[3]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.537 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.861    21.398    L_reg/timerseg_OBUF[10]_inst_i_11_1[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.306    21.704 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=28, routed)          2.038    23.742    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124    23.866 r  L_reg/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.592    24.458    L_reg/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.582 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.817    25.399    L_reg/i__carry_i_17__4_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I3_O)        0.124    25.523 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.020    26.543    L_reg/i__carry_i_12__2_n_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.667 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.667    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.200 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.200    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.317 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.317    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.556 r  timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.848    28.404    timerseg_driver/decimal_renderer/L_4cce47d0_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.301    28.705 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.879    29.585    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.709 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.585    30.294    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    30.418 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.949    31.367    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124    31.491 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.147    32.638    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.124    32.762 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.939    34.702    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.276 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.276    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.373ns (77.484%)  route 0.399ns (22.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.076    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.308 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.308    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.687%)  route 0.439ns (24.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.383ns (70.752%)  route 0.572ns (29.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.572     2.220    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.462 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.462    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.386ns (70.770%)  route 0.572ns (29.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.572     2.220    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.465 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.465    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_569375876[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.476ns (76.113%)  route 0.463ns (23.887%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    forLoop_idx_0_569375876[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.798    forLoop_idx_0_569375876[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.099     1.897 r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.350     2.247    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.477 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.477    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.369ns (67.932%)  route 0.646ns (32.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.646     2.294    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.522 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.522    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_569375876[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.461ns (72.684%)  route 0.549ns (27.316%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    forLoop_idx_0_569375876[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.133     1.798    forLoop_idx_0_569375876[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.896 r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.415     2.312    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.546 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.617ns (33.443%)  route 3.219ns (66.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.888     4.381    forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.505 r  forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.331     4.836    forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.519     4.924    forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.619ns (34.163%)  route 3.119ns (65.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.788     4.283    forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.407 r  forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.331     4.738    forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.519     4.924    forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 1.615ns (35.986%)  route 2.873ns (64.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.539     4.030    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.333     4.488    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.519     4.924    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.628ns (38.809%)  route 2.567ns (61.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.011    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.135 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.059     4.194    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.850%)  route 2.562ns (61.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.011    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.135 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.055     4.190    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.850%)  route 2.562ns (61.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.011    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.135 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.055     4.190    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.850%)  route 2.562ns (61.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.011    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.135 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.055     4.190    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.850%)  route 2.562ns (61.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.507     3.011    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.135 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           1.055     4.190    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.625ns (39.147%)  route 2.526ns (60.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.055     3.555    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.679 r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.471     4.150    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.498     4.902    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.622ns (39.116%)  route 2.525ns (60.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.195     3.694    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.818 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     4.148    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y43         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.519     4.924    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.300ns (26.163%)  route 0.846ns (73.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.560     0.815    forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.860 r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.286     1.145    forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_569375876[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.307ns (25.691%)  route 0.888ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.604     0.866    forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.284     1.195    forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_569375876[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.311ns (24.489%)  route 0.959ns (75.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.116    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.271    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y43         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.866     2.056    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.313ns (24.350%)  route 0.974ns (75.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.811     1.079    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.124 r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.163     1.287    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.852     2.042    forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1820347159[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.316ns (24.253%)  route 0.988ns (75.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.865    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.910 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.395     1.305    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.316ns (24.253%)  route 0.988ns (75.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.865    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.910 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.395     1.305    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.316ns (24.253%)  route 0.988ns (75.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.865    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.910 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.395     1.305    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.316ns (24.253%)  route 0.988ns (75.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.865    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.910 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.395     1.305    reset_cond/M_reset_cond_in
    SLICE_X63Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.316ns (24.172%)  route 0.993ns (75.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.865    reset_cond/butt_reset_IBUF
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.910 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.399     1.309    reset_cond/M_reset_cond_in
    SLICE_X62Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.304ns (20.981%)  route 1.144ns (79.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.028     1.287    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.447    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.866     2.056    forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y43         SRLC32E                                      r  forLoop_idx_0_1820347159[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





