<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1019" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1019{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1019{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1019{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1019{left:70px;bottom:1084px;}
#t5_1019{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_1019{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_1019{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_1019{left:732px;bottom:1061px;}
#t9_1019{left:748px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_1019{left:96px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tb_1019{left:70px;bottom:1011px;}
#tc_1019{left:96px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#td_1019{left:70px;bottom:988px;}
#te_1019{left:96px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tf_1019{left:262px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tg_1019{left:502px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#th_1019{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#ti_1019{left:422px;bottom:981px;}
#tj_1019{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_1019{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tl_1019{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_1019{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_1019{left:70px;bottom:824px;letter-spacing:0.16px;}
#to_1019{left:151px;bottom:824px;letter-spacing:0.2px;word-spacing:-0.03px;}
#tp_1019{left:70px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_1019{left:70px;bottom:782px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tr_1019{left:70px;bottom:758px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#ts_1019{left:172px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tt_1019{left:404px;bottom:758px;}
#tu_1019{left:410px;bottom:758px;letter-spacing:-0.2px;}
#tv_1019{left:450px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tw_1019{left:70px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tx_1019{left:70px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ty_1019{left:70px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tz_1019{left:70px;bottom:683px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#t10_1019{left:411px;bottom:683px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t11_1019{left:691px;bottom:683px;letter-spacing:-0.25px;word-spacing:-0.95px;}
#t12_1019{left:786px;bottom:683px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t13_1019{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t14_1019{left:70px;bottom:642px;letter-spacing:-0.19px;word-spacing:-1.35px;}
#t15_1019{left:195px;bottom:642px;letter-spacing:-0.13px;word-spacing:-1.41px;}
#t16_1019{left:322px;bottom:642px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t17_1019{left:408px;bottom:642px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t18_1019{left:70px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_1019{left:70px;bottom:608px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1a_1019{left:70px;bottom:591px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1b_1019{left:70px;bottom:523px;letter-spacing:0.16px;}
#t1c_1019{left:151px;bottom:523px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t1d_1019{left:70px;bottom:498px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t1e_1019{left:682px;bottom:498px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1f_1019{left:70px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_1019{left:70px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1h_1019{left:70px;bottom:438px;}
#t1i_1019{left:96px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_1019{left:96px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_1019{left:96px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_1019{left:70px;bottom:381px;}
#t1m_1019{left:96px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1n_1019{left:96px;bottom:368px;letter-spacing:-0.19px;word-spacing:-0.27px;}
#t1o_1019{left:70px;bottom:309px;letter-spacing:0.13px;}
#t1p_1019{left:152px;bottom:309px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1q_1019{left:70px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1r_1019{left:70px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1s_1019{left:70px;bottom:149px;letter-spacing:-0.15px;}
#t1t_1019{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t1u_1019{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t1v_1019{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_1019{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1019{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1019{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1019{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1019{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1019{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1019{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_1019{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1019{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1019" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1019Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1019" style="-webkit-user-select: none;"><object width="935" height="1210" data="1019/1019.svg" type="image/svg+xml" id="pdf1019" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1019" class="t s1_1019">Vol. 3C </span><span id="t2_1019" class="t s1_1019">27-19 </span>
<span id="t3_1019" class="t s2_1019">VM ENTRIES </span>
<span id="t4_1019" class="t s3_1019">• </span><span id="t5_1019" class="t s4_1019">The value of bits 31:0 indicates an MSR that cannot be loaded on VM entries for model-specific reasons. A </span>
<span id="t6_1019" class="t s4_1019">processor may prevent loading of certain MSRs even if they can normally be written by WRMSR. Such model- </span>
<span id="t7_1019" class="t s4_1019">specific behavior is documented in Chapter 2, “Model-Specific Registers (MSRs),” in the Intel </span>
<span id="t8_1019" class="t s5_1019">® </span>
<span id="t9_1019" class="t s4_1019">64 and IA-32 </span>
<span id="ta_1019" class="t s4_1019">Architectures Software Developer’s Manual, Volume 4. </span>
<span id="tb_1019" class="t s3_1019">• </span><span id="tc_1019" class="t s4_1019">Bits 63:32 are not all 0. </span>
<span id="td_1019" class="t s3_1019">• </span><span id="te_1019" class="t s4_1019">An attempt to write bits </span><span id="tf_1019" class="t s4_1019">127:64 to the MSR indexed by bits </span><span id="tg_1019" class="t s4_1019">31:0 of the entry would cause a general-protection </span>
<span id="th_1019" class="t s4_1019">exception if executed via WRMSR with CPL = 0. </span>
<span id="ti_1019" class="t s5_1019">1 </span>
<span id="tj_1019" class="t s4_1019">The VM entry fails if processing fails for any entry. The logical processor responds to such failures by loading state </span>
<span id="tk_1019" class="t s4_1019">from the host-state area, as it would for a VM exit. See Section 27.8. </span>
<span id="tl_1019" class="t s4_1019">If any MSR is being loaded in such a way that would architecturally require a TLB flush, the TLBs are updated so </span>
<span id="tm_1019" class="t s4_1019">that, after VM entry, the logical processor will not use any translations that were cached before the transition. </span>
<span id="tn_1019" class="t s6_1019">27.5 </span><span id="to_1019" class="t s6_1019">TRACE-ADDRESS PRE-TRANSLATION (TAPT) </span>
<span id="tp_1019" class="t s4_1019">When the “Intel PT uses guest physical addresses” VM-execution control is 1, the addresses used by Intel PT are </span>
<span id="tq_1019" class="t s4_1019">treated as guest-physical addresses, and these are translated to physical addresses using EPT. </span>
<span id="tr_1019" class="t s4_1019">VM entry uses </span><span id="ts_1019" class="t s7_1019">trace-address pre-translation </span><span id="tt_1019" class="t s4_1019">(</span><span id="tu_1019" class="t s7_1019">TAPT</span><span id="tv_1019" class="t s4_1019">) to prevent buffered trace data from being lost due to an </span>
<span id="tw_1019" class="t s4_1019">EPT violation; see Section 26.5.4.2. VM entry uses TAPT only if Intel PT will be enabled following VM entry </span>
<span id="tx_1019" class="t s4_1019">(IA32_RTIT_CTL.TraceEn = 1) and only if the “Intel PT uses guest physical addresses” VM-execution control is 1 </span>
<span id="ty_1019" class="t s4_1019">As noted in Section 26.5.4, TAPT may cause a VM exit due to an EPT violation, EPT misconfiguration, page-modifi- </span>
<span id="tz_1019" class="t s4_1019">cation log-full event, or APIC access. If such a VM </span><span id="t10_1019" class="t s4_1019">exit occurs as a result of TAPT during VM </span><span id="t11_1019" class="t s4_1019">entry, the VM </span><span id="t12_1019" class="t s4_1019">exit oper- </span>
<span id="t13_1019" class="t s4_1019">ates as if it had occurred in VMX non-root operation after the VM entry completed (in the guest context). </span>
<span id="t14_1019" class="t s4_1019">If TAPT during VM </span><span id="t15_1019" class="t s4_1019">entry causes a VM </span><span id="t16_1019" class="t s4_1019">exit, the VM </span><span id="t17_1019" class="t s4_1019">entry does not perform event injection (Section 27.6), even if the </span>
<span id="t18_1019" class="t s4_1019">valid bit in the VM-entry interruption-information field is 1. Such VM exits save the contents of VM-entry interrup- </span>
<span id="t19_1019" class="t s4_1019">tion-information and VM-entry exception error code fields into the IDT-vectoring information and IDT-vectoring </span>
<span id="t1a_1019" class="t s4_1019">error code fields, respectively. </span>
<span id="t1b_1019" class="t s6_1019">27.6 </span><span id="t1c_1019" class="t s6_1019">EVENT INJECTION </span>
<span id="t1d_1019" class="t s4_1019">If the valid bit in the VM-entry interruption-information field (see Section 25.8.3) is 1, VM </span><span id="t1e_1019" class="t s4_1019">entry causes an event to </span>
<span id="t1f_1019" class="t s4_1019">be delivered (or made pending) after all components of guest state have been loaded (including MSRs) and after </span>
<span id="t1g_1019" class="t s4_1019">the VM-execution control fields have been established. </span>
<span id="t1h_1019" class="t s3_1019">• </span><span id="t1i_1019" class="t s4_1019">If the interruption type in the field is 0 (external interrupt), 2 (non-maskable interrupt); 3 (hardware </span>
<span id="t1j_1019" class="t s4_1019">exception), 4 (software interrupt), 5 (privileged software exception), or 6 (software exception), the event is </span>
<span id="t1k_1019" class="t s4_1019">delivered as described in Section 27.6.1. </span>
<span id="t1l_1019" class="t s3_1019">• </span><span id="t1m_1019" class="t s4_1019">If the interruption type in the field is 7 (other event) and the vector field is 0, an MTF VM exit is pending after </span>
<span id="t1n_1019" class="t s4_1019">VM entry. See Section 27.6.2. </span>
<span id="t1o_1019" class="t s8_1019">27.6.1 </span><span id="t1p_1019" class="t s8_1019">Vectored-Event Injection </span>
<span id="t1q_1019" class="t s4_1019">VM entry delivers an injected vectored event within the guest context established by VM entry. This means that </span>
<span id="t1r_1019" class="t s4_1019">delivery occurs after all components of guest state have been loaded (including MSRs) and after the VM-execution </span>
<span id="t1s_1019" class="t s9_1019">1. </span><span id="t1t_1019" class="t s9_1019">If CR0.PG = 1, WRMSR to the IA32_EFER MSR causes a general-protection exception if it would modify the LME bit. If VM entry has </span>
<span id="t1u_1019" class="t s9_1019">established CR0.PG = 1, the IA32_EFER MSR should not be included in the VM-entry MSR-load area for the purpose of modifying the </span>
<span id="t1v_1019" class="t s9_1019">LME bit. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
