<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: hsa_ext_control_directives_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structhsa__ext__control__directives__s-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">hsa_ext_control_directives_s Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The hsa_ext_control_directives_t specifies the values for the HSAIL control directives.  
 <a href="structhsa__ext__control__directives__s.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="AMDKernelCodeT_8h_source.html">Target/AMDGPU/AMDKernelCodeT.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for hsa_ext_control_directives_s:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="structhsa__ext__control__directives__s__coll__graph.svg" width="775" height="307"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a31c3cd8b821b9c494aa0ab25c3d4cfe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a31c3cd8b821b9c494aa0ab25c3d4cfe4">enabled_control_directives</a></td></tr>
<tr class="memdesc:a31c3cd8b821b9c494aa0ab25c3d4cfe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a bit set indicating which control directives have been specified.  <a href="#a31c3cd8b821b9c494aa0ab25c3d4cfe4">More...</a><br /></td></tr>
<tr class="separator:a31c3cd8b821b9c494aa0ab25c3d4cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4647ae4eeaacf6fcfacd2f57ba7818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a9c4647ae4eeaacf6fcfacd2f57ba7818">enable_break_exceptions</a></td></tr>
<tr class="memdesc:a9c4647ae4eeaacf6fcfacd2f57ba7818"><td class="mdescLeft">&#160;</td><td class="mdescRight">If enableBreakExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the set of HSAIL exceptions that must have the BREAK policy enabled.  <a href="#a9c4647ae4eeaacf6fcfacd2f57ba7818">More...</a><br /></td></tr>
<tr class="separator:a9c4647ae4eeaacf6fcfacd2f57ba7818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fe03d13e93da6c8f23ec4fd4a1acb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a13fe03d13e93da6c8f23ec4fd4a1acb7">enable_detect_exceptions</a></td></tr>
<tr class="memdesc:a13fe03d13e93da6c8f23ec4fd4a1acb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">If enableDetectExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the set of HSAIL exceptions that must have the DETECT policy enabled.  <a href="#a13fe03d13e93da6c8f23ec4fd4a1acb7">More...</a><br /></td></tr>
<tr class="separator:a13fe03d13e93da6c8f23ec4fd4a1acb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a5f04876f5b09c1f27a550d370c11b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a39a5f04876f5b09c1f27a550d370c11b">max_dynamic_group_size</a></td></tr>
<tr class="memdesc:a39a5f04876f5b09c1f27a550d370c11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If maxDynamicGroupSize is not enabled then must be 0, and any amount of dynamic group segment can be allocated for a dispatch, otherwise the value specifies the maximum number of bytes of dynamic group segment that can be allocated for a dispatch.  <a href="#a39a5f04876f5b09c1f27a550d370c11b">More...</a><br /></td></tr>
<tr class="separator:a39a5f04876f5b09c1f27a550d370c11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7cbde447d4b61663af4c711c853598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a9e7cbde447d4b61663af4c711c853598">max_flat_grid_size</a></td></tr>
<tr class="memdesc:a9e7cbde447d4b61663af4c711c853598"><td class="mdescLeft">&#160;</td><td class="mdescRight">If maxFlatGridSize is not enabled then must be 0, otherwise must be greater than 0.  <a href="#a9e7cbde447d4b61663af4c711c853598">More...</a><br /></td></tr>
<tr class="separator:a9e7cbde447d4b61663af4c711c853598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc87d5c7c7509e8ca0a34d5cae5cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#af3cc87d5c7c7509e8ca0a34d5cae5cac">max_flat_workgroup_size</a></td></tr>
<tr class="memdesc:af3cc87d5c7c7509e8ca0a34d5cae5cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be greater than 0.  <a href="#af3cc87d5c7c7509e8ca0a34d5cae5cac">More...</a><br /></td></tr>
<tr class="separator:af3cc87d5c7c7509e8ca0a34d5cae5cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b569b73e93a2c789560c1b27ddd1f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a98b569b73e93a2c789560c1b27ddd1f9">requested_workgroups_per_cu</a></td></tr>
<tr class="memdesc:a98b569b73e93a2c789560c1b27ddd1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">If requestedWorkgroupsPerCu is not enabled then must be 0, and the finalizer is free to generate ISA that may result in any number of work-groups executing on a single compute unit.  <a href="#a98b569b73e93a2c789560c1b27ddd1f9">More...</a><br /></td></tr>
<tr class="separator:a98b569b73e93a2c789560c1b27ddd1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39aa47358123940e91a59d86675ed56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#aa39aa47358123940e91a59d86675ed56">required_grid_size</a></td></tr>
<tr class="memdesc:aa39aa47358123940e91a59d86675ed56"><td class="mdescLeft">&#160;</td><td class="mdescRight">If not enabled then all elements for Dim3 must be 0, otherwise every element must be greater than 0.  <a href="#aa39aa47358123940e91a59d86675ed56">More...</a><br /></td></tr>
<tr class="separator:aa39aa47358123940e91a59d86675ed56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa76308e79d007eb024a85e1dbd445c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#aafa76308e79d007eb024a85e1dbd445c">required_workgroup_size</a></td></tr>
<tr class="memdesc:aafa76308e79d007eb024a85e1dbd445c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If requiredWorkgroupSize is not enabled then all elements for Dim3 must be 0, and the produced code can be dispatched with any legal work-group range consistent with the dispatch dimensions.  <a href="#aafa76308e79d007eb024a85e1dbd445c">More...</a><br /></td></tr>
<tr class="separator:aafa76308e79d007eb024a85e1dbd445c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8012e3727779504aee5326dc8dc11a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#ac8012e3727779504aee5326dc8dc11a3">required_dim</a></td></tr>
<tr class="memdesc:ac8012e3727779504aee5326dc8dc11a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">If requiredDim is not enabled then must be 0 and the produced kernel code can be dispatched with 1, 2 or 3 dimensions.  <a href="#ac8012e3727779504aee5326dc8dc11a3">More...</a><br /></td></tr>
<tr class="separator:ac8012e3727779504aee5326dc8dc11a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13592ebe73dfaafc1aa8fb8280e6bad0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html#a13592ebe73dfaafc1aa8fb8280e6bad0">reserved</a> [75]</td></tr>
<tr class="memdesc:a13592ebe73dfaafc1aa8fb8280e6bad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. Must be 0.  <a href="#a13592ebe73dfaafc1aa8fb8280e6bad0">More...</a><br /></td></tr>
<tr class="separator:a13592ebe73dfaafc1aa8fb8280e6bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The hsa_ext_control_directives_t specifies the values for the HSAIL control directives. </p>
<p>These control how the finalizer generates code. This struct is used both as an argument to hsaFinalizeKernel to specify values for the control directives, and is used in HsaKernelCode to record the values of the control directives that the finalize used when generating the code which either came from the finalizer argument or explicit HSAIL control directives. See the definition of the control directives in HSA Programmer's Reference Manual which also defines how the values specified as finalizer arguments have to agree with the control directives in the HSAIL code. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00213">213</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a9c4647ae4eeaacf6fcfacd2f57ba7818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4647ae4eeaacf6fcfacd2f57ba7818">&#9670;&nbsp;</a></span>enable_break_exceptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a> hsa_ext_control_directives_s::enable_break_exceptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If enableBreakExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the set of HSAIL exceptions that must have the BREAK policy enabled. </p>
<p>If this set is not empty then the generated code may have lower performance than if the set is empty. If the kernel being finalized has any enablebreakexceptions control directives, then the values specified by this argument are unioned with the values in these control directives. If any of the functions the kernel calls have an enablebreakexceptions control directive, then they must be equal or a subset of, this union. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00230">230</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a13fe03d13e93da6c8f23ec4fd4a1acb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13fe03d13e93da6c8f23ec4fd4a1acb7">&#9670;&nbsp;</a></span>enable_detect_exceptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a> hsa_ext_control_directives_s::enable_detect_exceptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If enableDetectExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the set of HSAIL exceptions that must have the DETECT policy enabled. </p>
<p>If this set is not empty then the generated code may have lower performance than if the set is empty. However, an implementation should endeavour to make the performance impact small. If the kernel being finalized has any enabledetectexceptions control directives, then the values specified by this argument are unioned with the values in these control directives. If any of the functions the kernel calls have an enabledetectexceptions control directive, then they must be equal or a subset of, this union. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00242">242</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a31c3cd8b821b9c494aa0ab25c3d4cfe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c3cd8b821b9c494aa0ab25c3d4cfe4">&#9670;&nbsp;</a></span>enabled_control_directives</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a> hsa_ext_control_directives_s::enabled_control_directives</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is a bit set indicating which control directives have been specified. </p>
<p>If the value is 0 then there are no control directives specified and the rest of the fields can be ignored. The bits are accessed using the hsa_ext_control_directives_present_mask_t. Any control directive that is not enabled in this bit set must have the value of all 0s. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00219">219</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a39a5f04876f5b09c1f27a550d370c11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a5f04876f5b09c1f27a550d370c11b">&#9670;&nbsp;</a></span>max_dynamic_group_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> hsa_ext_control_directives_s::max_dynamic_group_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If maxDynamicGroupSize is not enabled then must be 0, and any amount of dynamic group segment can be allocated for a dispatch, otherwise the value specifies the maximum number of bytes of dynamic group segment that can be allocated for a dispatch. </p>
<p>If the kernel being finalized has any maxdynamicsize control directives, then the values must be the same, and must be the same as this argument if it is enabled. This value can be used by the finalizer to determine the maximum number of bytes of group memory used by each work-group by adding this value to the group memory required for all group segment variables used by the kernel and all functions it calls, and group memory used to implement other HSAIL features such as fbarriers and the detect exception operations. This can allow the finalizer to determine the expected number of work-groups that can be executed by a compute unit and allow more resources to be allocated to the work-items if it is known that fewer work-groups can be executed due to group memory limitations. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00259">259</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a9e7cbde447d4b61663af4c711c853598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7cbde447d4b61663af4c711c853598">&#9670;&nbsp;</a></span>max_flat_grid_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> hsa_ext_control_directives_s::max_flat_grid_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If maxFlatGridSize is not enabled then must be 0, otherwise must be greater than 0. </p>
<p>See HSA Programmer's Reference Manual description of maxflatgridsize control directive. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00264">264</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="af3cc87d5c7c7509e8ca0a34d5cae5cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cc87d5c7c7509e8ca0a34d5cae5cac">&#9670;&nbsp;</a></span>max_flat_workgroup_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> hsa_ext_control_directives_s::max_flat_workgroup_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be greater than 0. </p>
<p>See HSA Programmer's Reference Manual description of maxflatworkgroupsize control directive. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00269">269</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a98b569b73e93a2c789560c1b27ddd1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b569b73e93a2c789560c1b27ddd1f9">&#9670;&nbsp;</a></span>requested_workgroups_per_cu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint32__t.html">uint32_t</a> hsa_ext_control_directives_s::requested_workgroups_per_cu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If requestedWorkgroupsPerCu is not enabled then must be 0, and the finalizer is free to generate ISA that may result in any number of work-groups executing on a single compute unit. </p>
<p>Otherwise, the finalizer should attempt to generate ISA that will allow the specified number of work-groups to execute on a single compute unit. This is only a hint and can be ignored by the finalizer. If the kernel being finalized, or any of the functions it calls, has a requested control directive, then the values must be the same. This can be used to determine the number of resources that should be allocated to a single work-group and work-item. For example, a low value may allow more resources to be allocated, resulting in higher per work-item performance, as it is known there will never be more than the specified number of work-groups actually executing on the compute unit. Conversely, a high value may allocate fewer resources, resulting in lower per work-item performance, which is offset by the fact it allows more work-groups to actually execute on the compute unit. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00286">286</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="ac8012e3727779504aee5326dc8dc11a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8012e3727779504aee5326dc8dc11a3">&#9670;&nbsp;</a></span>required_dim</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t hsa_ext_control_directives_s::required_dim</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If requiredDim is not enabled then must be 0 and the produced kernel code can be dispatched with 1, 2 or 3 dimensions. </p>
<p>If enabled then the value is 1..3 and the code produced must only be dispatched with a dimension that matches. Other values are illegal. If the kernel being finalized, or any of the functions it calls, has a requireddimsize control directive, then the values must be the same. This can be used to optimize the code generated to compute the absolute and flat work-group and work-item id, and the dim HSAIL operations. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00314">314</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="aa39aa47358123940e91a59d86675ed56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39aa47358123940e91a59d86675ed56">&#9670;&nbsp;</a></span>required_grid_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a> hsa_ext_control_directives_s::required_grid_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If not enabled then all elements for Dim3 must be 0, otherwise every element must be greater than 0. </p>
<p>See HSA Programmer's Reference Manual description of requiredgridsize control directive. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00291">291</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="aafa76308e79d007eb024a85e1dbd445c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa76308e79d007eb024a85e1dbd445c">&#9670;&nbsp;</a></span>required_workgroup_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a> hsa_ext_control_directives_s::required_workgroup_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If requiredWorkgroupSize is not enabled then all elements for Dim3 must be 0, and the produced code can be dispatched with any legal work-group range consistent with the dispatch dimensions. </p>
<p>Otherwise, the code produced must always be dispatched with the specified work-group range. No element of the specified range must be 0. It must be consistent with required_dimensions and max_flat_workgroup_size. If the kernel being finalized, or any of the functions it calls, has a requiredworkgroupsize control directive, then the values must be the same. Specifying a value can allow the finalizer to optimize work-group id operations, and if the number of work-items in the work-group is less than the WAVESIZE then barrier operations can be optimized to just a memory fence. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00304">304</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a13592ebe73dfaafc1aa8fb8280e6bad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13592ebe73dfaafc1aa8fb8280e6bad0">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t hsa_ext_control_directives_s::reserved[75]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. Must be 0. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00317">317</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
