// Seed: 1206937467
`timescale 1ps / 1ps
module module_0;
  assign id_0 = (id_0);
  logic id_2 = id_0;
  logic id_3, id_4, id_5;
  assign id_4 = (1);
  logic id_6;
  initial SystemTFIdentifier(1, 1, id_3);
  assign id_6 = id_4 ? id_2 : 1'b0 & id_6;
  assign id_0 = 1'b0;
  logic id_7 = id_5;
endmodule
