// Library - 16nm_Tests, Cell - 6T_DataPath_Test, View - schematic
// LAST TIME SAVED: Apr 24 01:42:26 2015
// NETLIST TIME: Apr 24 02:45:30 2015
`timescale 1ps / 1ps 

module cdsModule_88 ( RData, R_AddressAck, ReadAck, W_AddresAck,
     WdataAck, WriteAck, RRW, R_Address, RdataAck, WData, WRW,
     W_Address );

output  ReadAck, WriteAck;


output [4:0]  R_AddressAck;
output [4:0]  W_AddresAck;
output [7:0]  RData;
output [1:0]  WdataAck;

input [1:0]  WRW;
input [1:0]  RdataAck;
input [1:0]  RRW;
input [7:0]  WData;
input [19:0]  W_Address;
input [19:0]  R_Address;

// Buses in the design

wire  [63:0]  Aline;

wire  [1:0]  RW;

wire  [0:19]  net049;

wire  [3:0]  W0_1;

wire  [0:4]  net045;

wire  [0:7]  net44;

wire  [3:0]  cdsbus0;

wire  [0:1]  net046;

wire  [4:0]  W_Address_AckT;

wire  [19:0]  R_AddressT;

wire  [7:0]  S;

wire  [19:0]  W_AddressT;

wire  [0:1]  net41;

wire  [1:0]  RdataAckT;

wire  [7:0]  RDataT;

wire  [5:0]  Acko;

wire  [1:0]  WdataAckT;

wire  [0:4]  net048;

wire  [1:0]  WRWT;

wire  [7:0]  WDataT;

wire  [3:0]  B1_1;

wire  [1:0]  cdsbus1;

wire  [3:0]  W1_1;

wire  [0:1]  net036;

wire  [3:0]  cdsbus2;

wire  [0:19]  net060;

wire  [3:0]  B0_1;

wire  [0:1]  net064;

wire  [0:7]  net027;

wire  [0:4]  net055;

wire  [19:0]  AT;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99988;
reg mixedNet99980;
reg mixedNet99975;
reg mixedNet99972;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99957;
reg mixedNet99944;
reg mixedNet99942;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99933;
reg mixedNet99927;
assign cdsNet0 = mixedNet99998;
assign net045[3] = mixedNet99997;
assign net045[1] = mixedNet99996;
assign net036[1] = mixedNet99995;
assign net027[1] = mixedNet99993;
assign net027[3] = mixedNet99992;
assign net036[0] = mixedNet99988;
assign net048[1] = mixedNet99980;
assign net027[0] = mixedNet99975;
assign net027[4] = mixedNet99972;
assign cdsNet1 = mixedNet99970;
assign net048[3] = mixedNet99969;
assign net027[6] = mixedNet99968;
assign net048[4] = mixedNet99967;
assign net027[7] = mixedNet99966;
assign net045[4] = mixedNet99957;
assign net048[2] = mixedNet99944;
assign net045[2] = mixedNet99942;
assign net027[2] = mixedNet99937;
assign net048[0] = mixedNet99936;
assign net027[5] = mixedNet99933;
assign net045[0] = mixedNet99927;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_DataPath_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify


endmodule
