srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "D:/ProgramFiles/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "D:/ProgramFiles/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module adder (VERI-9002)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module data_ram (VERI-9002)
INFO: analyzing module imm_gen (VERI-9002)
INFO: analyzing module instr_rom (VERI-9002)
INFO: analyzing module mux (VERI-9002)
INFO: analyzing module pc (VERI-9002)
INFO: analyzing module reg_file (VERI-9002)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/reg_file.sv(44): WARNING: syntax error near ']' (VERI-1137)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/reg_file.sv(45): WARNING: syntax error near 'end' (VERI-1137)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/reg_file.sv(45): ERROR: SystemVerilog 2012 keyword 'end' used in incorrect context (VERI-2344)
INFO: analyzing module tb_alu (VERI-9002)
INFO: analyzing module tb_data_ram (VERI-9002)
INFO: analyzing module tb_imm_gen (VERI-9002)
INFO: analyzing module tb_instr_rom (VERI-9002)
INFO: analyzing module tb_reg_file (VERI-9002)
INFO: analyzing module top_alu (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:adder
VeriTop library:xil_defaultlib mod:mux
VeriTop library:xil_defaultlib mod:pc
VeriTop library:xil_defaultlib mod:tb_alu
VeriTop library:xil_defaultlib mod:tb_data_ram
VeriTop library:xil_defaultlib mod:tb_imm_gen
VeriTop library:xil_defaultlib mod:tb_instr_rom
VeriTop library:xil_defaultlib mod:tb_reg_file
VeriTop library:xil_defaultlib mod:top_alu
END of tops
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/adder.sv(23): INFO: compiling module 'adder_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/mux.sv(23): INFO: compiling module 'mux_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/pc.sv(23): INFO: compiling module 'pc_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sim_1/new/tb_alu.sv(23): INFO: compiling module 'tb_alu_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sim_1/new/tb_data_ram.sv(23): INFO: compiling module 'tb_data_ram_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv(23): INFO: compiling module 'tb_imm_gen_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv(23): INFO: compiling module 'tb_instr_rom_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sim_1/new/tb_reg_file.sv(31): INFO: compiling module 'tb_reg_file_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/2_datapath/rv32icpu.srcs/sources_1/new/top_alu.sv(23): INFO: compiling module 'top_alu_default' (VERI-1018)
ModName: alu(DATAWIDTH=8)
ModName: data_ram(RAMDEPTH=16)
ModName: instr_rom(RAMDEPTH=16)
BaseName alu has 1 entries
BaseName data_ram has 1 entries
BaseName instr_rom has 1 entries
srcscan exits with return value 0
