#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 11 16:59:22 2026
# Process ID: 69513
# Current directory: /home/work1/Works/CNN-Core-Generator/cnn_core_project
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/work1/Works/CNN-Core-Generator/cnn_core_project/vivado.log
# Journal file: /home/work1/Works/CNN-Core-Generator/cnn_core_project/vivado.jou
# Running On: AlbertsUbuntu, OS: Linux, CPU Frequency: 1754.263 MHz, CPU Physical cores: 24, Host memory: 16441 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "cnn_core"
## variable backend
## set backend "vitis"
## variable part
## set part "xcku5p-ffvb676-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
# synth_design -top ${project_name} -part $part
Command: synth_design -top cnn_core -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69599
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.137 ; gain = 419.543 ; free physical = 195 ; free virtual = 32913
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_core' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_flow_control_loop_pipe_sequential_init' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_flow_control_loop_pipe_sequential_init' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_sparsemux_9_2_12_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_sparsemux_9_2_12_1_1.v:9]
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter CASE1 bound to: 2'b01 
	Parameter CASE2 bound to: 2'b10 
	Parameter CASE3 bound to: 2'b11 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_sparsemux_9_2_12_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_sparsemux_9_2_12_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_sparsemux_9_2_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_regslice_both' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:11]
	Parameter DataWidth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_regslice_both' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb.v:7]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_8ns_20_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_8ns_20_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_8ns_20_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_8ns_20_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_7ns_19_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_7ns_19_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_7ns_19_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_7ns_19_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_7s_19_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_7s_19_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_7s_19_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_7s_19_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_9ns_20_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_9ns_20_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_9ns_20_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_9ns_20_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_8s_20_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_8s_20_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_8s_20_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_8s_20_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_9s_20_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_9s_20_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_9s_20_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_9s_20_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_12s_6s_18_1_0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_6s_18_1_0.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_12s_6s_18_1_0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_12s_6s_18_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_flow_control_loop_pipe' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_flow_control_loop_pipe' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_7ns_23_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_7ns_23_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_7ns_23_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_7ns_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_6ns_22_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_6ns_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_6ns_22_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_6ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_9ns_24_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_9ns_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_9ns_24_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_9ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_8ns_24_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_8ns_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_8ns_24_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_8ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_8s_24_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_8s_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_8s_24_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_8s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_5s_21_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_5s_21_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_5s_21_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_5s_21_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_7s_23_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_7s_23_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_7s_23_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_7s_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_6s_22_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_6s_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_6s_22_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_6s_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_10ns_24_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_10ns_24_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_10ns_24_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_10ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_mul_16s_5ns_21_1_1' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_5ns_21_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_mul_16s_5ns_21_1_1' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_mul_16s_5ns_21_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_regslice_both__parameterized0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_regslice_both__parameterized0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w3072_d4_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w3072_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w3072_d4_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w3072_d4_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 3072 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w3072_d4_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w3072_d4_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w3072_d4_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w3072_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w12_d1024_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w12_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w12_d1024_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w12_d1024_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1023 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w12_d1024_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w12_d1024_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w12_d1024_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w12_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w119_d336_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w119_d336_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w119_d336_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w119_d336_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 119 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 335 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w119_d336_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w119_d336_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w119_d336_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w119_d336_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w112_d336_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d336_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w112_d336_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d336_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 112 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 335 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w112_d336_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d336_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w112_d336_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d336_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w112_d168_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d168_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w112_d168_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d168_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 112 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w112_d168_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d168_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w112_d168_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w112_d168_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w672_d28_A' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w672_d28_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_fifo_w672_d28_A_ram' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w672_d28_A.v:188]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 672 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w672_d28_A_ram' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w672_d28_A.v:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_fifo_w672_d28_A' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_fifo_w672_d28_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' of module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' of module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' of module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' of module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:117]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' is unconnected for instance 'U_cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' of module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_core' (0#1) [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core.v:9]
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[5] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[4] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[3] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[2] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[5] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[4] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[3] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[2] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[5] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[4] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[3] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[2] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[5] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[4] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[3] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[2] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module cnn_core_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[5] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[4] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[3] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[2] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[1] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[0] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[5] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[4] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[3] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[5] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[4] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[3] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[2] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[5] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[4] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[3] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[2] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[8] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[7] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[6] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[5] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[4] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[3] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[2] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[1] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[0] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[8] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[7] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[6] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[5] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[4] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[3] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[2] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[1] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[0] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[5] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[4] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[3] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[2] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[1] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[0] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[5] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[4] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[3] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[8] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[7] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[6] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[5] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[4] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[3] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[2] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[1] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_num_data_valid[0] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[8] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[7] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[6] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer6_out_fifo_cap[5] in module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2119.707 ; gain = 748.113 ; free physical = 383 ; free virtual = 32655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2119.707 ; gain = 748.113 ; free physical = 340 ; free virtual = 32611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.633 ; gain = 768.039 ; free physical = 338 ; free virtual = 32609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln42_120_reg_4471_reg' and it is trimmed from '15' to '12' bits. [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v:629]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb:/ram_reg"
INFO: [Synth 8-3971] The signal "cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "cnn_core_fifo_w3072_d4_A_ram:/mem_reg" of size (depth=3 x width=3072) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "cnn_core_fifo_w12_d1024_A_ram:/mem_reg"
INFO: [Synth 8-6794] RAM ("cnn_core_fifo_w119_d336_A_ram:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("cnn_core_fifo_w119_d336_A_ram:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"cnn_core_fifo_w119_d336_A_ram:/mem_reg"'.
INFO: [Synth 8-6794] RAM ("cnn_core_fifo_w112_d336_A_ram:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("cnn_core_fifo_w112_d336_A_ram:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"cnn_core_fifo_w112_d336_A_ram:/mem_reg"'.
INFO: [Synth 8-6904] The RAM "cnn_core_fifo_w672_d28_A_ram:/mem_reg" of size (depth=27 x width=672) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.055 ; gain = 1502.461 ; free physical = 195 ; free virtual = 30690
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   24 Bit       Adders := 3     
	   3 Input   24 Bit       Adders := 2     
	   3 Input   23 Bit       Adders := 12    
	   2 Input   23 Bit       Adders := 9     
	   3 Input   22 Bit       Adders := 40    
	   2 Input   22 Bit       Adders := 9     
	   3 Input   21 Bit       Adders := 136   
	   2 Input   21 Bit       Adders := 12    
	   3 Input   20 Bit       Adders := 188   
	   2 Input   20 Bit       Adders := 9     
	   3 Input   19 Bit       Adders := 157   
	   2 Input   19 Bit       Adders := 15    
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   6 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 40    
	   5 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 31    
	  32 Input   16 Bit       Adders := 1     
	  19 Input   16 Bit       Adders := 1     
	  34 Input   16 Bit       Adders := 1     
	   7 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 5     
	   9 Input   16 Bit       Adders := 1     
	  23 Input   16 Bit       Adders := 1     
	  41 Input   16 Bit       Adders := 1     
	  20 Input   16 Bit       Adders := 1     
	  10 Input   16 Bit       Adders := 2     
	  18 Input   16 Bit       Adders := 1     
	  43 Input   16 Bit       Adders := 1     
	   8 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 163   
	   2 Input   14 Bit       Adders := 198   
	   2 Input   13 Bit       Adders := 201   
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 170   
	   2 Input   11 Bit       Adders := 42    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 17    
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 14    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	             3072 Bit    Registers := 1     
	              672 Bit    Registers := 2     
	              119 Bit    Registers := 1     
	              112 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 2509  
	               15 Bit    Registers := 99    
	               14 Bit    Registers := 145   
	               13 Bit    Registers := 44    
	               12 Bit    Registers := 1546  
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 132   
+---RAMs : 
	              38K Bit	(335 X 119 bit)          RAMs := 1     
	              36K Bit	(335 X 112 bit)          RAMs := 1     
	              18K Bit	(167 X 112 bit)          RAMs := 1     
	              17K Bit	(27 X 672 bit)          RAMs := 2     
	              11K Bit	(1023 X 12 bit)          RAMs := 1     
	               9K Bit	(3 X 3072 bit)          RAMs := 1     
	               3K Bit	(256 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  131 Bit        Muxes := 1     
	 132 Input  131 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 98    
	   4 Input   12 Bit        Muxes := 256   
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	 128 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 29    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 154   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3683/tmp_product, operation Mode is: A2*(B:0x43).
DSP Report: register data_88_val87_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3683/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3683/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3683/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3552/tmp_product, operation Mode is: A2*(B:0x5d).
DSP Report: register data_87_val86_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3552/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3552/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3552/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3696/tmp_product, operation Mode is: A2*(B:0xa4).
DSP Report: register data_100_val99_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3696/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3696/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3696/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3598/tmp_product, operation Mode is: A2*(B:0xcb).
DSP Report: register data_97_val96_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3598/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3598/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3598/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3612/tmp_product, operation Mode is: A2*(B:0x10a).
DSP Report: register data_93_val92_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3612/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3612/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3612/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3688/tmp_product, operation Mode is: A2*(B:0xc6).
DSP Report: register data_90_val89_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3688/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3688/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3688/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3750/tmp_product, operation Mode is: A2*(B:0x87).
DSP Report: register data_364_val359_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3750/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3750/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3750/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3749/tmp_product, operation Mode is: A2*(B:0x5c).
DSP Report: register data_363_val358_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3749/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3749/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3749/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3673/tmp_product, operation Mode is: A2*(B:0xc7).
DSP Report: register data_370_val365_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3673/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3673/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3673/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3752/tmp_product, operation Mode is: A2*(B:0x57).
DSP Report: register data_369_val364_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3752/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3752/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3752/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3751/tmp_product, operation Mode is: A2*(B:0x64).
DSP Report: register data_367_val362_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3751/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3751/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3751/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3671/tmp_product, operation Mode is: A2*(B:0x14e).
DSP Report: register data_366_val361_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3671/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3671/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3671/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3703/tmp_product, operation Mode is: A2*(B:0x47).
DSP Report: register data_362_val357_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3703/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3703/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3703/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3609/tmp_product, operation Mode is: A2*(B:0x63).
DSP Report: register data_357_val352_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3609/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3609/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3609/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3686/tmp_product, operation Mode is: A2*(B:0x3ffba).
DSP Report: register data_361_val356_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3686/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3686/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3686/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3682/tmp_product, operation Mode is: A2*(B:0x119).
DSP Report: register data_86_val85_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3682/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3682/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3682/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3681/tmp_product, operation Mode is: A2*(B:0x7b).
DSP Report: register data_82_val81_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3681/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3681/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3681/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3604/tmp_product, operation Mode is: A2*(B:0xa5).
DSP Report: register data_83_val82_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3604/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3604/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3604/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3565/tmp_product, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register data_375_val370_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3565/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3565/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3565/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3738/tmp_product, operation Mode is: A2*(B:0x7b).
DSP Report: register data_374_val369_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3738/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3738/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3738/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3699/tmp_product, operation Mode is: A2*(B:0x5e).
DSP Report: register data_381_val376_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3699/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3699/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3699/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3622/tmp_product, operation Mode is: A2*(B:0x11e).
DSP Report: register data_380_val375_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3622/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3622/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3622/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3666/tmp_product, operation Mode is: A2*(B:0xa1).
DSP Report: register data_377_val372_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3666/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3666/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3666/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3729/tmp_product, operation Mode is: A2*(B:0x4e).
DSP Report: register data_398_val393_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3729/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3729/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3729/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3595/tmp_product, operation Mode is: A2*(B:0xb0).
DSP Report: register data_394_val389_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3595/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3595/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3595/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3705/tmp_product, operation Mode is: A2*(B:0x5d).
DSP Report: register data_657_val650_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3705/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3705/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3705/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3561/tmp_product, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register data_655_val648_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3561/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3561/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3561/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3692/tmp_product, operation Mode is: A2*(B:0x46).
DSP Report: register data_654_val647_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3692/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3692/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3692/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3559/tmp_product, operation Mode is: A2*(B:0x67).
DSP Report: register data_651_val644_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3559/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3559/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3559/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3572/tmp_product, operation Mode is: A2*(B:0xca).
DSP Report: register data_391_val386_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3572/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3572/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3572/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3700/tmp_product, operation Mode is: A2*(B:0xc8).
DSP Report: register data_384_val379_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3700/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3700/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3700/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3714/tmp_product, operation Mode is: A2*(B:0xc8).
DSP Report: register data_664_val657_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3714/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3714/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3714/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3640/tmp_product, operation Mode is: A2*(B:0x55).
DSP Report: register data_663_val656_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3640/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3640/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3640/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3571/tmp_product, operation Mode is: A2*(B:0x7b).
DSP Report: register data_668_val661_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3571/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3571/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3571/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3716/tmp_product, operation Mode is: A2*(B:0xde).
DSP Report: register data_667_val660_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3716/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3716/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3716/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3715/tmp_product, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register data_666_val659_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3715/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3715/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3715/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3642/tmp_product, operation Mode is: A2*(B:0xab).
DSP Report: register data_665_val658_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3642/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3642/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3642/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3746/tmp_product, operation Mode is: A2*(B:0x5e).
DSP Report: register data_675_val668_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3746/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3746/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3746/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3583/tmp_product, operation Mode is: A2*(B:0x111).
DSP Report: register data_674_val667_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3583/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3583/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3583/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3593/tmp_product, operation Mode is: A2*(B:0xc8).
DSP Report: register data_685_val678_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3593/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3593/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3593/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3730/tmp_product, operation Mode is: A2*(B:0xf7).
DSP Report: register data_681_val674_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3730/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3730/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3730/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3667/tmp_product, operation Mode is: A2*(B:0xc4).
DSP Report: register data_678_val671_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3667/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3667/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3667/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3649/tmp_product, operation Mode is: A2*(B:0x46).
DSP Report: register data_676_val669_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3649/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3649/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3649/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3658/tmp_product, operation Mode is: A2*(B:0xa2).
DSP Report: register data_671_val664_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3658/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3658/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3658/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3758/tmp_product, operation Mode is: A2*(B:0x3ffab).
DSP Report: register data_669_val662_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3758/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3758/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3758/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3672/tmp_product, operation Mode is: A2*(B:0x61).
DSP Report: register data_661_val654_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3672/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3672/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3672/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3610/tmp_product, operation Mode is: A2*(B:0x85).
DSP Report: register data_658_val651_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3610/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3610/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3610/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3694/tmp_product, operation Mode is: A2*(B:0x149).
DSP Report: register data_660_val653_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3694/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3694/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3694/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3596/tmp_product, operation Mode is: A2*(B:0xdd).
DSP Report: register data_373_val368_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3596/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3596/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3596/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3674/tmp_product, operation Mode is: A2*(B:0xac).
DSP Report: register data_371_val366_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3674/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3674/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3674/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3615/tmp_product, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register data_372_val367_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3615/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3615/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3615/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3707/tmp_product, operation Mode is: A2*(B:0x66).
DSP Report: register data_945_val935_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3707/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3707/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3707/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3587/tmp_product, operation Mode is: A2*(B:0xab).
DSP Report: register data_688_val681_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3587/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3587/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3587/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3687/tmp_product, operation Mode is: A2*(B:0x53).
DSP Report: register data_695_val688_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3687/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3687/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3687/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3690/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register data_971_val961_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3690/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3690/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3690/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3617/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_978_val968_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3617/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3617/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3617/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3725/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_1059_val1046_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3725/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3725/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3725/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U3739/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_1152_val1139_int_reg_reg is absorbed into DSP mul_16s_6s_22_1_1_U3739/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U3739/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U3739/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3737/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register data_1143_val1130_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3737/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3737/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3737/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3591/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_1133_val1120_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3591/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3591/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3591/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3726/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_1129_val1116_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3726/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3726/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3726/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3578/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register data_1098_val1085_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3578/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3578/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3578/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3678/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_1157_val1144_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3678/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3678/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3678/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3597/tmp_product, operation Mode is: A2*(B:0xac).
DSP Report: register data_959_val949_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3597/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3597/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3597/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3582/tmp_product, operation Mode is: A2*(B:0x55).
DSP Report: register data_957_val947_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3582/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3582/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3582/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3717/tmp_product, operation Mode is: A2*(B:0xc7).
DSP Report: register data_958_val948_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3717/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3717/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3717/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3592/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register data_41_val41_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3592/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3592/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3592/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3709/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register data_59_val59_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3709/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3709/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3709/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3656/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register data_61_val61_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3656/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3656/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3656/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3651/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register data_396_val391_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3651/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3651/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3651/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3727/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register data_395_val390_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3727/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3727/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3727/tmp_product.
DSP Report: Generating DSP mul_16s_5ns_21_1_1_U3605/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register data_984_val974_int_reg_reg is absorbed into DSP mul_16s_5ns_21_1_1_U3605/tmp_product.
DSP Report: operator mul_16s_5ns_21_1_1_U3605/tmp_product is absorbed into DSP mul_16s_5ns_21_1_1_U3605/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3722/tmp_product, operation Mode is: A2*(B:0x46).
DSP Report: register data_950_val940_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3722/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3722/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3722/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3554/tmp_product, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register data_949_val939_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3554/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3554/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3554/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3623/tmp_product, operation Mode is: A2*(B:0x64).
DSP Report: register data_955_val945_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3623/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3623/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3623/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3712/tmp_product, operation Mode is: A2*(B:0x5c).
DSP Report: register data_951_val941_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3712/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3712/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3712/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3718/tmp_product, operation Mode is: A2*(B:0xe1).
DSP Report: register data_961_val951_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3718/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3718/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3718/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3741/tmp_product, operation Mode is: A2*(B:0x3ffb7).
DSP Report: register data_960_val950_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3741/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3741/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3741/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3695/tmp_product, operation Mode is: A2*(B:0xa1).
DSP Report: register data_965_val955_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3695/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3695/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3695/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3753/tmp_product, operation Mode is: A2*(B:0x79).
DSP Report: register data_964_val954_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3753/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3753/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3753/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3654/tmp_product, operation Mode is: A2*(B:0x3ffab).
DSP Report: register data_963_val953_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3654/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3654/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3654/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3708/tmp_product, operation Mode is: A2*(B:0x7a).
DSP Report: register data_962_val952_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3708/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3708/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3708/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3611/tmp_product, operation Mode is: A2*(B:0xc4).
DSP Report: register data_972_val962_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3611/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3611/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3611/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3689/tmp_product, operation Mode is: A2*(B:0x47).
DSP Report: register data_970_val960_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3689/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3689/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3689/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3664/tmp_product, operation Mode is: A2*(B:0x4d).
DSP Report: register data_986_val976_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3664/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3664/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3664/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3551/tmp_product, operation Mode is: A2*(B:0x96).
DSP Report: register data_982_val972_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3551/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3551/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3551/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3643/tmp_product, operation Mode is: A2*(B:0xc7).
DSP Report: register data_979_val969_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3643/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3643/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3643/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3748/tmp_product, operation Mode is: A2*(B:0xf7).
DSP Report: register data_975_val965_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3748/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3748/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3748/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3627/tmp_product, operation Mode is: A2*(B:0x34).
DSP Report: register data_94_val93_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3627/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3627/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3627/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3626/tmp_product, operation Mode is: A2*(B:0x2c).
DSP Report: register data_92_val91_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3626/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3626/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3626/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3630/tmp_product, operation Mode is: A2*(B:0x27).
DSP Report: register data_111_val110_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3630/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3630/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3630/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3629/tmp_product, operation Mode is: A2*(B:0x33).
DSP Report: register data_107_val106_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3629/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3629/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3629/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3625/tmp_product, operation Mode is: A2*(B:0x32).
DSP Report: register data_23_val23_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3625/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3625/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3625/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3606/tmp_product, operation Mode is: A2*(B:0x5d).
DSP Report: register data_969_val959_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3606/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3606/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3606/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3710/tmp_product, operation Mode is: A2*(B:0x43).
DSP Report: register data_967_val957_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3710/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3710/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3710/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3663/tmp_product, operation Mode is: A2*(B:0x118).
DSP Report: register data_968_val958_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3663/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3663/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3663/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3660/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_303_val298_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3660/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3660/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3660/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3720/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_275_val270_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3720/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3720/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3720/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3704/tmp_product, operation Mode is: A2*(B:0x27).
DSP Report: register data_350_val345_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3704/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3704/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3704/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3553/tmp_product, operation Mode is: A2*(B:0x34).
DSP Report: register data_388_val383_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3553/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3553/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3553/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3684/tmp_product, operation Mode is: A2*(B:0x2b).
DSP Report: register data_386_val381_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3684/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3684/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3684/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3579/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_415_val409_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3579/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3579/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3579/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3652/tmp_product, operation Mode is: A2*(B:0x32).
DSP Report: register data_408_val402_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3652/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3652/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3652/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3648/tmp_product, operation Mode is: A2*(B:0x23).
DSP Report: register data_389_val384_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3648/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3648/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3648/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3570/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_385_val380_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3570/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3570/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3570/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3621/tmp_product, operation Mode is: A2*(B:0x3b).
DSP Report: register data_378_val373_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3621/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3621/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3621/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3698/tmp_product, operation Mode is: A2*(B:0x3d).
DSP Report: register data_379_val374_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3698/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3698/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3698/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3668/tmp_product, operation Mode is: A2*(B:0x2d).
DSP Report: register data_680_val673_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3668/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3668/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3668/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3762/tmp_product, operation Mode is: A2*(B:0x3d).
DSP Report: register data_673_val666_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3762/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3762/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3762/tmp_product.
DSP Report: Generating DSP mul_16s_7s_23_1_1_U3560/tmp_product, operation Mode is: A2*(B:0x3ffdb).
DSP Report: register data_652_val645_int_reg_reg is absorbed into DSP mul_16s_7s_23_1_1_U3560/tmp_product.
DSP Report: operator mul_16s_7s_23_1_1_U3560/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U3560/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3588/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_723_val716_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3588/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3588/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3588/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3567/tmp_product, operation Mode is: A2*(B:0x2b).
DSP Report: register data_905_val895_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3567/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3567/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3567/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3736/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_835_val827_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3736/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3736/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3736/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3549/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_821_val813_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3549/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3549/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3549/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3669/tmp_product, operation Mode is: A2*(B:0x32).
DSP Report: register data_682_val675_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3669/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3669/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3669/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3580/tmp_product, operation Mode is: A2*(B:0x26).
DSP Report: register data_443_val437_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3580/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3580/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3580/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3742/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_604_val597_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3742/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3742/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3742/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3585/tmp_product, operation Mode is: A2*(B:0x2d).
DSP Report: register data_240_val236_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3585/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3585/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3585/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3631/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_121_val120_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3631/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3631/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3631/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3719/tmp_product, operation Mode is: A2*(B:0x26).
DSP Report: register data_226_val222_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3719/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3719/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3719/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3706/tmp_product, operation Mode is: A2*(B:0x2c).
DSP Report: register data_940_val930_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3706/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3706/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3706/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3573/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_926_val916_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3573/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3573/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3573/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3575/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_933_val923_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3575/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3575/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3575/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3745/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register data_317_val312_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3745/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3745/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3745/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3628/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_419_val413_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3628/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3628/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3628/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3555/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_390_val385_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3555/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3555/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3555/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U3608/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_347_val342_int_reg_reg is absorbed into DSP mul_16s_6s_22_1_1_U3608/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U3608/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U3608/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3562/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register data_436_val430_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3562/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3562/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3562/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3601/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_545_val538_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3601/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3601/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3601/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3599/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register data_513_val506_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3599/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3599/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3599/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3564/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register data_485_val478_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3564/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3564/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3564/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3661/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_580_val573_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3661/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3661/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3661/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3569/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_573_val566_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3569/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3569/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3569/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3584/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_622_val615_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3584/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3584/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3584/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3646/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register data_590_val583_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3646/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3646/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3646/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3659/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_552_val545_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3659/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3659/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3659/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3614/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_426_val420_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3614/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3614/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3614/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3636/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_1017_val1006_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3636/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3636/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3636/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3558/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_649_val642_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3558/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3558/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3558/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3747/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_684_val677_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3747/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3747/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3747/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3556/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register data_677_val670_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3556/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3556/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3556/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3613/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_744_val737_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3613/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3613/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3613/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3735/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register data_863_val854_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3735/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3735/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3735/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3755/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register data_856_val847_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3755/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3755/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3755/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3756/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_832_val824_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3756/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3756/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3756/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3619/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register data_828_val820_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3619/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3619/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3619/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3577/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_730_val723_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3577/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3577/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3577/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U3574/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register data_928_val918_int_reg_reg is absorbed into DSP mul_16s_6s_22_1_1_U3574/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U3574/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U3574/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3603/tmp_product, operation Mode is: A2*(B:0x39).
DSP Report: register data_947_val937_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3603/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3603/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3603/tmp_product.
DSP Report: Generating DSP mul_16s_7s_23_1_1_U3576/tmp_product, operation Mode is: A2*(B:0x3ffda).
DSP Report: register data_946_val936_int_reg_reg is absorbed into DSP mul_16s_7s_23_1_1_U3576/tmp_product.
DSP Report: operator mul_16s_7s_23_1_1_U3576/tmp_product is absorbed into DSP mul_16s_7s_23_1_1_U3576/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3713/tmp_product, operation Mode is: A2*(B:0x34).
DSP Report: register data_976_val966_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3713/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3713/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3713/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3691/tmp_product, operation Mode is: A2*(B:0x2c).
DSP Report: register data_974_val964_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3691/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3691/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3691/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3634/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_1101_val1088_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3634/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3634/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3634/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3590/tmp_product, operation Mode is: A2*(B:0x26).
DSP Report: register data_1073_val1060_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3590/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3590/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3590/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3702/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register data_30_val30_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3702/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3702/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3702/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3760/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_1150_val1137_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3760/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3760/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3760/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3665/tmp_product, operation Mode is: A2*(B:0x2a).
DSP Report: register data_1122_val1109_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3665/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3665/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3665/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3724/tmp_product, operation Mode is: A2*(B:0x2f).
DSP Report: register data_1115_val1102_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3724/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3724/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3724/tmp_product.
DSP Report: Generating DSP mul_16s_7ns_23_1_1_U3638/tmp_product, operation Mode is: A2*(B:0x2b).
DSP Report: register data_1052_val1039_int_reg_reg is absorbed into DSP mul_16s_7ns_23_1_1_U3638/tmp_product.
DSP Report: operator mul_16s_7ns_23_1_1_U3638/tmp_product is absorbed into DSP mul_16s_7ns_23_1_1_U3638/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3632/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_125_val124_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3632/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3632/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3632/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3711/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_160_val157_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3711/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3711/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3711/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3633/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_132_val131_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3633/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3633/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3633/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3693/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register data_44_val44_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3693/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3693/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3693/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3550/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_212_val209_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3550/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3550/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3550/tmp_product.
DSP Report: Generating DSP mul_16s_6ns_22_1_1_U3645/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register data_170_val167_int_reg_reg is absorbed into DSP mul_16s_6ns_22_1_1_U3645/tmp_product.
DSP Report: operator mul_16s_6ns_22_1_1_U3645/tmp_product is absorbed into DSP mul_16s_6ns_22_1_1_U3645/tmp_product.
DSP Report: Generating DSP mult_64_reg_1064466_reg, operation Mode is: (A2*(B:0x45))'.
DSP Report: register data_66_val65_int_reg_reg is absorbed into DSP mult_64_reg_1064466_reg.
DSP Report: register mult_64_reg_1064466_reg is absorbed into DSP mult_64_reg_1064466_reg.
DSP Report: operator mul_16s_8ns_24_1_1_U3731/tmp_product is absorbed into DSP mult_64_reg_1064466_reg.
DSP Report: Generating DSP mult_61_reg_1064461_reg, operation Mode is: (A2*(B:0x68))'.
DSP Report: register data_63_val62_int_reg_reg is absorbed into DSP mult_61_reg_1064461_reg.
DSP Report: register mult_61_reg_1064461_reg is absorbed into DSP mult_61_reg_1064461_reg.
DSP Report: operator mul_16s_8ns_24_1_1_U3563/tmp_product is absorbed into DSP mult_61_reg_1064461_reg.
DSP Report: Generating DSP mult_68_reg_1064476_reg, operation Mode is: (A2*(B:0x87))'.
DSP Report: register data_70_val69_int_reg_reg is absorbed into DSP mult_68_reg_1064476_reg.
DSP Report: register mult_68_reg_1064476_reg is absorbed into DSP mult_68_reg_1064476_reg.
DSP Report: operator mul_16s_9ns_24_1_1_U3733/tmp_product is absorbed into DSP mult_68_reg_1064476_reg.
DSP Report: Generating DSP mult_67_reg_1064471_reg, operation Mode is: (A2*(B:0x5b))'.
DSP Report: register data_69_val68_int_reg_reg is absorbed into DSP mult_67_reg_1064471_reg.
DSP Report: register mult_67_reg_1064471_reg is absorbed into DSP mult_67_reg_1064471_reg.
DSP Report: operator mul_16s_8ns_24_1_1_U3732/tmp_product is absorbed into DSP mult_67_reg_1064471_reg.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3635/tmp_product, operation Mode is: A2*(B:0x47).
DSP Report: register data_68_val67_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3635/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3635/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3635/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3594/tmp_product, operation Mode is: A2*(B:0x3ffba).
DSP Report: register data_67_val66_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3594/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3594/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3594/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3644/tmp_product, operation Mode is: A2*(B:0xa8).
DSP Report: register data_77_val76_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3644/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3644/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3644/tmp_product.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3618/tmp_product, operation Mode is: A2*(B:0xc5).
DSP Report: register data_76_val75_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3618/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3618/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3618/tmp_product.
DSP Report: Generating DSP mult_79_reg_1064486_reg, operation Mode is: (A2*(B:0x3ffa8))'.
DSP Report: register data_81_val80_int_reg_reg is absorbed into DSP mult_79_reg_1064486_reg.
DSP Report: register mult_79_reg_1064486_reg is absorbed into DSP mult_79_reg_1064486_reg.
DSP Report: operator mul_16s_8s_24_1_1_U3680/tmp_product is absorbed into DSP mult_79_reg_1064486_reg.
DSP Report: Generating DSP mult_78_reg_1064481_reg, operation Mode is: (A2*(B:0x7b))'.
DSP Report: register data_80_val79_int_reg_reg is absorbed into DSP mult_78_reg_1064481_reg.
DSP Report: register mult_78_reg_1064481_reg is absorbed into DSP mult_78_reg_1064481_reg.
DSP Report: operator mul_16s_8ns_24_1_1_U3657/tmp_product is absorbed into DSP mult_78_reg_1064481_reg.
DSP Report: Generating DSP mul_16s_9ns_24_1_1_U3754/tmp_product, operation Mode is: A2*(B:0xe8).
DSP Report: register data_79_val78_int_reg_reg is absorbed into DSP mul_16s_9ns_24_1_1_U3754/tmp_product.
DSP Report: operator mul_16s_9ns_24_1_1_U3754/tmp_product is absorbed into DSP mul_16s_9ns_24_1_1_U3754/tmp_product.
DSP Report: Generating DSP mul_16s_8s_24_1_1_U3662/tmp_product, operation Mode is: A2*(B:0x3ffb3).
DSP Report: register data_78_val77_int_reg_reg is absorbed into DSP mul_16s_8s_24_1_1_U3662/tmp_product.
DSP Report: operator mul_16s_8s_24_1_1_U3662/tmp_product is absorbed into DSP mul_16s_8s_24_1_1_U3662/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3676/tmp_product, operation Mode is: A2*(B:0x56).
DSP Report: register data_75_val74_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3676/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3676/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3676/tmp_product.
DSP Report: Generating DSP mul_16s_10ns_24_1_1_U3734/tmp_product, operation Mode is: A2*(B:0x149).
DSP Report: register data_72_val71_int_reg_reg is absorbed into DSP mul_16s_10ns_24_1_1_U3734/tmp_product.
DSP Report: operator mul_16s_10ns_24_1_1_U3734/tmp_product is absorbed into DSP mul_16s_10ns_24_1_1_U3734/tmp_product.
DSP Report: Generating DSP mul_16s_8ns_24_1_1_U3655/tmp_product, operation Mode is: A2*(B:0x63).
DSP Report: register data_73_val72_int_reg_reg is absorbed into DSP mul_16s_8ns_24_1_1_U3655/tmp_product.
DSP Report: operator mul_16s_8ns_24_1_1_U3655/tmp_product is absorbed into DSP mul_16s_8ns_24_1_1_U3655/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[13]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[13]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[14]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[14]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[15]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[15]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[17]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[17]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[18]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[18]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[19]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[19]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[20]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[20]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[21]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[21]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[22]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[22]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[23]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[23]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[24]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[24]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[25]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[25]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[26]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[26]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[27]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[27]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[28]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[28]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[29]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[29]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[30]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[30]' (FDE) to 'regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regslice_both_layer10_out_U/B_V_data_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regslice_both_layer10_out_U/B_V_data_1_payload_A_reg[31] )
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_input_layer_U/B_V_data_1_payload_A_reg' and it is trimmed from '64' to '60' bits. [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_input_layer_U/B_V_data_1_payload_B_reg' and it is trimmed from '64' to '60' bits. [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/syn/verilog/cnn_core_regslice_both.v:93]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1_fu_4124/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1_fu_4124/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3_fu_5154/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3_fu_5154/ap_done_reg_reg)
INFO: [Synth 8-6904] The RAM "cnn_core__GCB1/layer2_out_U/U_cnn_core_fifo_w3072_d4_A_ram/mem_reg" of size (depth=3 x width=3072) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design cnn_core__GCB1 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design cnn_core__GCB1 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_core__GCB1 has port if_fifo_cap[0] driven by constant 0
RAM ("repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/in_data16_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/in_data16_U/ram_reg"
INFO: [Synth 8-3971] The signal "repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/in_data16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "cnn_core__GCB1/layer2_out_U/U_cnn_core_fifo_w3072_d4_A_ram/mem_reg" of size (depth=3 x width=3072) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/grp_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4_fu_3639/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/grp_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4_fu_3639/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-6904] The RAM "layer12_out_U/U_cnn_core_fifo_w672_d28_A_ram/mem_reg" of size (depth=27 x width=672) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer13_out_U/U_cnn_core_fifo_w672_d28_A_ram/mem_reg" of size (depth=27 x width=672) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product, operation Mode is: A''*(B:0x3ff9f).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product, operation Mode is: A''*(B:0x36).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2333/tmp_product, operation Mode is: A2*(B:0x3ffea).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2333/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2333/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2333/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product, operation Mode is: A''*(B:0x64).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product, operation Mode is: A''*(B:0x39).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product, operation Mode is: A''*(B:0x5c).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product, operation Mode is: A''*(B:0x8e).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product, operation Mode is: A''*(B:0x9e).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product, operation Mode is: A''*(B:0xb7).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2337/tmp_product, operation Mode is: A2*(B:0x66).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2337/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2337/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2337/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product, operation Mode is: A''*(B:0x3ff7b).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2331/tmp_product, operation Mode is: A2*(B:0x3ffae).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2331/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2331/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2331/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product, operation Mode is: A''*(B:0x54).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product.
DSP Report: register grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/sext_ln42_120_reg_4471_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product, operation Mode is: A''*(B:0x76).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product, operation Mode is: A''*(B:0x3ffed).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product, operation Mode is: A''*(B:0x3ff8b).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product.
DSP Report: register grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/sext_ln42_120_reg_4471_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2339/tmp_product, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2339/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2339/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2339/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product, operation Mode is: A''*(B:0x3ff9a).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product, operation Mode is: A''*(B:0x75).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product, operation Mode is: A''*(B:0x3ffb1).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product, operation Mode is: A''*(B:0x3ffcd).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product, operation Mode is: A''*(B:0x3ffb4).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product, operation Mode is: A''*(B:0x23).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product.
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2317/tmp_product, operation Mode is: A2*(B:0x35).
DSP Report: register void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_reg is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2317/tmp_product.
DSP Report: operator grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2317/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2317/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("layer11_out_U/U_cnn_core_fifo_w12_d1024_A_ram/mem_reg") is too shallow (depth = 1023) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer11_out_U/U_cnn_core_fifo_w12_d1024_A_ram/mem_reg"
RAM ("layer4_out_U/U_cnn_core_fifo_w119_d336_A_ram/mem_reg") is too shallow (depth = 335) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 14 bits of RAM "U_cnn_core_fifo_w112_d336_A_ram/mem_reg" due to constant propagation. Old ram width 112 bits, new ram width 98 bits.
RAM ("layer5_out_U/U_cnn_core_fifo_w112_d336_A_ram/mem_reg") is too shallow (depth = 335) to use URAM. Choosing BRAM instead of URAM 
RAM ("layer6_out_U/U_cnn_core_fifo_w112_d168_A_ram/mem_reg") is too shallow (depth = 167) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "layer12_out_U/U_cnn_core_fifo_w672_d28_A_ram/mem_reg" of size (depth=27 x width=672) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer13_out_U/U_cnn_core_fifo_w672_d28_A_ram/mem_reg" of size (depth=27 x width=672) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_3_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_2_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_0_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_1_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_6_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_4_int_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/ap_return_5_int_reg_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_3_reg_283_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_2_reg_278_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_reg_268_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_1_reg_273_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_6_reg_298_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_4_reg_288_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/res_out_5_reg_293_reg[16]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_reg[1]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_reg[1] )
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_reg[1]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_reg[0]' (FDE) to 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/\void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2922.098 ; gain = 1550.504 ; free physical = 170 ; free virtual = 24555
---------------------------------------------------------------------------------
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3551/tmp_product_29 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3611/tmp_product_2c : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3618/tmp_product_6a : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3643/tmp_product_28 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3644/tmp_product_6b : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3695/tmp_product_30 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3718/tmp_product_32 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3748/tmp_product_26 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_9ns_24_1_1_U3754/tmp_product_6f : 0 0 : 528 528 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3572/tmp_product_1b : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3587/tmp_product_2 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3593/tmp_product_11 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3595/tmp_product_20 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3596/tmp_product_7 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3597/tmp_product_45 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3598/tmp_product_35 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3604/tmp_product_27 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3610/tmp_product_a : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3642/tmp_product_14 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3658/tmp_product_d : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3666/tmp_product_22 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3667/tmp_product_f : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3673/tmp_product_30 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3674/tmp_product_6 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3688/tmp_product_33 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3696/tmp_product_36 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3700/tmp_product_1a : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3714/tmp_product_19 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3716/tmp_product_16 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3717/tmp_product_43 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3730/tmp_product_10 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_9ns_24_1_1_U3750/tmp_product_32 : 0 0 : 415 415 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2321/tmp_product_c : 0 0 : 348 348 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2324/tmp_product_e : 0 0 : 348 348 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9ns_20_1_0_U2332/tmp_product_f : 0 0 : 348 348 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_9s_20_1_0_U2327/tmp_product_13 : 0 0 : 348 348 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2337/tmp_product_a : 0 0 : 293 293 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2331/tmp_product_12 : 0 0 : 293 293 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_68_reg_1064476_reg_65 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3552/tmp_product_37 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3559/tmp_product_1c : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3571/tmp_product_17 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3582/tmp_product_44 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3609/tmp_product_2b : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3640/tmp_product_18 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3649/tmp_product_e : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3672/tmp_product_b : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3681/tmp_product_28 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3683/tmp_product_38 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3687/tmp_product_0 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3692/tmp_product_1d : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3699/tmp_product_24 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3703/tmp_product_2c : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3705/tmp_product_1f : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3707/tmp_product_4 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3729/tmp_product_21 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3738/tmp_product_25 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3746/tmp_product_13 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3749/tmp_product_31 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3751/tmp_product_2e : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8ns_24_1_1_U3752/tmp_product_2f : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3561/tmp_product_1e : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3565/tmp_product_26 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3615/tmp_product_5 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3686/tmp_product_2a : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3715/tmp_product_15 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_8s_24_1_1_U3758/tmp_product_c : 0 0 : 277 277 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2317/tmp_product_1c : 0 0 : 264 264 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2339/tmp_product_15 : 0 0 : 264 264 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3583/tmp_product_12 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3612/tmp_product_34 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3622/tmp_product_23 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3671/tmp_product_2d : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3682/tmp_product_29 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_10ns_24_1_1_U3694/tmp_product_8 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3549/tmp_product_a : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3553/tmp_product_18 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3567/tmp_product_c : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3570/tmp_product_13 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3573/tmp_product_2 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3575/tmp_product_0 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3579/tmp_product_16 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3580/tmp_product_8 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3585/tmp_product_6 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3588/tmp_product_d : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3590/tmp_product_5c : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3603/tmp_product_61 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3621/tmp_product_12 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3625/tmp_product_21 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3626/tmp_product_24 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3627/tmp_product_25 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3629/tmp_product_22 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3630/tmp_product_23 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3631/tmp_product_5 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3634/tmp_product_5d : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3638/tmp_product_57 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3648/tmp_product_14 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3652/tmp_product_15 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3660/tmp_product_1b : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3665/tmp_product_59 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3668/tmp_product_10 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3669/tmp_product_9 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3684/tmp_product_17 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3691/tmp_product_5e : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3698/tmp_product_11 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3704/tmp_product_19 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3706/tmp_product_3 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3713/tmp_product_5f : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3719/tmp_product_4 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3720/tmp_product_1a : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3724/tmp_product_58 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3736/tmp_product_b : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3742/tmp_product_7 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3760/tmp_product_5a : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7ns_23_1_1_U3762/tmp_product_f : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7s_23_1_1_U3560/tmp_product_e : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_7s_23_1_1_U3576/tmp_product_60 : 0 0 : 252 252 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2316/tmp_product_10 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2323/tmp_product_7 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2329/tmp_product_1b : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2334/tmp_product_11 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8ns_20_1_0_U2338/tmp_product_5 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2322/tmp_product_1e : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2325/tmp_product_17 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2326/tmp_product_14 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2328/tmp_product_1a : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2330/tmp_product_4 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_8s_20_1_0_U2340/tmp_product_2 : 0 0 : 247 247 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3550/tmp_product_52 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3555/tmp_product_43 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3556/tmp_product_4e : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3558/tmp_product_50 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3562/tmp_product_41 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3564/tmp_product_3e : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3569/tmp_product_3c : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3577/tmp_product_48 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3578/tmp_product_3b : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3584/tmp_product_3b : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3591/tmp_product_3d : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3599/tmp_product_3f : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3601/tmp_product_40 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3613/tmp_product_4d : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3614/tmp_product_37 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3617/tmp_product_41 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3619/tmp_product_49 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3628/tmp_product_44 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3632/tmp_product_56 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3633/tmp_product_54 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3636/tmp_product_46 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3645/tmp_product_51 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3646/tmp_product_3a : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3659/tmp_product_39 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3661/tmp_product_3d : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3678/tmp_product_39 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3690/tmp_product_42 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3693/tmp_product_53 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3702/tmp_product_5b : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3711/tmp_product_55 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3725/tmp_product_40 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3726/tmp_product_3c : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3735/tmp_product_4c : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6ns_22_1_1_U3737/tmp_product_3e : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3745/tmp_product_45 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3747/tmp_product_4f : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3755/tmp_product_4b : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6ns_22_1_1_U3756/tmp_product_4a : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6s_22_1_1_U3574/tmp_product_47 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_6s_22_1_1_U3608/tmp_product_42 : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB5 mul_16s_6s_22_1_1_U3739/tmp_product_3f : 0 0 : 240 240 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2319/tmp_product_1d : 0 0 : 228 228 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2320/tmp_product_0 : 0 0 : 228 228 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7ns_19_1_0_U2336/tmp_product_6 : 0 0 : 228 228 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_7s_19_1_0_U2318/tmp_product_1f : 0 0 : 228 228 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2335/tmp_product_18 : 0 0 : 221 221 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_61_reg_1064461_reg_64 : 0 0 : 212 212 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_64_reg_1064466_reg_62 : 0 0 : 212 212 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_67_reg_1064471_reg_67 : 0 0 : 212 212 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_78_reg_1064481_reg_6d : 0 0 : 212 212 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mult_79_reg_1064486_reg_6c : 0 0 : 212 212 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_10ns_24_1_1_U3663/tmp_product_1c : 0 0 : 209 209 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_10ns_24_1_1_U3734/tmp_product_71 : 0 0 : 209 209 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3606/tmp_product_20 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3623/tmp_product_34 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3635/tmp_product_69 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3655/tmp_product_70 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3664/tmp_product_2a : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3676/tmp_product_72 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3689/tmp_product_2b : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3708/tmp_product_2d : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3710/tmp_product_1e : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3712/tmp_product_33 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3722/tmp_product_36 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8ns_24_1_1_U3753/tmp_product_2f : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8s_24_1_1_U3554/tmp_product_35 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8s_24_1_1_U3594/tmp_product_68 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8s_24_1_1_U3654/tmp_product_2e : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8s_24_1_1_U3662/tmp_product_6e : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4 mul_16s_8s_24_1_1_U3741/tmp_product_31 : 0 0 : 203 203 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB0 mul_16s_5ns_21_1_1_U3592/tmp_product_0 : 0 0 : 167 167 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2 mul_16s_5ns_21_1_1_U3651/tmp_product_2 : 0 0 : 167 167 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2 mul_16s_5ns_21_1_1_U3727/tmp_product_0 : 0 0 : 167 167 : Used 1 time 0
 Sort Area is cnn_core__GCB2 grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76/mul_12s_6s_18_1_0_U2333/tmp_product_8 : 0 0 : 155 155 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB3 mul_16s_5ns_21_1_1_U3605/tmp_product_0 : 0 0 : 152 152 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1 mul_16s_5ns_21_1_1_U3656/tmp_product_0 : 0 0 : 152 152 : Used 1 time 0
 Sort Area is cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1 mul_16s_5ns_21_1_1_U3709/tmp_product_2 : 0 0 : 152 152 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                            | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0 | in_data16_U/ram_reg                     | 256 x 12(NO_CHANGE)    | W |   | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_U                                                          | U_cnn_core_fifo_w12_d1024_A_ram/mem_reg | 1023 x 12(READ_FIRST)  | W |   | 1023 x 12(WRITE_FIRST) |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_U                                                           | U_cnn_core_fifo_w119_d336_A_ram/mem_reg | 335 x 119(READ_FIRST)  | W |   | 335 x 119(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|layer5_out_U                                                           | U_cnn_core_fifo_w112_d336_A_ram/mem_reg | 335 x 112(READ_FIRST)  | W |   | 335 x 112(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      |                 | 
|layer6_out_U                                                           | U_cnn_core_fifo_w112_d168_A_ram/mem_reg | 167 x 112(READ_FIRST)  | W |   | 167 x 112(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                                          | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+
|cnn_core__GCB1 | layer2_out_U/U_cnn_core_fifo_w3072_d4_A_ram/mem_reg | Implied   | 4 x 3072             | RAM32M16 x 220  | 
|layer12_out_U  | U_cnn_core_fifo_w672_d28_A_ram/mem_reg              | Implied   | 32 x 672             | RAM32M16 x 48   | 
|layer13_out_U  | U_cnn_core_fifo_w672_d28_A_ram/mem_reg              | Implied   | 32 x 672             | RAM32M16 x 48   | 
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_core                                                                       | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xa4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xcb)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x10a)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc6)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x87)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x57)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x14e)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x119)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xa5)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffa6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x11e)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xa1)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x4e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xb0)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffb6)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x67)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xca)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x7b)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xde)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffb4)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xab)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x5e)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x111)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xf7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xa2)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x61)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x85)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x149)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xdd)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xac)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffb9)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x66)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xab)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x53)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x1a)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x1d)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xac)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0x55)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A2*(B:0xc7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB0    | A2*(B:0xb)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1    | A2*(B:0xb)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1    | A2*(B:0xd)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2    | A2*(B:0xb)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2    | A2*(B:0xb)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB3    | A2*(B:0xd)        | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x46)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffbd)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x64)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x5c)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xe1)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffb7)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xa1)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x79)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffab)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x7a)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xc4)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x4d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x96)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xc7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xf7)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x33)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x5d)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x43)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x118)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x27)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x23)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffdb)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x32)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2d)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x13)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x19)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x1b)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffed)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x39)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffda)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x34)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2c)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x26)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x16)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2a)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2f)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x2b)       | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x15)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x17)       | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x45))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x68))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x87))'    | 16     | 9      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x5b))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x47)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffba)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xa8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xc5)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x3ffa8))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A2*(B:0x7b))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0xe8)       | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x3ffb3)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x56)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x149)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A2*(B:0x63)       | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ff9f)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ff9a)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x36)      | 12     | 7      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A2*(B:0x3ffea)    | 12     | 6      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x64)      | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x39)      | 12     | 7      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x5c)      | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x8e)      | 12     | 9      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x9e)      | 12     | 9      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0xb7)      | 12     | 9      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A2*(B:0x66)       | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ff7b)   | 12     | 9      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A2*(B:0x3ffae)    | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x54)      | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x76)      | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ffed)   | 12     | 6      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ff8b)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A2*(B:0x3ffd6)    | 12     | 7      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ff9a)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x75)      | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ffb1)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ffcd)   | 12     | 7      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x3ffb4)   | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*(B:0x23)      | 12     | 7      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A2*(B:0x35)       | 12     | 7      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2922.098 ; gain = 1550.504 ; free physical = 171 ; free virtual = 24573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                            | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0 | in_data16_U/ram_reg                     | 256 x 12(NO_CHANGE)    | W |   | 256 x 12(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_U                                                          | U_cnn_core_fifo_w12_d1024_A_ram/mem_reg | 1023 x 12(READ_FIRST)  | W |   | 1023 x 12(WRITE_FIRST) |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_U                                                           | U_cnn_core_fifo_w119_d336_A_ram/mem_reg | 335 x 119(READ_FIRST)  | W |   | 335 x 119(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|layer5_out_U                                                           | U_cnn_core_fifo_w112_d336_A_ram/mem_reg | 335 x 112(READ_FIRST)  | W |   | 335 x 112(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      |                 | 
|layer6_out_U                                                           | U_cnn_core_fifo_w112_d168_A_ram/mem_reg | 167 x 112(READ_FIRST)  | W |   | 167 x 112(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                                          | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+
|cnn_core__GCB1 | layer2_out_U/U_cnn_core_fifo_w3072_d4_A_ram/mem_reg | Implied   | 4 x 3072             | RAM32M16 x 220  | 
|layer12_out_U  | U_cnn_core_fifo_w672_d28_A_ram/mem_reg              | Implied   | 32 x 672             | RAM32M16 x 48   | 
|layer13_out_U  | U_cnn_core_fifo_w672_d28_A_ram/mem_reg              | Implied   | 32 x 672             | RAM32M16 x 48   | 
+---------------+-----------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_9_0/repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/in_data16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9_1/layer11_out_U/U_cnn_core_fifo_w12_d1024_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9_1/layer4_out_U/U_cnn_core_fifo_w119_d336_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9_1/layer4_out_U/U_cnn_core_fifo_w119_d336_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2930.102 ; gain = 1558.508 ; free physical = 183 ; free virtual = 24440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/in_data16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer11_out_U/U_cnn_core_fifo_w12_d1024_A_ram/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_cnn_core_fifo_w119_d336_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_cnn_core_fifo_w119_d336_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 189 ; free virtual = 24341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 188 ; free virtual = 24341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 160 ; free virtual = 24323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 159 ; free virtual = 24323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 258 ; free virtual = 24335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 260 ; free virtual = 24337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A'*B)'     | 30     | 18     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A''*B)'    | 30     | 18     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A'*B        | 30     | 6      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 6      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 6      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A''*B)'    | 30     | 6      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A'*B)'     | 30     | 18     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 7      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 7      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 7      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 7      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A'*B        | 30     | 7      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 7      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A''*B)'    | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A'*B)'     | 30     | 18     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 18     | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 8      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 8      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | A''*B       | 30     | 8      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s | (A''*B)'    | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB0    | A''*B       | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB3    | (A''*B)'    | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2    | A''*B       | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1    | A''*B       | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB1    | A''*B       | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB2    | A''*B       | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 5      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 18     | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 6      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | (A''*B)'    | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core                                                                       | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s__GB4    | A''*B       | 30     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  4053|
|3     |DSP48E2         |    19|
|4     |DSP_ALU         |   186|
|5     |DSP_A_B_DATA    |   186|
|6     |DSP_C_DATA      |   186|
|7     |DSP_MULTIPLIER  |   186|
|8     |DSP_M_DATA      |   186|
|9     |DSP_OUTPUT      |   186|
|10    |DSP_PREADD      |   186|
|11    |DSP_PREADD_DATA |   186|
|12    |LUT1            |  1556|
|13    |LUT2            | 18976|
|14    |LUT3            |  5048|
|15    |LUT4            |  6736|
|16    |LUT5            |  1595|
|17    |LUT6            |  6414|
|18    |MUXF7           |    34|
|19    |RAM32M          |     1|
|20    |RAM32M16        |   315|
|21    |RAMB18E2        |     3|
|22    |RAMB36E2        |     5|
|23    |FDRE            | 59737|
|24    |FDSE            |    34|
|25    |IBUF            |    53|
|26    |OBUF            |    37|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                               |Module                                                                                                                                                                                         |Cells  |
+------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                    |                                                                                                                                                                                               | 106105|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0                 |cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s                                                                                                                   |   1550|
|3     |    flow_control_loop_pipe_U                                                           |cnn_core_flow_control_loop_pipe_461                                                                                                                                                            |     19|
|4     |    grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60    |cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s                                                                                                                 |   1497|
|5     |      grp_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s_fu_76   |cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s                                                                                                                  |   1108|
|6     |        mul_12s_6s_18_1_0_U2333                                                        |cnn_core_mul_12s_6s_18_1_0                                                                                                                                                                     |     12|
|7     |        mul_12s_6s_18_1_0_U2335                                                        |cnn_core_mul_12s_6s_18_1_0_462                                                                                                                                                                 |     39|
|8     |        mul_12s_7ns_19_1_0_U2317                                                       |cnn_core_mul_12s_7ns_19_1_0                                                                                                                                                                    |      1|
|9     |        mul_12s_7ns_19_1_0_U2319                                                       |cnn_core_mul_12s_7ns_19_1_0_463                                                                                                                                                                |     21|
|10    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__37   |      8|
|11    |        mul_12s_7ns_19_1_0_U2320                                                       |cnn_core_mul_12s_7ns_19_1_0_464                                                                                                                                                                |     29|
|12    |        mul_12s_7ns_19_1_0_U2336                                                       |cnn_core_mul_12s_7ns_19_1_0_465                                                                                                                                                                |     11|
|13    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__36   |      8|
|14    |        mul_12s_7s_19_1_0_U2318                                                        |cnn_core_mul_12s_7s_19_1_0                                                                                                                                                                     |      2|
|15    |        mul_12s_7s_19_1_0_U2339                                                        |cnn_core_mul_12s_7s_19_1_0_466                                                                                                                                                                 |      1|
|16    |        mul_12s_8ns_20_1_0_U2316                                                       |cnn_core_mul_12s_8ns_20_1_0                                                                                                                                                                    |     46|
|17    |        mul_12s_8ns_20_1_0_U2323                                                       |cnn_core_mul_12s_8ns_20_1_0_467                                                                                                                                                                |     54|
|18    |        mul_12s_8ns_20_1_0_U2329                                                       |cnn_core_mul_12s_8ns_20_1_0_468                                                                                                                                                                |     39|
|19    |        mul_12s_8ns_20_1_0_U2334                                                       |cnn_core_mul_12s_8ns_20_1_0_469                                                                                                                                                                |      2|
|20    |        mul_12s_8ns_20_1_0_U2337                                                       |cnn_core_mul_12s_8ns_20_1_0_470                                                                                                                                                                |     17|
|21    |        mul_12s_8ns_20_1_0_U2338                                                       |cnn_core_mul_12s_8ns_20_1_0_471                                                                                                                                                                |     15|
|22    |        mul_12s_8s_20_1_0_U2322                                                        |cnn_core_mul_12s_8s_20_1_0                                                                                                                                                                     |      1|
|23    |        mul_12s_8s_20_1_0_U2325                                                        |cnn_core_mul_12s_8s_20_1_0_472                                                                                                                                                                 |     38|
|24    |        mul_12s_8s_20_1_0_U2326                                                        |cnn_core_mul_12s_8s_20_1_0_473                                                                                                                                                                 |      9|
|25    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__3    |      8|
|26    |        mul_12s_8s_20_1_0_U2328                                                        |cnn_core_mul_12s_8s_20_1_0_474                                                                                                                                                                 |     17|
|27    |        mul_12s_8s_20_1_0_U2330                                                        |cnn_core_mul_12s_8s_20_1_0_475                                                                                                                                                                 |      8|
|28    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__34   |      8|
|29    |        mul_12s_8s_20_1_0_U2331                                                        |cnn_core_mul_12s_8s_20_1_0_476                                                                                                                                                                 |      1|
|30    |        mul_12s_8s_20_1_0_U2340                                                        |cnn_core_mul_12s_8s_20_1_0_477                                                                                                                                                                 |      1|
|31    |        mul_12s_9ns_20_1_0_U2321                                                       |cnn_core_mul_12s_9ns_20_1_0                                                                                                                                                                    |      1|
|32    |        mul_12s_9ns_20_1_0_U2324                                                       |cnn_core_mul_12s_9ns_20_1_0_478                                                                                                                                                                |      8|
|33    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__83   |      8|
|34    |        mul_12s_9ns_20_1_0_U2332                                                       |cnn_core_mul_12s_9ns_20_1_0_479                                                                                                                                                                |     39|
|35    |        mul_12s_9s_20_1_0_U2327                                                        |cnn_core_mul_12s_9s_20_1_0                                                                                                                                                                     |     30|
|36    |          tmp_product                                                                  |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__11   |      8|
|37    |  dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0                    |cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s                                                                                                                      |  72088|
|38    |    grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685 |cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare                                                                                                                |  14898|
|39    |      flow_control_loop_pipe_sequential_init_U                                         |cnn_core_flow_control_loop_pipe_sequential_init_460                                                                                                                                            |     25|
|40    |    grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853          |cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s                                                                                                                         |  57109|
|41    |      mult_64_reg_1064466_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel__5                 |      8|
|42    |      mult_61_reg_1064461_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel__1                 |      8|
|43    |      mult_68_reg_1064476_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel__4                 |      8|
|44    |      mult_67_reg_1064471_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel__2                 |      8|
|45    |      mult_79_reg_1064486_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel__3                 |      8|
|46    |      mult_78_reg_1064481_reg                                                          |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mult_78_reg_1064481_reg_funnel                    |      8|
|47    |      mul_16s_10ns_24_1_1_U3663                                                        |cnn_core_mul_16s_10ns_24_1_1_264                                                                                                                                                               |      9|
|48    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__41   |      8|
|49    |      mul_16s_10ns_24_1_1_U3734                                                        |cnn_core_mul_16s_10ns_24_1_1_268                                                                                                                                                               |      8|
|50    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__112  |      8|
|51    |      mul_16s_6ns_22_1_1_U3550                                                         |cnn_core_mul_16s_6ns_22_1_1                                                                                                                                                                    |      8|
|52    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__9    |      8|
|53    |      mul_16s_10ns_24_1_1_U3583                                                        |cnn_core_mul_16s_10ns_24_1_1                                                                                                                                                                   |     26|
|54    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__126  |      8|
|55    |      mul_16s_10ns_24_1_1_U3612                                                        |cnn_core_mul_16s_10ns_24_1_1_262                                                                                                                                                               |      8|
|56    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__64   |      8|
|57    |      mul_16s_10ns_24_1_1_U3622                                                        |cnn_core_mul_16s_10ns_24_1_1_263                                                                                                                                                               |      9|
|58    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__39   |      8|
|59    |      mul_16s_10ns_24_1_1_U3671                                                        |cnn_core_mul_16s_10ns_24_1_1_265                                                                                                                                                               |     26|
|60    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__50   |      8|
|61    |      mul_16s_10ns_24_1_1_U3682                                                        |cnn_core_mul_16s_10ns_24_1_1_266                                                                                                                                                               |     39|
|62    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__11   |      8|
|63    |      mul_16s_10ns_24_1_1_U3694                                                        |cnn_core_mul_16s_10ns_24_1_1_267                                                                                                                                                               |      9|
|64    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__119  |      8|
|65    |      mul_16s_5ns_21_1_1_U3592                                                         |cnn_core_mul_16s_5ns_21_1_1                                                                                                                                                                    |     24|
|66    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__18   |      8|
|67    |      mul_16s_5ns_21_1_1_U3605                                                         |cnn_core_mul_16s_5ns_21_1_1_269                                                                                                                                                                |     89|
|68    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__13   |      8|
|69    |      mul_16s_5ns_21_1_1_U3651                                                         |cnn_core_mul_16s_5ns_21_1_1_270                                                                                                                                                                |      8|
|70    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__78   |      8|
|71    |      mul_16s_5ns_21_1_1_U3656                                                         |cnn_core_mul_16s_5ns_21_1_1_271                                                                                                                                                                |     23|
|72    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__103  |      8|
|73    |      mul_16s_5ns_21_1_1_U3709                                                         |cnn_core_mul_16s_5ns_21_1_1_272                                                                                                                                                                |     23|
|74    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__134  |      8|
|75    |      mul_16s_5ns_21_1_1_U3727                                                         |cnn_core_mul_16s_5ns_21_1_1_273                                                                                                                                                                |     24|
|76    |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__1    |      8|
|77    |      mul_16s_5s_21_1_1_U3557                                                          |cnn_core_mul_16s_5s_21_1_1                                                                                                                                                                     |     66|
|78    |      mul_16s_5s_21_1_1_U3566                                                          |cnn_core_mul_16s_5s_21_1_1_274                                                                                                                                                                 |     66|
|79    |      mul_16s_5s_21_1_1_U3568                                                          |cnn_core_mul_16s_5s_21_1_1_275                                                                                                                                                                 |     66|
|80    |      mul_16s_5s_21_1_1_U3581                                                          |cnn_core_mul_16s_5s_21_1_1_276                                                                                                                                                                 |     66|
|81    |      mul_16s_5s_21_1_1_U3586                                                          |cnn_core_mul_16s_5s_21_1_1_277                                                                                                                                                                 |     37|
|82    |      mul_16s_5s_21_1_1_U3589                                                          |cnn_core_mul_16s_5s_21_1_1_278                                                                                                                                                                 |     33|
|83    |      mul_16s_5s_21_1_1_U3600                                                          |cnn_core_mul_16s_5s_21_1_1_279                                                                                                                                                                 |     37|
|84    |      mul_16s_5s_21_1_1_U3602                                                          |cnn_core_mul_16s_5s_21_1_1_280                                                                                                                                                                 |     66|
|85    |      mul_16s_5s_21_1_1_U3607                                                          |cnn_core_mul_16s_5s_21_1_1_281                                                                                                                                                                 |     51|
|86    |      mul_16s_5s_21_1_1_U3616                                                          |cnn_core_mul_16s_5s_21_1_1_282                                                                                                                                                                 |     52|
|87    |      mul_16s_5s_21_1_1_U3620                                                          |cnn_core_mul_16s_5s_21_1_1_283                                                                                                                                                                 |     33|
|88    |      mul_16s_5s_21_1_1_U3624                                                          |cnn_core_mul_16s_5s_21_1_1_284                                                                                                                                                                 |     66|
|89    |      mul_16s_5s_21_1_1_U3637                                                          |cnn_core_mul_16s_5s_21_1_1_285                                                                                                                                                                 |     66|
|90    |      mul_16s_5s_21_1_1_U3639                                                          |cnn_core_mul_16s_5s_21_1_1_286                                                                                                                                                                 |     51|
|91    |      mul_16s_5s_21_1_1_U3641                                                          |cnn_core_mul_16s_5s_21_1_1_287                                                                                                                                                                 |     66|
|92    |      mul_16s_5s_21_1_1_U3647                                                          |cnn_core_mul_16s_5s_21_1_1_288                                                                                                                                                                 |     37|
|93    |      mul_16s_5s_21_1_1_U3650                                                          |cnn_core_mul_16s_5s_21_1_1_289                                                                                                                                                                 |     51|
|94    |      mul_16s_5s_21_1_1_U3653                                                          |cnn_core_mul_16s_5s_21_1_1_290                                                                                                                                                                 |     66|
|95    |      mul_16s_5s_21_1_1_U3670                                                          |cnn_core_mul_16s_5s_21_1_1_291                                                                                                                                                                 |     66|
|96    |      mul_16s_5s_21_1_1_U3675                                                          |cnn_core_mul_16s_5s_21_1_1_292                                                                                                                                                                 |     37|
|97    |      mul_16s_5s_21_1_1_U3677                                                          |cnn_core_mul_16s_5s_21_1_1_293                                                                                                                                                                 |     52|
|98    |      mul_16s_5s_21_1_1_U3679                                                          |cnn_core_mul_16s_5s_21_1_1_294                                                                                                                                                                 |     51|
|99    |      mul_16s_5s_21_1_1_U3685                                                          |cnn_core_mul_16s_5s_21_1_1_295                                                                                                                                                                 |     48|
|100   |      mul_16s_5s_21_1_1_U3697                                                          |cnn_core_mul_16s_5s_21_1_1_296                                                                                                                                                                 |     66|
|101   |      mul_16s_5s_21_1_1_U3701                                                          |cnn_core_mul_16s_5s_21_1_1_297                                                                                                                                                                 |     66|
|102   |      mul_16s_5s_21_1_1_U3721                                                          |cnn_core_mul_16s_5s_21_1_1_298                                                                                                                                                                 |     52|
|103   |      mul_16s_5s_21_1_1_U3723                                                          |cnn_core_mul_16s_5s_21_1_1_299                                                                                                                                                                 |     66|
|104   |      mul_16s_5s_21_1_1_U3728                                                          |cnn_core_mul_16s_5s_21_1_1_300                                                                                                                                                                 |     37|
|105   |      mul_16s_5s_21_1_1_U3740                                                          |cnn_core_mul_16s_5s_21_1_1_301                                                                                                                                                                 |     67|
|106   |      mul_16s_5s_21_1_1_U3743                                                          |cnn_core_mul_16s_5s_21_1_1_302                                                                                                                                                                 |     37|
|107   |      mul_16s_5s_21_1_1_U3744                                                          |cnn_core_mul_16s_5s_21_1_1_303                                                                                                                                                                 |     66|
|108   |      mul_16s_5s_21_1_1_U3757                                                          |cnn_core_mul_16s_5s_21_1_1_304                                                                                                                                                                 |     66|
|109   |      mul_16s_5s_21_1_1_U3759                                                          |cnn_core_mul_16s_5s_21_1_1_305                                                                                                                                                                 |     52|
|110   |      mul_16s_5s_21_1_1_U3761                                                          |cnn_core_mul_16s_5s_21_1_1_306                                                                                                                                                                 |     37|
|111   |      mul_16s_6ns_22_1_1_U3555                                                         |cnn_core_mul_16s_6ns_22_1_1_307                                                                                                                                                                |     24|
|112   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__92   |      8|
|113   |      mul_16s_6ns_22_1_1_U3556                                                         |cnn_core_mul_16s_6ns_22_1_1_308                                                                                                                                                                |     24|
|114   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__93   |      8|
|115   |      mul_16s_6ns_22_1_1_U3558                                                         |cnn_core_mul_16s_6ns_22_1_1_309                                                                                                                                                                |     24|
|116   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__13   |      8|
|117   |      mul_16s_6ns_22_1_1_U3562                                                         |cnn_core_mul_16s_6ns_22_1_1_310                                                                                                                                                                |     24|
|118   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__31   |      8|
|119   |      mul_16s_6ns_22_1_1_U3564                                                         |cnn_core_mul_16s_6ns_22_1_1_311                                                                                                                                                                |     24|
|120   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__91   |      8|
|121   |      mul_16s_6ns_22_1_1_U3569                                                         |cnn_core_mul_16s_6ns_22_1_1_312                                                                                                                                                                |     25|
|122   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__132  |      8|
|123   |      mul_16s_6ns_22_1_1_U3577                                                         |cnn_core_mul_16s_6ns_22_1_1_313                                                                                                                                                                |     24|
|124   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__75   |      8|
|125   |      mul_16s_6ns_22_1_1_U3578                                                         |cnn_core_mul_16s_6ns_22_1_1_314                                                                                                                                                                |     25|
|126   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__57   |      8|
|127   |      mul_16s_6ns_22_1_1_U3584                                                         |cnn_core_mul_16s_6ns_22_1_1_315                                                                                                                                                                |     24|
|128   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__43   |      8|
|129   |      mul_16s_6ns_22_1_1_U3591                                                         |cnn_core_mul_16s_6ns_22_1_1_316                                                                                                                                                                |     25|
|130   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__131  |      8|
|131   |      mul_16s_6ns_22_1_1_U3599                                                         |cnn_core_mul_16s_6ns_22_1_1_317                                                                                                                                                                |     24|
|132   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__52   |      8|
|133   |      mul_16s_6ns_22_1_1_U3601                                                         |cnn_core_mul_16s_6ns_22_1_1_318                                                                                                                                                                |    118|
|134   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__25   |      8|
|135   |      mul_16s_6ns_22_1_1_U3613                                                         |cnn_core_mul_16s_6ns_22_1_1_319                                                                                                                                                                |     24|
|136   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__105  |      8|
|137   |      mul_16s_6ns_22_1_1_U3614                                                         |cnn_core_mul_16s_6ns_22_1_1_320                                                                                                                                                                |     24|
|138   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__128  |      8|
|139   |      mul_16s_6ns_22_1_1_U3617                                                         |cnn_core_mul_16s_6ns_22_1_1_321                                                                                                                                                                |     25|
|140   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__40   |      8|
|141   |      mul_16s_6ns_22_1_1_U3619                                                         |cnn_core_mul_16s_6ns_22_1_1_322                                                                                                                                                                |     25|
|142   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__135  |      8|
|143   |      mul_16s_6ns_22_1_1_U3628                                                         |cnn_core_mul_16s_6ns_22_1_1_323                                                                                                                                                                |     40|
|144   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__14   |      8|
|145   |      mul_16s_6ns_22_1_1_U3632                                                         |cnn_core_mul_16s_6ns_22_1_1_324                                                                                                                                                                |     24|
|146   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__19   |      8|
|147   |      mul_16s_6ns_22_1_1_U3633                                                         |cnn_core_mul_16s_6ns_22_1_1_325                                                                                                                                                                |     24|
|148   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__21   |      8|
|149   |      mul_16s_6ns_22_1_1_U3636                                                         |cnn_core_mul_16s_6ns_22_1_1_326                                                                                                                                                                |     24|
|150   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__70   |      8|
|151   |      mul_16s_6ns_22_1_1_U3645                                                         |cnn_core_mul_16s_6ns_22_1_1_327                                                                                                                                                                |     25|
|152   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__82   |      8|
|153   |      mul_16s_6ns_22_1_1_U3646                                                         |cnn_core_mul_16s_6ns_22_1_1_328                                                                                                                                                                |     24|
|154   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__72   |      8|
|155   |      mul_16s_6ns_22_1_1_U3659                                                         |cnn_core_mul_16s_6ns_22_1_1_329                                                                                                                                                                |     24|
|156   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__123  |      8|
|157   |      mul_16s_6ns_22_1_1_U3661                                                         |cnn_core_mul_16s_6ns_22_1_1_330                                                                                                                                                                |      8|
|158   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__65   |      8|
|159   |      mul_16s_6ns_22_1_1_U3678                                                         |cnn_core_mul_16s_6ns_22_1_1_331                                                                                                                                                                |     24|
|160   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__12   |      8|
|161   |      mul_16s_6ns_22_1_1_U3690                                                         |cnn_core_mul_16s_6ns_22_1_1_332                                                                                                                                                                |     24|
|162   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__102  |      8|
|163   |      mul_16s_6ns_22_1_1_U3693                                                         |cnn_core_mul_16s_6ns_22_1_1_333                                                                                                                                                                |     24|
|164   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__55   |      8|
|165   |      mul_16s_6ns_22_1_1_U3702                                                         |cnn_core_mul_16s_6ns_22_1_1_334                                                                                                                                                                |     37|
|166   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__30   |      8|
|167   |      mul_16s_6ns_22_1_1_U3711                                                         |cnn_core_mul_16s_6ns_22_1_1_335                                                                                                                                                                |     24|
|168   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__81   |      8|
|169   |      mul_16s_6ns_22_1_1_U3725                                                         |cnn_core_mul_16s_6ns_22_1_1_336                                                                                                                                                                |     24|
|170   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__110  |      8|
|171   |      mul_16s_6ns_22_1_1_U3726                                                         |cnn_core_mul_16s_6ns_22_1_1_337                                                                                                                                                                |      8|
|172   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__2    |      8|
|173   |      mul_16s_6ns_22_1_1_U3735                                                         |cnn_core_mul_16s_6ns_22_1_1_338                                                                                                                                                                |      8|
|174   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__27   |      8|
|175   |      mul_16s_6ns_22_1_1_U3737                                                         |cnn_core_mul_16s_6ns_22_1_1_339                                                                                                                                                                |      8|
|176   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__39   |      8|
|177   |      mul_16s_6ns_22_1_1_U3745                                                         |cnn_core_mul_16s_6ns_22_1_1_340                                                                                                                                                                |     24|
|178   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__59   |      8|
|179   |      mul_16s_6ns_22_1_1_U3747                                                         |cnn_core_mul_16s_6ns_22_1_1_341                                                                                                                                                                |     24|
|180   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__124  |      8|
|181   |      mul_16s_6ns_22_1_1_U3755                                                         |cnn_core_mul_16s_6ns_22_1_1_342                                                                                                                                                                |     25|
|182   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__95   |      8|
|183   |      mul_16s_6ns_22_1_1_U3756                                                         |cnn_core_mul_16s_6ns_22_1_1_343                                                                                                                                                                |      8|
|184   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__67   |      8|
|185   |      mul_16s_6s_22_1_1_U3574                                                          |cnn_core_mul_16s_6s_22_1_1                                                                                                                                                                     |     24|
|186   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__90   |      8|
|187   |      mul_16s_6s_22_1_1_U3608                                                          |cnn_core_mul_16s_6s_22_1_1_344                                                                                                                                                                 |     24|
|188   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__6    |      8|
|189   |      mul_16s_6s_22_1_1_U3739                                                          |cnn_core_mul_16s_6s_22_1_1_345                                                                                                                                                                 |     86|
|190   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__31   |      8|
|191   |      mul_16s_7ns_23_1_1_U3549                                                         |cnn_core_mul_16s_7ns_23_1_1                                                                                                                                                                    |     11|
|192   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__96   |      8|
|193   |      mul_16s_7ns_23_1_1_U3553                                                         |cnn_core_mul_16s_7ns_23_1_1_346                                                                                                                                                                |      8|
|194   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__32   |      8|
|195   |      mul_16s_7ns_23_1_1_U3567                                                         |cnn_core_mul_16s_7ns_23_1_1_347                                                                                                                                                                |     41|
|196   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__38   |      8|
|197   |      mul_16s_7ns_23_1_1_U3570                                                         |cnn_core_mul_16s_7ns_23_1_1_348                                                                                                                                                                |     37|
|198   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__100  |      8|
|199   |      mul_16s_7ns_23_1_1_U3573                                                         |cnn_core_mul_16s_7ns_23_1_1_349                                                                                                                                                                |      8|
|200   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__130  |      8|
|201   |      mul_16s_7ns_23_1_1_U3575                                                         |cnn_core_mul_16s_7ns_23_1_1_350                                                                                                                                                                |     11|
|202   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__61   |      8|
|203   |      mul_16s_7ns_23_1_1_U3579                                                         |cnn_core_mul_16s_7ns_23_1_1_351                                                                                                                                                                |    133|
|204   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__9    |      8|
|205   |      mul_16s_7ns_23_1_1_U3580                                                         |cnn_core_mul_16s_7ns_23_1_1_352                                                                                                                                                                |     37|
|206   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__85   |      8|
|207   |      mul_16s_7ns_23_1_1_U3585                                                         |cnn_core_mul_16s_7ns_23_1_1_353                                                                                                                                                                |     37|
|208   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__74   |      8|
|209   |      mul_16s_7ns_23_1_1_U3588                                                         |cnn_core_mul_16s_7ns_23_1_1_354                                                                                                                                                                |     25|
|210   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__137  |      8|
|211   |      mul_16s_7ns_23_1_1_U3590                                                         |cnn_core_mul_16s_7ns_23_1_1_355                                                                                                                                                                |     26|
|212   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__118  |      8|
|213   |      mul_16s_7ns_23_1_1_U3603                                                         |cnn_core_mul_16s_7ns_23_1_1_356                                                                                                                                                                |      8|
|214   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__30   |      8|
|215   |      mul_16s_7ns_23_1_1_U3621                                                         |cnn_core_mul_16s_7ns_23_1_1_357                                                                                                                                                                |      8|
|216   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__28   |      8|
|217   |      mul_16s_7ns_23_1_1_U3625                                                         |cnn_core_mul_16s_7ns_23_1_1_358                                                                                                                                                                |     40|
|218   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__129  |      8|
|219   |      mul_16s_7ns_23_1_1_U3626                                                         |cnn_core_mul_16s_7ns_23_1_1_359                                                                                                                                                                |     26|
|220   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__99   |      8|
|221   |      mul_16s_7ns_23_1_1_U3627                                                         |cnn_core_mul_16s_7ns_23_1_1_360                                                                                                                                                                |      8|
|222   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__25   |      8|
|223   |      mul_16s_7ns_23_1_1_U3629                                                         |cnn_core_mul_16s_7ns_23_1_1_361                                                                                                                                                                |     25|
|224   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__87   |      8|
|225   |      mul_16s_7ns_23_1_1_U3630                                                         |cnn_core_mul_16s_7ns_23_1_1_362                                                                                                                                                                |     41|
|226   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__5    |      8|
|227   |      mul_16s_7ns_23_1_1_U3631                                                         |cnn_core_mul_16s_7ns_23_1_1_363                                                                                                                                                                |      8|
|228   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__7    |      8|
|229   |      mul_16s_7ns_23_1_1_U3634                                                         |cnn_core_mul_16s_7ns_23_1_1_364                                                                                                                                                                |      8|
|230   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__42   |      8|
|231   |      mul_16s_7ns_23_1_1_U3638                                                         |cnn_core_mul_16s_7ns_23_1_1_365                                                                                                                                                                |     40|
|232   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__111  |      8|
|233   |      mul_16s_7ns_23_1_1_U3648                                                         |cnn_core_mul_16s_7ns_23_1_1_366                                                                                                                                                                |     25|
|234   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__16   |      8|
|235   |      mul_16s_7ns_23_1_1_U3652                                                         |cnn_core_mul_16s_7ns_23_1_1_367                                                                                                                                                                |      9|
|236   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__29   |      8|
|237   |      mul_16s_7ns_23_1_1_U3660                                                         |cnn_core_mul_16s_7ns_23_1_1_368                                                                                                                                                                |      8|
|238   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__89   |      8|
|239   |      mul_16s_7ns_23_1_1_U3665                                                         |cnn_core_mul_16s_7ns_23_1_1_369                                                                                                                                                                |      8|
|240   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__108  |      8|
|241   |      mul_16s_7ns_23_1_1_U3668                                                         |cnn_core_mul_16s_7ns_23_1_1_370                                                                                                                                                                |     70|
|242   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__24   |      8|
|243   |      mul_16s_7ns_23_1_1_U3669                                                         |cnn_core_mul_16s_7ns_23_1_1_371                                                                                                                                                                |     40|
|244   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel       |      8|
|245   |      mul_16s_7ns_23_1_1_U3684                                                         |cnn_core_mul_16s_7ns_23_1_1_372                                                                                                                                                                |     26|
|246   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__106  |      8|
|247   |      mul_16s_7ns_23_1_1_U3691                                                         |cnn_core_mul_16s_7ns_23_1_1_373                                                                                                                                                                |      9|
|248   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__40   |      8|
|249   |      mul_16s_7ns_23_1_1_U3698                                                         |cnn_core_mul_16s_7ns_23_1_1_374                                                                                                                                                                |     11|
|250   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__104  |      8|
|251   |      mul_16s_7ns_23_1_1_U3704                                                         |cnn_core_mul_16s_7ns_23_1_1_375                                                                                                                                                                |     25|
|252   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__127  |      8|
|253   |      mul_16s_7ns_23_1_1_U3706                                                         |cnn_core_mul_16s_7ns_23_1_1_376                                                                                                                                                                |     37|
|254   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__56   |      8|
|255   |      mul_16s_7ns_23_1_1_U3713                                                         |cnn_core_mul_16s_7ns_23_1_1_377                                                                                                                                                                |     86|
|256   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__18   |      8|
|257   |      mul_16s_7ns_23_1_1_U3719                                                         |cnn_core_mul_16s_7ns_23_1_1_378                                                                                                                                                                |     11|
|258   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__77   |      8|
|259   |      mul_16s_7ns_23_1_1_U3720                                                         |cnn_core_mul_16s_7ns_23_1_1_379                                                                                                                                                                |     26|
|260   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__23   |      8|
|261   |      mul_16s_7ns_23_1_1_U3724                                                         |cnn_core_mul_16s_7ns_23_1_1_380                                                                                                                                                                |     26|
|262   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__33   |      8|
|263   |      mul_16s_7ns_23_1_1_U3736                                                         |cnn_core_mul_16s_7ns_23_1_1_381                                                                                                                                                                |     37|
|264   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__35   |      8|
|265   |      mul_16s_7ns_23_1_1_U3742                                                         |cnn_core_mul_16s_7ns_23_1_1_382                                                                                                                                                                |     11|
|266   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__15   |      8|
|267   |      mul_16s_7ns_23_1_1_U3760                                                         |cnn_core_mul_16s_7ns_23_1_1_383                                                                                                                                                                |     11|
|268   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__12   |      8|
|269   |      mul_16s_7ns_23_1_1_U3762                                                         |cnn_core_mul_16s_7ns_23_1_1_384                                                                                                                                                                |      9|
|270   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__6    |      8|
|271   |      mul_16s_7s_23_1_1_U3560                                                          |cnn_core_mul_16s_7s_23_1_1                                                                                                                                                                     |     55|
|272   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__71   |      8|
|273   |      mul_16s_7s_23_1_1_U3576                                                          |cnn_core_mul_16s_7s_23_1_1_385                                                                                                                                                                 |     26|
|274   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__101  |      8|
|275   |      mul_16s_8ns_24_1_1_U3552                                                         |cnn_core_mul_16s_8ns_24_1_1                                                                                                                                                                    |      8|
|276   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__41   |      8|
|277   |      mul_16s_8ns_24_1_1_U3559                                                         |cnn_core_mul_16s_8ns_24_1_1_386                                                                                                                                                                |     26|
|278   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__60   |      8|
|279   |      mul_16s_8ns_24_1_1_U3571                                                         |cnn_core_mul_16s_8ns_24_1_1_387                                                                                                                                                                |      8|
|280   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__27   |      8|
|281   |      mul_16s_8ns_24_1_1_U3582                                                         |cnn_core_mul_16s_8ns_24_1_1_388                                                                                                                                                                |      8|
|282   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__69   |      8|
|283   |      mul_16s_8ns_24_1_1_U3606                                                         |cnn_core_mul_16s_8ns_24_1_1_389                                                                                                                                                                |     39|
|284   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__36   |      8|
|285   |      mul_16s_8ns_24_1_1_U3609                                                         |cnn_core_mul_16s_8ns_24_1_1_390                                                                                                                                                                |      8|
|286   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__86   |      8|
|287   |      mul_16s_8ns_24_1_1_U3623                                                         |cnn_core_mul_16s_8ns_24_1_1_391                                                                                                                                                                |     71|
|288   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__2    |      8|
|289   |      mul_16s_8ns_24_1_1_U3635                                                         |cnn_core_mul_16s_8ns_24_1_1_392                                                                                                                                                                |      8|
|290   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__107  |      8|
|291   |      mul_16s_8ns_24_1_1_U3640                                                         |cnn_core_mul_16s_8ns_24_1_1_393                                                                                                                                                                |     39|
|292   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__10   |      8|
|293   |      mul_16s_8ns_24_1_1_U3649                                                         |cnn_core_mul_16s_8ns_24_1_1_394                                                                                                                                                                |     26|
|294   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__116  |      8|
|295   |      mul_16s_8ns_24_1_1_U3655                                                         |cnn_core_mul_16s_8ns_24_1_1_395                                                                                                                                                                |      9|
|296   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__49   |      8|
|297   |      mul_16s_8ns_24_1_1_U3664                                                         |cnn_core_mul_16s_8ns_24_1_1_396                                                                                                                                                                |      8|
|298   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__16   |      8|
|299   |      mul_16s_8ns_24_1_1_U3672                                                         |cnn_core_mul_16s_8ns_24_1_1_397                                                                                                                                                                |     39|
|300   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__120  |      8|
|301   |      mul_16s_8ns_24_1_1_U3676                                                         |cnn_core_mul_16s_8ns_24_1_1_398                                                                                                                                                                |     39|
|302   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__45   |      8|
|303   |      mul_16s_8ns_24_1_1_U3681                                                         |cnn_core_mul_16s_8ns_24_1_1_399                                                                                                                                                                |      8|
|304   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__5    |      8|
|305   |      mul_16s_8ns_24_1_1_U3683                                                         |cnn_core_mul_16s_8ns_24_1_1_400                                                                                                                                                                |     71|
|306   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__19   |      8|
|307   |      mul_16s_8ns_24_1_1_U3687                                                         |cnn_core_mul_16s_8ns_24_1_1_401                                                                                                                                                                |      9|
|308   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__10   |      8|
|309   |      mul_16s_8ns_24_1_1_U3689                                                         |cnn_core_mul_16s_8ns_24_1_1_402                                                                                                                                                                |     71|
|310   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__34   |      8|
|311   |      mul_16s_8ns_24_1_1_U3692                                                         |cnn_core_mul_16s_8ns_24_1_1_403                                                                                                                                                                |      8|
|312   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__26   |      8|
|313   |      mul_16s_8ns_24_1_1_U3699                                                         |cnn_core_mul_16s_8ns_24_1_1_404                                                                                                                                                                |    132|
|314   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__20   |      8|
|315   |      mul_16s_8ns_24_1_1_U3703                                                         |cnn_core_mul_16s_8ns_24_1_1_405                                                                                                                                                                |     39|
|316   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__24   |      8|
|317   |      mul_16s_8ns_24_1_1_U3705                                                         |cnn_core_mul_16s_8ns_24_1_1_406                                                                                                                                                                |     40|
|318   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__28   |      8|
|319   |      mul_16s_8ns_24_1_1_U3707                                                         |cnn_core_mul_16s_8ns_24_1_1_407                                                                                                                                                                |     39|
|320   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__122  |      8|
|321   |      mul_16s_8ns_24_1_1_U3708                                                         |cnn_core_mul_16s_8ns_24_1_1_408                                                                                                                                                                |     26|
|322   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__22   |      8|
|323   |      mul_16s_8ns_24_1_1_U3710                                                         |cnn_core_mul_16s_8ns_24_1_1_409                                                                                                                                                                |      8|
|324   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__109  |      8|
|325   |      mul_16s_8ns_24_1_1_U3712                                                         |cnn_core_mul_16s_8ns_24_1_1_410                                                                                                                                                                |     26|
|326   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__73   |      8|
|327   |      mul_16s_8ns_24_1_1_U3722                                                         |cnn_core_mul_16s_8ns_24_1_1_411                                                                                                                                                                |     40|
|328   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__1    |      8|
|329   |      mul_16s_8ns_24_1_1_U3729                                                         |cnn_core_mul_16s_8ns_24_1_1_412                                                                                                                                                                |      8|
|330   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__58   |      8|
|331   |      mul_16s_8ns_24_1_1_U3738                                                         |cnn_core_mul_16s_8ns_24_1_1_413                                                                                                                                                                |     26|
|332   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__97   |      8|
|333   |      mul_16s_8ns_24_1_1_U3746                                                         |cnn_core_mul_16s_8ns_24_1_1_414                                                                                                                                                                |      8|
|334   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__63   |      8|
|335   |      mul_16s_8ns_24_1_1_U3749                                                         |cnn_core_mul_16s_8ns_24_1_1_415                                                                                                                                                                |     26|
|336   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__80   |      8|
|337   |      mul_16s_8ns_24_1_1_U3751                                                         |cnn_core_mul_16s_8ns_24_1_1_416                                                                                                                                                                |      8|
|338   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__113  |      8|
|339   |      mul_16s_8ns_24_1_1_U3752                                                         |cnn_core_mul_16s_8ns_24_1_1_417                                                                                                                                                                |      9|
|340   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__17   |      8|
|341   |      mul_16s_8ns_24_1_1_U3753                                                         |cnn_core_mul_16s_8ns_24_1_1_418                                                                                                                                                                |      9|
|342   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__7    |      8|
|343   |      mul_16s_8s_24_1_1_U3554                                                          |cnn_core_mul_16s_8s_24_1_1                                                                                                                                                                     |      9|
|344   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__23   |      8|
|345   |      mul_16s_8s_24_1_1_U3561                                                          |cnn_core_mul_16s_8s_24_1_1_419                                                                                                                                                                 |      9|
|346   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__8    |      8|
|347   |      mul_16s_8s_24_1_1_U3565                                                          |cnn_core_mul_16s_8s_24_1_1_420                                                                                                                                                                 |      8|
|348   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__48   |      8|
|349   |      mul_16s_8s_24_1_1_U3594                                                          |cnn_core_mul_16s_8s_24_1_1_421                                                                                                                                                                 |     26|
|350   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__44   |      8|
|351   |      mul_16s_8s_24_1_1_U3615                                                          |cnn_core_mul_16s_8s_24_1_1_422                                                                                                                                                                 |      9|
|352   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__98   |      8|
|353   |      mul_16s_8s_24_1_1_U3654                                                          |cnn_core_mul_16s_8s_24_1_1_423                                                                                                                                                                 |      8|
|354   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__88   |      8|
|355   |      mul_16s_8s_24_1_1_U3662                                                          |cnn_core_mul_16s_8s_24_1_1_424                                                                                                                                                                 |     26|
|356   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__8    |      8|
|357   |      mul_16s_8s_24_1_1_U3686                                                          |cnn_core_mul_16s_8s_24_1_1_425                                                                                                                                                                 |      9|
|358   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__17   |      8|
|359   |      mul_16s_8s_24_1_1_U3715                                                          |cnn_core_mul_16s_8s_24_1_1_426                                                                                                                                                                 |      8|
|360   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__94   |      8|
|361   |      mul_16s_8s_24_1_1_U3741                                                          |cnn_core_mul_16s_8s_24_1_1_427                                                                                                                                                                 |     26|
|362   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__66   |      8|
|363   |      mul_16s_8s_24_1_1_U3758                                                          |cnn_core_mul_16s_8s_24_1_1_428                                                                                                                                                                 |      9|
|364   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__51   |      8|
|365   |      mul_16s_9ns_24_1_1_U3551                                                         |cnn_core_mul_16s_9ns_24_1_1                                                                                                                                                                    |      9|
|366   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__35   |      8|
|367   |      mul_16s_9ns_24_1_1_U3572                                                         |cnn_core_mul_16s_9ns_24_1_1_429                                                                                                                                                                |     39|
|368   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__46   |      8|
|369   |      mul_16s_9ns_24_1_1_U3587                                                         |cnn_core_mul_16s_9ns_24_1_1_430                                                                                                                                                                |      8|
|370   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__14   |      8|
|371   |      mul_16s_9ns_24_1_1_U3593                                                         |cnn_core_mul_16s_9ns_24_1_1_431                                                                                                                                                                |     41|
|372   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel       |      8|
|373   |      mul_16s_9ns_24_1_1_U3595                                                         |cnn_core_mul_16s_9ns_24_1_1_432                                                                                                                                                                |     26|
|374   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__3    |      8|
|375   |      mul_16s_9ns_24_1_1_U3596                                                         |cnn_core_mul_16s_9ns_24_1_1_433                                                                                                                                                                |     39|
|376   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__136  |      8|
|377   |      mul_16s_9ns_24_1_1_U3597                                                         |cnn_core_mul_16s_9ns_24_1_1_434                                                                                                                                                                |     39|
|378   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__4    |      8|
|379   |      mul_16s_9ns_24_1_1_U3598                                                         |cnn_core_mul_16s_9ns_24_1_1_435                                                                                                                                                                |     40|
|380   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__33   |      8|
|381   |      mul_16s_9ns_24_1_1_U3604                                                         |cnn_core_mul_16s_9ns_24_1_1_436                                                                                                                                                                |      9|
|382   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__76   |      8|
|383   |      mul_16s_9ns_24_1_1_U3610                                                         |cnn_core_mul_16s_9ns_24_1_1_437                                                                                                                                                                |      8|
|384   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__54   |      8|
|385   |      mul_16s_9ns_24_1_1_U3611                                                         |cnn_core_mul_16s_9ns_24_1_1_438                                                                                                                                                                |     41|
|386   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__15   |      8|
|387   |      mul_16s_9ns_24_1_1_U3618                                                         |cnn_core_mul_16s_9ns_24_1_1_439                                                                                                                                                                |     26|
|388   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__114  |      8|
|389   |      mul_16s_9ns_24_1_1_U3642                                                         |cnn_core_mul_16s_9ns_24_1_1_440                                                                                                                                                                |     26|
|390   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__20   |      8|
|391   |      mul_16s_9ns_24_1_1_U3643                                                         |cnn_core_mul_16s_9ns_24_1_1_441                                                                                                                                                                |      8|
|392   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__53   |      8|
|393   |      mul_16s_9ns_24_1_1_U3644                                                         |cnn_core_mul_16s_9ns_24_1_1_442                                                                                                                                                                |      8|
|394   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__47   |      8|
|395   |      mul_16s_9ns_24_1_1_U3658                                                         |cnn_core_mul_16s_9ns_24_1_1_443                                                                                                                                                                |     39|
|396   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__115  |      8|
|397   |      mul_16s_9ns_24_1_1_U3666                                                         |cnn_core_mul_16s_9ns_24_1_1_444                                                                                                                                                                |     26|
|398   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__62   |      8|
|399   |      mul_16s_9ns_24_1_1_U3667                                                         |cnn_core_mul_16s_9ns_24_1_1_445                                                                                                                                                                |      8|
|400   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__125  |      8|
|401   |      mul_16s_9ns_24_1_1_U3673                                                         |cnn_core_mul_16s_9ns_24_1_1_446                                                                                                                                                                |     40|
|402   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__32   |      8|
|403   |      mul_16s_9ns_24_1_1_U3674                                                         |cnn_core_mul_16s_9ns_24_1_1_447                                                                                                                                                                |      8|
|404   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__68   |      8|
|405   |      mul_16s_9ns_24_1_1_U3688                                                         |cnn_core_mul_16s_9ns_24_1_1_448                                                                                                                                                                |     26|
|406   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__29   |      8|
|407   |      mul_16s_9ns_24_1_1_U3695                                                         |cnn_core_mul_16s_9ns_24_1_1_449                                                                                                                                                                |     39|
|408   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__26   |      8|
|409   |      mul_16s_9ns_24_1_1_U3696                                                         |cnn_core_mul_16s_9ns_24_1_1_450                                                                                                                                                                |      9|
|410   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__21   |      8|
|411   |      mul_16s_9ns_24_1_1_U3700                                                         |cnn_core_mul_16s_9ns_24_1_1_451                                                                                                                                                                |      9|
|412   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__38   |      8|
|413   |      mul_16s_9ns_24_1_1_U3714                                                         |cnn_core_mul_16s_9ns_24_1_1_452                                                                                                                                                                |     71|
|414   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__22   |      8|
|415   |      mul_16s_9ns_24_1_1_U3716                                                         |cnn_core_mul_16s_9ns_24_1_1_453                                                                                                                                                                |      9|
|416   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__4    |      8|
|417   |      mul_16s_9ns_24_1_1_U3717                                                         |cnn_core_mul_16s_9ns_24_1_1_454                                                                                                                                                                |      9|
|418   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__117  |      8|
|419   |      mul_16s_9ns_24_1_1_U3718                                                         |cnn_core_mul_16s_9ns_24_1_1_455                                                                                                                                                                |      8|
|420   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__133  |      8|
|421   |      mul_16s_9ns_24_1_1_U3730                                                         |cnn_core_mul_16s_9ns_24_1_1_456                                                                                                                                                                |     73|
|422   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_9ns_24_1_1_U3593/tmp_product_funnel__37   |      8|
|423   |      mul_16s_9ns_24_1_1_U3748                                                         |cnn_core_mul_16s_9ns_24_1_1_457                                                                                                                                                                |     26|
|424   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__121  |      8|
|425   |      mul_16s_9ns_24_1_1_U3750                                                         |cnn_core_mul_16s_9ns_24_1_1_458                                                                                                                                                                |      8|
|426   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__84   |      8|
|427   |      mul_16s_9ns_24_1_1_U3754                                                         |cnn_core_mul_16s_9ns_24_1_1_459                                                                                                                                                                |      8|
|428   |        tmp_product                                                                    |\dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s_fu_5853/mul_16s_7ns_23_1_1_U3669/tmp_product_funnel__79   |      8|
|429   |    regslice_both_layer10_out_U                                                        |cnn_core_regslice_both__parameterized0                                                                                                                                                         |     56|
|430   |  layer11_out_U                                                                        |cnn_core_fifo_w12_d1024_A                                                                                                                                                                      |    110|
|431   |    U_cnn_core_fifo_w12_d1024_A_ram                                                    |cnn_core_fifo_w12_d1024_A_ram                                                                                                                                                                  |      1|
|432   |  layer12_out_U                                                                        |cnn_core_fifo_w672_d28_A                                                                                                                                                                       |    778|
|433   |    U_cnn_core_fifo_w672_d28_A_ram                                                     |cnn_core_fifo_w672_d28_A_ram_261                                                                                                                                                               |    721|
|434   |  layer13_out_U                                                                        |cnn_core_fifo_w672_d28_A_0                                                                                                                                                                     |    806|
|435   |    U_cnn_core_fifo_w672_d28_A_ram                                                     |cnn_core_fifo_w672_d28_A_ram                                                                                                                                                                   |    725|
|436   |  layer2_out_U                                                                         |cnn_core_fifo_w3072_d4_A                                                                                                                                                                       |   3378|
|437   |    U_cnn_core_fifo_w3072_d4_A_ram                                                     |cnn_core_fifo_w3072_d4_A_ram                                                                                                                                                                   |   3293|
|438   |  layer4_out_U                                                                         |cnn_core_fifo_w119_d336_A                                                                                                                                                                      |    163|
|439   |    U_cnn_core_fifo_w119_d336_A_ram                                                    |cnn_core_fifo_w119_d336_A_ram                                                                                                                                                                  |     59|
|440   |  layer5_out_U                                                                         |cnn_core_fifo_w112_d336_A                                                                                                                                                                      |    309|
|441   |    U_cnn_core_fifo_w112_d336_A_ram                                                    |cnn_core_fifo_w112_d336_A_ram                                                                                                                                                                  |    206|
|442   |  layer6_out_U                                                                         |cnn_core_fifo_w112_d168_A                                                                                                                                                                      |     87|
|443   |    U_cnn_core_fifo_w112_d168_A_ram                                                    |cnn_core_fifo_w112_d168_A_ram                                                                                                                                                                  |      2|
|444   |  pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0               |cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s                                                                                                                 |    403|
|445   |    flow_control_loop_pipe_U                                                           |cnn_core_flow_control_loop_pipe_260                                                                                                                                                            |     33|
|446   |  relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0                  |cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s                                                                                                                    |    325|
|447   |    flow_control_loop_pipe_U                                                           |cnn_core_flow_control_loop_pipe_259                                                                                                                                                            |     22|
|448   |  repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0               |cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s                                                                                                                 |   5202|
|449   |    grp_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4_fu_3639   |cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4                                                                                                                  |     59|
|450   |      flow_control_loop_pipe_sequential_init_U                                         |cnn_core_flow_control_loop_pipe_sequential_init_258                                                                                                                                            |     44|
|451   |    in_data16_U                                                                        |cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb                                                                                                      |   1940|
|452   |  repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0               |cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s                                                                                                                 |     23|
|453   |    flow_control_loop_pipe_U                                                           |cnn_core_flow_control_loop_pipe_257                                                                                                                                                            |     14|
|454   |  repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0                |cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s                                                                                                                  |   1488|
|455   |    flow_control_loop_pipe_U                                                           |cnn_core_flow_control_loop_pipe                                                                                                                                                                |     19|
|456   |  start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_U     |cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0                                                                                                        |     11|
|457   |  start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_U        |cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0                                                                                                           |     11|
|458   |  start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_U   |cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe                                                                                                      |      8|
|459   |  start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_U      |cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0                                                                                                         |     10|
|460   |  start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_U   |cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud                                                                                                      |     12|
|461   |  start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_U   |cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg                                                                                                      |     12|
|462   |  start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_U    |cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0                                                                                                       |     11|
|463   |  transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0                |cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s                                                                                                                  |  18996|
|464   |    grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1_fu_4124   |cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1                                                                                                                  |  12619|
|465   |      flow_control_loop_pipe_sequential_init_U                                         |cnn_core_flow_control_loop_pipe_sequential_init_256                                                                                                                                            |    320|
|466   |    grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3_fu_5154   |cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3                                                                                                                  |   6212|
|467   |      flow_control_loop_pipe_sequential_init_U                                         |cnn_core_flow_control_loop_pipe_sequential_init                                                                                                                                                |     62|
|468   |      sparsemux_9_2_12_1_1_U1026                                                       |cnn_core_sparsemux_9_2_12_1_1                                                                                                                                                                  |     12|
|469   |      sparsemux_9_2_12_1_1_U1027                                                       |cnn_core_sparsemux_9_2_12_1_1_1                                                                                                                                                                |     12|
|470   |      sparsemux_9_2_12_1_1_U1028                                                       |cnn_core_sparsemux_9_2_12_1_1_2                                                                                                                                                                |     12|
|471   |      sparsemux_9_2_12_1_1_U1029                                                       |cnn_core_sparsemux_9_2_12_1_1_3                                                                                                                                                                |     12|
|472   |      sparsemux_9_2_12_1_1_U1030                                                       |cnn_core_sparsemux_9_2_12_1_1_4                                                                                                                                                                |     12|
|473   |      sparsemux_9_2_12_1_1_U1031                                                       |cnn_core_sparsemux_9_2_12_1_1_5                                                                                                                                                                |     12|
|474   |      sparsemux_9_2_12_1_1_U1032                                                       |cnn_core_sparsemux_9_2_12_1_1_6                                                                                                                                                                |     12|
|475   |      sparsemux_9_2_12_1_1_U1033                                                       |cnn_core_sparsemux_9_2_12_1_1_7                                                                                                                                                                |     12|
|476   |      sparsemux_9_2_12_1_1_U1034                                                       |cnn_core_sparsemux_9_2_12_1_1_8                                                                                                                                                                |     12|
|477   |      sparsemux_9_2_12_1_1_U1035                                                       |cnn_core_sparsemux_9_2_12_1_1_9                                                                                                                                                                |     12|
|478   |      sparsemux_9_2_12_1_1_U1036                                                       |cnn_core_sparsemux_9_2_12_1_1_10                                                                                                                                                               |     12|
|479   |      sparsemux_9_2_12_1_1_U1037                                                       |cnn_core_sparsemux_9_2_12_1_1_11                                                                                                                                                               |     12|
|480   |      sparsemux_9_2_12_1_1_U1038                                                       |cnn_core_sparsemux_9_2_12_1_1_12                                                                                                                                                               |     12|
|481   |      sparsemux_9_2_12_1_1_U1039                                                       |cnn_core_sparsemux_9_2_12_1_1_13                                                                                                                                                               |     12|
|482   |      sparsemux_9_2_12_1_1_U1040                                                       |cnn_core_sparsemux_9_2_12_1_1_14                                                                                                                                                               |     12|
|483   |      sparsemux_9_2_12_1_1_U1041                                                       |cnn_core_sparsemux_9_2_12_1_1_15                                                                                                                                                               |     12|
|484   |      sparsemux_9_2_12_1_1_U1042                                                       |cnn_core_sparsemux_9_2_12_1_1_16                                                                                                                                                               |     12|
|485   |      sparsemux_9_2_12_1_1_U1043                                                       |cnn_core_sparsemux_9_2_12_1_1_17                                                                                                                                                               |     12|
|486   |      sparsemux_9_2_12_1_1_U1044                                                       |cnn_core_sparsemux_9_2_12_1_1_18                                                                                                                                                               |     12|
|487   |      sparsemux_9_2_12_1_1_U1045                                                       |cnn_core_sparsemux_9_2_12_1_1_19                                                                                                                                                               |     12|
|488   |      sparsemux_9_2_12_1_1_U1046                                                       |cnn_core_sparsemux_9_2_12_1_1_20                                                                                                                                                               |     12|
|489   |      sparsemux_9_2_12_1_1_U1047                                                       |cnn_core_sparsemux_9_2_12_1_1_21                                                                                                                                                               |     12|
|490   |      sparsemux_9_2_12_1_1_U1048                                                       |cnn_core_sparsemux_9_2_12_1_1_22                                                                                                                                                               |     12|
|491   |      sparsemux_9_2_12_1_1_U1049                                                       |cnn_core_sparsemux_9_2_12_1_1_23                                                                                                                                                               |     12|
|492   |      sparsemux_9_2_12_1_1_U1050                                                       |cnn_core_sparsemux_9_2_12_1_1_24                                                                                                                                                               |     12|
|493   |      sparsemux_9_2_12_1_1_U1051                                                       |cnn_core_sparsemux_9_2_12_1_1_25                                                                                                                                                               |     12|
|494   |      sparsemux_9_2_12_1_1_U1052                                                       |cnn_core_sparsemux_9_2_12_1_1_26                                                                                                                                                               |     12|
|495   |      sparsemux_9_2_12_1_1_U1053                                                       |cnn_core_sparsemux_9_2_12_1_1_27                                                                                                                                                               |     12|
|496   |      sparsemux_9_2_12_1_1_U1054                                                       |cnn_core_sparsemux_9_2_12_1_1_28                                                                                                                                                               |     12|
|497   |      sparsemux_9_2_12_1_1_U1055                                                       |cnn_core_sparsemux_9_2_12_1_1_29                                                                                                                                                               |     12|
|498   |      sparsemux_9_2_12_1_1_U1056                                                       |cnn_core_sparsemux_9_2_12_1_1_30                                                                                                                                                               |     12|
|499   |      sparsemux_9_2_12_1_1_U1057                                                       |cnn_core_sparsemux_9_2_12_1_1_31                                                                                                                                                               |     12|
|500   |      sparsemux_9_2_12_1_1_U1058                                                       |cnn_core_sparsemux_9_2_12_1_1_32                                                                                                                                                               |     12|
|501   |      sparsemux_9_2_12_1_1_U1059                                                       |cnn_core_sparsemux_9_2_12_1_1_33                                                                                                                                                               |     12|
|502   |      sparsemux_9_2_12_1_1_U1060                                                       |cnn_core_sparsemux_9_2_12_1_1_34                                                                                                                                                               |     12|
|503   |      sparsemux_9_2_12_1_1_U1061                                                       |cnn_core_sparsemux_9_2_12_1_1_35                                                                                                                                                               |     12|
|504   |      sparsemux_9_2_12_1_1_U1062                                                       |cnn_core_sparsemux_9_2_12_1_1_36                                                                                                                                                               |     12|
|505   |      sparsemux_9_2_12_1_1_U1063                                                       |cnn_core_sparsemux_9_2_12_1_1_37                                                                                                                                                               |     12|
|506   |      sparsemux_9_2_12_1_1_U1064                                                       |cnn_core_sparsemux_9_2_12_1_1_38                                                                                                                                                               |     12|
|507   |      sparsemux_9_2_12_1_1_U1065                                                       |cnn_core_sparsemux_9_2_12_1_1_39                                                                                                                                                               |     12|
|508   |      sparsemux_9_2_12_1_1_U1066                                                       |cnn_core_sparsemux_9_2_12_1_1_40                                                                                                                                                               |     12|
|509   |      sparsemux_9_2_12_1_1_U1067                                                       |cnn_core_sparsemux_9_2_12_1_1_41                                                                                                                                                               |     12|
|510   |      sparsemux_9_2_12_1_1_U1068                                                       |cnn_core_sparsemux_9_2_12_1_1_42                                                                                                                                                               |     12|
|511   |      sparsemux_9_2_12_1_1_U1069                                                       |cnn_core_sparsemux_9_2_12_1_1_43                                                                                                                                                               |     12|
|512   |      sparsemux_9_2_12_1_1_U1070                                                       |cnn_core_sparsemux_9_2_12_1_1_44                                                                                                                                                               |     12|
|513   |      sparsemux_9_2_12_1_1_U1071                                                       |cnn_core_sparsemux_9_2_12_1_1_45                                                                                                                                                               |     12|
|514   |      sparsemux_9_2_12_1_1_U1072                                                       |cnn_core_sparsemux_9_2_12_1_1_46                                                                                                                                                               |     12|
|515   |      sparsemux_9_2_12_1_1_U1073                                                       |cnn_core_sparsemux_9_2_12_1_1_47                                                                                                                                                               |     12|
|516   |      sparsemux_9_2_12_1_1_U1074                                                       |cnn_core_sparsemux_9_2_12_1_1_48                                                                                                                                                               |     12|
|517   |      sparsemux_9_2_12_1_1_U1075                                                       |cnn_core_sparsemux_9_2_12_1_1_49                                                                                                                                                               |     12|
|518   |      sparsemux_9_2_12_1_1_U1076                                                       |cnn_core_sparsemux_9_2_12_1_1_50                                                                                                                                                               |     12|
|519   |      sparsemux_9_2_12_1_1_U1077                                                       |cnn_core_sparsemux_9_2_12_1_1_51                                                                                                                                                               |     12|
|520   |      sparsemux_9_2_12_1_1_U1078                                                       |cnn_core_sparsemux_9_2_12_1_1_52                                                                                                                                                               |     12|
|521   |      sparsemux_9_2_12_1_1_U1079                                                       |cnn_core_sparsemux_9_2_12_1_1_53                                                                                                                                                               |     12|
|522   |      sparsemux_9_2_12_1_1_U1080                                                       |cnn_core_sparsemux_9_2_12_1_1_54                                                                                                                                                               |     12|
|523   |      sparsemux_9_2_12_1_1_U1081                                                       |cnn_core_sparsemux_9_2_12_1_1_55                                                                                                                                                               |     12|
|524   |      sparsemux_9_2_12_1_1_U1082                                                       |cnn_core_sparsemux_9_2_12_1_1_56                                                                                                                                                               |     12|
|525   |      sparsemux_9_2_12_1_1_U1083                                                       |cnn_core_sparsemux_9_2_12_1_1_57                                                                                                                                                               |     12|
|526   |      sparsemux_9_2_12_1_1_U1084                                                       |cnn_core_sparsemux_9_2_12_1_1_58                                                                                                                                                               |     12|
|527   |      sparsemux_9_2_12_1_1_U1085                                                       |cnn_core_sparsemux_9_2_12_1_1_59                                                                                                                                                               |     12|
|528   |      sparsemux_9_2_12_1_1_U1086                                                       |cnn_core_sparsemux_9_2_12_1_1_60                                                                                                                                                               |     12|
|529   |      sparsemux_9_2_12_1_1_U1087                                                       |cnn_core_sparsemux_9_2_12_1_1_61                                                                                                                                                               |     12|
|530   |      sparsemux_9_2_12_1_1_U1088                                                       |cnn_core_sparsemux_9_2_12_1_1_62                                                                                                                                                               |     12|
|531   |      sparsemux_9_2_12_1_1_U1089                                                       |cnn_core_sparsemux_9_2_12_1_1_63                                                                                                                                                               |     12|
|532   |      sparsemux_9_2_12_1_1_U1090                                                       |cnn_core_sparsemux_9_2_12_1_1_64                                                                                                                                                               |     12|
|533   |      sparsemux_9_2_12_1_1_U1091                                                       |cnn_core_sparsemux_9_2_12_1_1_65                                                                                                                                                               |     12|
|534   |      sparsemux_9_2_12_1_1_U1092                                                       |cnn_core_sparsemux_9_2_12_1_1_66                                                                                                                                                               |     12|
|535   |      sparsemux_9_2_12_1_1_U1093                                                       |cnn_core_sparsemux_9_2_12_1_1_67                                                                                                                                                               |     12|
|536   |      sparsemux_9_2_12_1_1_U1094                                                       |cnn_core_sparsemux_9_2_12_1_1_68                                                                                                                                                               |     12|
|537   |      sparsemux_9_2_12_1_1_U1095                                                       |cnn_core_sparsemux_9_2_12_1_1_69                                                                                                                                                               |     12|
|538   |      sparsemux_9_2_12_1_1_U1096                                                       |cnn_core_sparsemux_9_2_12_1_1_70                                                                                                                                                               |     12|
|539   |      sparsemux_9_2_12_1_1_U1097                                                       |cnn_core_sparsemux_9_2_12_1_1_71                                                                                                                                                               |     12|
|540   |      sparsemux_9_2_12_1_1_U1098                                                       |cnn_core_sparsemux_9_2_12_1_1_72                                                                                                                                                               |     12|
|541   |      sparsemux_9_2_12_1_1_U1099                                                       |cnn_core_sparsemux_9_2_12_1_1_73                                                                                                                                                               |     12|
|542   |      sparsemux_9_2_12_1_1_U1100                                                       |cnn_core_sparsemux_9_2_12_1_1_74                                                                                                                                                               |     12|
|543   |      sparsemux_9_2_12_1_1_U1101                                                       |cnn_core_sparsemux_9_2_12_1_1_75                                                                                                                                                               |     12|
|544   |      sparsemux_9_2_12_1_1_U1102                                                       |cnn_core_sparsemux_9_2_12_1_1_76                                                                                                                                                               |     12|
|545   |      sparsemux_9_2_12_1_1_U1103                                                       |cnn_core_sparsemux_9_2_12_1_1_77                                                                                                                                                               |     12|
|546   |      sparsemux_9_2_12_1_1_U1104                                                       |cnn_core_sparsemux_9_2_12_1_1_78                                                                                                                                                               |     12|
|547   |      sparsemux_9_2_12_1_1_U1105                                                       |cnn_core_sparsemux_9_2_12_1_1_79                                                                                                                                                               |     12|
|548   |      sparsemux_9_2_12_1_1_U1106                                                       |cnn_core_sparsemux_9_2_12_1_1_80                                                                                                                                                               |     12|
|549   |      sparsemux_9_2_12_1_1_U1107                                                       |cnn_core_sparsemux_9_2_12_1_1_81                                                                                                                                                               |     12|
|550   |      sparsemux_9_2_12_1_1_U1108                                                       |cnn_core_sparsemux_9_2_12_1_1_82                                                                                                                                                               |     12|
|551   |      sparsemux_9_2_12_1_1_U1109                                                       |cnn_core_sparsemux_9_2_12_1_1_83                                                                                                                                                               |     12|
|552   |      sparsemux_9_2_12_1_1_U1110                                                       |cnn_core_sparsemux_9_2_12_1_1_84                                                                                                                                                               |     12|
|553   |      sparsemux_9_2_12_1_1_U1111                                                       |cnn_core_sparsemux_9_2_12_1_1_85                                                                                                                                                               |     12|
|554   |      sparsemux_9_2_12_1_1_U1112                                                       |cnn_core_sparsemux_9_2_12_1_1_86                                                                                                                                                               |     12|
|555   |      sparsemux_9_2_12_1_1_U1113                                                       |cnn_core_sparsemux_9_2_12_1_1_87                                                                                                                                                               |     12|
|556   |      sparsemux_9_2_12_1_1_U1114                                                       |cnn_core_sparsemux_9_2_12_1_1_88                                                                                                                                                               |     12|
|557   |      sparsemux_9_2_12_1_1_U1115                                                       |cnn_core_sparsemux_9_2_12_1_1_89                                                                                                                                                               |     12|
|558   |      sparsemux_9_2_12_1_1_U1116                                                       |cnn_core_sparsemux_9_2_12_1_1_90                                                                                                                                                               |     12|
|559   |      sparsemux_9_2_12_1_1_U1117                                                       |cnn_core_sparsemux_9_2_12_1_1_91                                                                                                                                                               |     12|
|560   |      sparsemux_9_2_12_1_1_U1118                                                       |cnn_core_sparsemux_9_2_12_1_1_92                                                                                                                                                               |     12|
|561   |      sparsemux_9_2_12_1_1_U1119                                                       |cnn_core_sparsemux_9_2_12_1_1_93                                                                                                                                                               |     12|
|562   |      sparsemux_9_2_12_1_1_U1120                                                       |cnn_core_sparsemux_9_2_12_1_1_94                                                                                                                                                               |     12|
|563   |      sparsemux_9_2_12_1_1_U1121                                                       |cnn_core_sparsemux_9_2_12_1_1_95                                                                                                                                                               |     12|
|564   |      sparsemux_9_2_12_1_1_U1122                                                       |cnn_core_sparsemux_9_2_12_1_1_96                                                                                                                                                               |     12|
|565   |      sparsemux_9_2_12_1_1_U1123                                                       |cnn_core_sparsemux_9_2_12_1_1_97                                                                                                                                                               |     12|
|566   |      sparsemux_9_2_12_1_1_U1124                                                       |cnn_core_sparsemux_9_2_12_1_1_98                                                                                                                                                               |     12|
|567   |      sparsemux_9_2_12_1_1_U1125                                                       |cnn_core_sparsemux_9_2_12_1_1_99                                                                                                                                                               |     12|
|568   |      sparsemux_9_2_12_1_1_U1126                                                       |cnn_core_sparsemux_9_2_12_1_1_100                                                                                                                                                              |     12|
|569   |      sparsemux_9_2_12_1_1_U1127                                                       |cnn_core_sparsemux_9_2_12_1_1_101                                                                                                                                                              |     12|
|570   |      sparsemux_9_2_12_1_1_U1128                                                       |cnn_core_sparsemux_9_2_12_1_1_102                                                                                                                                                              |     12|
|571   |      sparsemux_9_2_12_1_1_U1129                                                       |cnn_core_sparsemux_9_2_12_1_1_103                                                                                                                                                              |     12|
|572   |      sparsemux_9_2_12_1_1_U1130                                                       |cnn_core_sparsemux_9_2_12_1_1_104                                                                                                                                                              |     12|
|573   |      sparsemux_9_2_12_1_1_U1131                                                       |cnn_core_sparsemux_9_2_12_1_1_105                                                                                                                                                              |     12|
|574   |      sparsemux_9_2_12_1_1_U1132                                                       |cnn_core_sparsemux_9_2_12_1_1_106                                                                                                                                                              |     12|
|575   |      sparsemux_9_2_12_1_1_U1133                                                       |cnn_core_sparsemux_9_2_12_1_1_107                                                                                                                                                              |     12|
|576   |      sparsemux_9_2_12_1_1_U1134                                                       |cnn_core_sparsemux_9_2_12_1_1_108                                                                                                                                                              |     12|
|577   |      sparsemux_9_2_12_1_1_U1135                                                       |cnn_core_sparsemux_9_2_12_1_1_109                                                                                                                                                              |     12|
|578   |      sparsemux_9_2_12_1_1_U1136                                                       |cnn_core_sparsemux_9_2_12_1_1_110                                                                                                                                                              |     12|
|579   |      sparsemux_9_2_12_1_1_U1137                                                       |cnn_core_sparsemux_9_2_12_1_1_111                                                                                                                                                              |     12|
|580   |      sparsemux_9_2_12_1_1_U1138                                                       |cnn_core_sparsemux_9_2_12_1_1_112                                                                                                                                                              |     12|
|581   |      sparsemux_9_2_12_1_1_U1139                                                       |cnn_core_sparsemux_9_2_12_1_1_113                                                                                                                                                              |     12|
|582   |      sparsemux_9_2_12_1_1_U1140                                                       |cnn_core_sparsemux_9_2_12_1_1_114                                                                                                                                                              |     12|
|583   |      sparsemux_9_2_12_1_1_U1141                                                       |cnn_core_sparsemux_9_2_12_1_1_115                                                                                                                                                              |     12|
|584   |      sparsemux_9_2_12_1_1_U1142                                                       |cnn_core_sparsemux_9_2_12_1_1_116                                                                                                                                                              |     12|
|585   |      sparsemux_9_2_12_1_1_U1143                                                       |cnn_core_sparsemux_9_2_12_1_1_117                                                                                                                                                              |     12|
|586   |      sparsemux_9_2_12_1_1_U1144                                                       |cnn_core_sparsemux_9_2_12_1_1_118                                                                                                                                                              |     12|
|587   |      sparsemux_9_2_12_1_1_U1145                                                       |cnn_core_sparsemux_9_2_12_1_1_119                                                                                                                                                              |     12|
|588   |      sparsemux_9_2_12_1_1_U1146                                                       |cnn_core_sparsemux_9_2_12_1_1_120                                                                                                                                                              |     12|
|589   |      sparsemux_9_2_12_1_1_U1147                                                       |cnn_core_sparsemux_9_2_12_1_1_121                                                                                                                                                              |     12|
|590   |      sparsemux_9_2_12_1_1_U1148                                                       |cnn_core_sparsemux_9_2_12_1_1_122                                                                                                                                                              |     12|
|591   |      sparsemux_9_2_12_1_1_U1149                                                       |cnn_core_sparsemux_9_2_12_1_1_123                                                                                                                                                              |     12|
|592   |      sparsemux_9_2_12_1_1_U1150                                                       |cnn_core_sparsemux_9_2_12_1_1_124                                                                                                                                                              |     12|
|593   |      sparsemux_9_2_12_1_1_U1151                                                       |cnn_core_sparsemux_9_2_12_1_1_125                                                                                                                                                              |     12|
|594   |      sparsemux_9_2_12_1_1_U1152                                                       |cnn_core_sparsemux_9_2_12_1_1_126                                                                                                                                                              |     12|
|595   |      sparsemux_9_2_12_1_1_U1153                                                       |cnn_core_sparsemux_9_2_12_1_1_127                                                                                                                                                              |     12|
|596   |      sparsemux_9_2_12_1_1_U1154                                                       |cnn_core_sparsemux_9_2_12_1_1_128                                                                                                                                                              |     12|
|597   |      sparsemux_9_2_12_1_1_U1155                                                       |cnn_core_sparsemux_9_2_12_1_1_129                                                                                                                                                              |     12|
|598   |      sparsemux_9_2_12_1_1_U1156                                                       |cnn_core_sparsemux_9_2_12_1_1_130                                                                                                                                                              |     12|
|599   |      sparsemux_9_2_12_1_1_U1157                                                       |cnn_core_sparsemux_9_2_12_1_1_131                                                                                                                                                              |     12|
|600   |      sparsemux_9_2_12_1_1_U1158                                                       |cnn_core_sparsemux_9_2_12_1_1_132                                                                                                                                                              |     12|
|601   |      sparsemux_9_2_12_1_1_U1159                                                       |cnn_core_sparsemux_9_2_12_1_1_133                                                                                                                                                              |     12|
|602   |      sparsemux_9_2_12_1_1_U1160                                                       |cnn_core_sparsemux_9_2_12_1_1_134                                                                                                                                                              |     12|
|603   |      sparsemux_9_2_12_1_1_U1161                                                       |cnn_core_sparsemux_9_2_12_1_1_135                                                                                                                                                              |     12|
|604   |      sparsemux_9_2_12_1_1_U1162                                                       |cnn_core_sparsemux_9_2_12_1_1_136                                                                                                                                                              |     12|
|605   |      sparsemux_9_2_12_1_1_U1163                                                       |cnn_core_sparsemux_9_2_12_1_1_137                                                                                                                                                              |     12|
|606   |      sparsemux_9_2_12_1_1_U1164                                                       |cnn_core_sparsemux_9_2_12_1_1_138                                                                                                                                                              |     12|
|607   |      sparsemux_9_2_12_1_1_U1165                                                       |cnn_core_sparsemux_9_2_12_1_1_139                                                                                                                                                              |     12|
|608   |      sparsemux_9_2_12_1_1_U1166                                                       |cnn_core_sparsemux_9_2_12_1_1_140                                                                                                                                                              |     12|
|609   |      sparsemux_9_2_12_1_1_U1167                                                       |cnn_core_sparsemux_9_2_12_1_1_141                                                                                                                                                              |     12|
|610   |      sparsemux_9_2_12_1_1_U1168                                                       |cnn_core_sparsemux_9_2_12_1_1_142                                                                                                                                                              |     12|
|611   |      sparsemux_9_2_12_1_1_U1169                                                       |cnn_core_sparsemux_9_2_12_1_1_143                                                                                                                                                              |     12|
|612   |      sparsemux_9_2_12_1_1_U1170                                                       |cnn_core_sparsemux_9_2_12_1_1_144                                                                                                                                                              |     12|
|613   |      sparsemux_9_2_12_1_1_U1171                                                       |cnn_core_sparsemux_9_2_12_1_1_145                                                                                                                                                              |     12|
|614   |      sparsemux_9_2_12_1_1_U1172                                                       |cnn_core_sparsemux_9_2_12_1_1_146                                                                                                                                                              |     12|
|615   |      sparsemux_9_2_12_1_1_U1173                                                       |cnn_core_sparsemux_9_2_12_1_1_147                                                                                                                                                              |     12|
|616   |      sparsemux_9_2_12_1_1_U1174                                                       |cnn_core_sparsemux_9_2_12_1_1_148                                                                                                                                                              |     12|
|617   |      sparsemux_9_2_12_1_1_U1175                                                       |cnn_core_sparsemux_9_2_12_1_1_149                                                                                                                                                              |     12|
|618   |      sparsemux_9_2_12_1_1_U1176                                                       |cnn_core_sparsemux_9_2_12_1_1_150                                                                                                                                                              |     12|
|619   |      sparsemux_9_2_12_1_1_U1177                                                       |cnn_core_sparsemux_9_2_12_1_1_151                                                                                                                                                              |     12|
|620   |      sparsemux_9_2_12_1_1_U1178                                                       |cnn_core_sparsemux_9_2_12_1_1_152                                                                                                                                                              |     12|
|621   |      sparsemux_9_2_12_1_1_U1179                                                       |cnn_core_sparsemux_9_2_12_1_1_153                                                                                                                                                              |     12|
|622   |      sparsemux_9_2_12_1_1_U1180                                                       |cnn_core_sparsemux_9_2_12_1_1_154                                                                                                                                                              |     12|
|623   |      sparsemux_9_2_12_1_1_U1181                                                       |cnn_core_sparsemux_9_2_12_1_1_155                                                                                                                                                              |     12|
|624   |      sparsemux_9_2_12_1_1_U1182                                                       |cnn_core_sparsemux_9_2_12_1_1_156                                                                                                                                                              |     12|
|625   |      sparsemux_9_2_12_1_1_U1183                                                       |cnn_core_sparsemux_9_2_12_1_1_157                                                                                                                                                              |     12|
|626   |      sparsemux_9_2_12_1_1_U1184                                                       |cnn_core_sparsemux_9_2_12_1_1_158                                                                                                                                                              |     12|
|627   |      sparsemux_9_2_12_1_1_U1185                                                       |cnn_core_sparsemux_9_2_12_1_1_159                                                                                                                                                              |     12|
|628   |      sparsemux_9_2_12_1_1_U1186                                                       |cnn_core_sparsemux_9_2_12_1_1_160                                                                                                                                                              |     12|
|629   |      sparsemux_9_2_12_1_1_U1187                                                       |cnn_core_sparsemux_9_2_12_1_1_161                                                                                                                                                              |     12|
|630   |      sparsemux_9_2_12_1_1_U1188                                                       |cnn_core_sparsemux_9_2_12_1_1_162                                                                                                                                                              |     12|
|631   |      sparsemux_9_2_12_1_1_U1189                                                       |cnn_core_sparsemux_9_2_12_1_1_163                                                                                                                                                              |     12|
|632   |      sparsemux_9_2_12_1_1_U1190                                                       |cnn_core_sparsemux_9_2_12_1_1_164                                                                                                                                                              |     12|
|633   |      sparsemux_9_2_12_1_1_U1191                                                       |cnn_core_sparsemux_9_2_12_1_1_165                                                                                                                                                              |     12|
|634   |      sparsemux_9_2_12_1_1_U1192                                                       |cnn_core_sparsemux_9_2_12_1_1_166                                                                                                                                                              |     12|
|635   |      sparsemux_9_2_12_1_1_U1193                                                       |cnn_core_sparsemux_9_2_12_1_1_167                                                                                                                                                              |     12|
|636   |      sparsemux_9_2_12_1_1_U1194                                                       |cnn_core_sparsemux_9_2_12_1_1_168                                                                                                                                                              |     12|
|637   |      sparsemux_9_2_12_1_1_U1195                                                       |cnn_core_sparsemux_9_2_12_1_1_169                                                                                                                                                              |     12|
|638   |      sparsemux_9_2_12_1_1_U1196                                                       |cnn_core_sparsemux_9_2_12_1_1_170                                                                                                                                                              |     12|
|639   |      sparsemux_9_2_12_1_1_U1197                                                       |cnn_core_sparsemux_9_2_12_1_1_171                                                                                                                                                              |     12|
|640   |      sparsemux_9_2_12_1_1_U1198                                                       |cnn_core_sparsemux_9_2_12_1_1_172                                                                                                                                                              |     12|
|641   |      sparsemux_9_2_12_1_1_U1199                                                       |cnn_core_sparsemux_9_2_12_1_1_173                                                                                                                                                              |     12|
|642   |      sparsemux_9_2_12_1_1_U1200                                                       |cnn_core_sparsemux_9_2_12_1_1_174                                                                                                                                                              |     12|
|643   |      sparsemux_9_2_12_1_1_U1201                                                       |cnn_core_sparsemux_9_2_12_1_1_175                                                                                                                                                              |     12|
|644   |      sparsemux_9_2_12_1_1_U1202                                                       |cnn_core_sparsemux_9_2_12_1_1_176                                                                                                                                                              |     12|
|645   |      sparsemux_9_2_12_1_1_U1203                                                       |cnn_core_sparsemux_9_2_12_1_1_177                                                                                                                                                              |     12|
|646   |      sparsemux_9_2_12_1_1_U1204                                                       |cnn_core_sparsemux_9_2_12_1_1_178                                                                                                                                                              |     12|
|647   |      sparsemux_9_2_12_1_1_U1205                                                       |cnn_core_sparsemux_9_2_12_1_1_179                                                                                                                                                              |     12|
|648   |      sparsemux_9_2_12_1_1_U1206                                                       |cnn_core_sparsemux_9_2_12_1_1_180                                                                                                                                                              |     12|
|649   |      sparsemux_9_2_12_1_1_U1207                                                       |cnn_core_sparsemux_9_2_12_1_1_181                                                                                                                                                              |     12|
|650   |      sparsemux_9_2_12_1_1_U1208                                                       |cnn_core_sparsemux_9_2_12_1_1_182                                                                                                                                                              |     12|
|651   |      sparsemux_9_2_12_1_1_U1209                                                       |cnn_core_sparsemux_9_2_12_1_1_183                                                                                                                                                              |     12|
|652   |      sparsemux_9_2_12_1_1_U1210                                                       |cnn_core_sparsemux_9_2_12_1_1_184                                                                                                                                                              |     12|
|653   |      sparsemux_9_2_12_1_1_U1211                                                       |cnn_core_sparsemux_9_2_12_1_1_185                                                                                                                                                              |     12|
|654   |      sparsemux_9_2_12_1_1_U1212                                                       |cnn_core_sparsemux_9_2_12_1_1_186                                                                                                                                                              |     12|
|655   |      sparsemux_9_2_12_1_1_U1213                                                       |cnn_core_sparsemux_9_2_12_1_1_187                                                                                                                                                              |     12|
|656   |      sparsemux_9_2_12_1_1_U1214                                                       |cnn_core_sparsemux_9_2_12_1_1_188                                                                                                                                                              |     12|
|657   |      sparsemux_9_2_12_1_1_U1215                                                       |cnn_core_sparsemux_9_2_12_1_1_189                                                                                                                                                              |     12|
|658   |      sparsemux_9_2_12_1_1_U1216                                                       |cnn_core_sparsemux_9_2_12_1_1_190                                                                                                                                                              |     12|
|659   |      sparsemux_9_2_12_1_1_U1217                                                       |cnn_core_sparsemux_9_2_12_1_1_191                                                                                                                                                              |     12|
|660   |      sparsemux_9_2_12_1_1_U1218                                                       |cnn_core_sparsemux_9_2_12_1_1_192                                                                                                                                                              |     12|
|661   |      sparsemux_9_2_12_1_1_U1219                                                       |cnn_core_sparsemux_9_2_12_1_1_193                                                                                                                                                              |     12|
|662   |      sparsemux_9_2_12_1_1_U1220                                                       |cnn_core_sparsemux_9_2_12_1_1_194                                                                                                                                                              |     12|
|663   |      sparsemux_9_2_12_1_1_U1221                                                       |cnn_core_sparsemux_9_2_12_1_1_195                                                                                                                                                              |     12|
|664   |      sparsemux_9_2_12_1_1_U1222                                                       |cnn_core_sparsemux_9_2_12_1_1_196                                                                                                                                                              |     12|
|665   |      sparsemux_9_2_12_1_1_U1223                                                       |cnn_core_sparsemux_9_2_12_1_1_197                                                                                                                                                              |     12|
|666   |      sparsemux_9_2_12_1_1_U1224                                                       |cnn_core_sparsemux_9_2_12_1_1_198                                                                                                                                                              |     12|
|667   |      sparsemux_9_2_12_1_1_U1225                                                       |cnn_core_sparsemux_9_2_12_1_1_199                                                                                                                                                              |     12|
|668   |      sparsemux_9_2_12_1_1_U1226                                                       |cnn_core_sparsemux_9_2_12_1_1_200                                                                                                                                                              |     12|
|669   |      sparsemux_9_2_12_1_1_U1227                                                       |cnn_core_sparsemux_9_2_12_1_1_201                                                                                                                                                              |     12|
|670   |      sparsemux_9_2_12_1_1_U1228                                                       |cnn_core_sparsemux_9_2_12_1_1_202                                                                                                                                                              |     12|
|671   |      sparsemux_9_2_12_1_1_U1229                                                       |cnn_core_sparsemux_9_2_12_1_1_203                                                                                                                                                              |     12|
|672   |      sparsemux_9_2_12_1_1_U1230                                                       |cnn_core_sparsemux_9_2_12_1_1_204                                                                                                                                                              |     12|
|673   |      sparsemux_9_2_12_1_1_U1231                                                       |cnn_core_sparsemux_9_2_12_1_1_205                                                                                                                                                              |     12|
|674   |      sparsemux_9_2_12_1_1_U1232                                                       |cnn_core_sparsemux_9_2_12_1_1_206                                                                                                                                                              |     12|
|675   |      sparsemux_9_2_12_1_1_U1233                                                       |cnn_core_sparsemux_9_2_12_1_1_207                                                                                                                                                              |     12|
|676   |      sparsemux_9_2_12_1_1_U1234                                                       |cnn_core_sparsemux_9_2_12_1_1_208                                                                                                                                                              |     12|
|677   |      sparsemux_9_2_12_1_1_U1235                                                       |cnn_core_sparsemux_9_2_12_1_1_209                                                                                                                                                              |     12|
|678   |      sparsemux_9_2_12_1_1_U1236                                                       |cnn_core_sparsemux_9_2_12_1_1_210                                                                                                                                                              |     12|
|679   |      sparsemux_9_2_12_1_1_U1237                                                       |cnn_core_sparsemux_9_2_12_1_1_211                                                                                                                                                              |     12|
|680   |      sparsemux_9_2_12_1_1_U1238                                                       |cnn_core_sparsemux_9_2_12_1_1_212                                                                                                                                                              |     12|
|681   |      sparsemux_9_2_12_1_1_U1239                                                       |cnn_core_sparsemux_9_2_12_1_1_213                                                                                                                                                              |     12|
|682   |      sparsemux_9_2_12_1_1_U1240                                                       |cnn_core_sparsemux_9_2_12_1_1_214                                                                                                                                                              |     12|
|683   |      sparsemux_9_2_12_1_1_U1241                                                       |cnn_core_sparsemux_9_2_12_1_1_215                                                                                                                                                              |     12|
|684   |      sparsemux_9_2_12_1_1_U1242                                                       |cnn_core_sparsemux_9_2_12_1_1_216                                                                                                                                                              |     12|
|685   |      sparsemux_9_2_12_1_1_U1243                                                       |cnn_core_sparsemux_9_2_12_1_1_217                                                                                                                                                              |     12|
|686   |      sparsemux_9_2_12_1_1_U1244                                                       |cnn_core_sparsemux_9_2_12_1_1_218                                                                                                                                                              |     12|
|687   |      sparsemux_9_2_12_1_1_U1245                                                       |cnn_core_sparsemux_9_2_12_1_1_219                                                                                                                                                              |     12|
|688   |      sparsemux_9_2_12_1_1_U1246                                                       |cnn_core_sparsemux_9_2_12_1_1_220                                                                                                                                                              |     12|
|689   |      sparsemux_9_2_12_1_1_U1247                                                       |cnn_core_sparsemux_9_2_12_1_1_221                                                                                                                                                              |     12|
|690   |      sparsemux_9_2_12_1_1_U1248                                                       |cnn_core_sparsemux_9_2_12_1_1_222                                                                                                                                                              |     12|
|691   |      sparsemux_9_2_12_1_1_U1249                                                       |cnn_core_sparsemux_9_2_12_1_1_223                                                                                                                                                              |     12|
|692   |      sparsemux_9_2_12_1_1_U1250                                                       |cnn_core_sparsemux_9_2_12_1_1_224                                                                                                                                                              |     12|
|693   |      sparsemux_9_2_12_1_1_U1251                                                       |cnn_core_sparsemux_9_2_12_1_1_225                                                                                                                                                              |     12|
|694   |      sparsemux_9_2_12_1_1_U1252                                                       |cnn_core_sparsemux_9_2_12_1_1_226                                                                                                                                                              |     12|
|695   |      sparsemux_9_2_12_1_1_U1253                                                       |cnn_core_sparsemux_9_2_12_1_1_227                                                                                                                                                              |     12|
|696   |      sparsemux_9_2_12_1_1_U1254                                                       |cnn_core_sparsemux_9_2_12_1_1_228                                                                                                                                                              |     12|
|697   |      sparsemux_9_2_12_1_1_U1255                                                       |cnn_core_sparsemux_9_2_12_1_1_229                                                                                                                                                              |     12|
|698   |      sparsemux_9_2_12_1_1_U1256                                                       |cnn_core_sparsemux_9_2_12_1_1_230                                                                                                                                                              |     12|
|699   |      sparsemux_9_2_12_1_1_U1257                                                       |cnn_core_sparsemux_9_2_12_1_1_231                                                                                                                                                              |     12|
|700   |      sparsemux_9_2_12_1_1_U1258                                                       |cnn_core_sparsemux_9_2_12_1_1_232                                                                                                                                                              |     12|
|701   |      sparsemux_9_2_12_1_1_U1259                                                       |cnn_core_sparsemux_9_2_12_1_1_233                                                                                                                                                              |     12|
|702   |      sparsemux_9_2_12_1_1_U1260                                                       |cnn_core_sparsemux_9_2_12_1_1_234                                                                                                                                                              |     12|
|703   |      sparsemux_9_2_12_1_1_U1261                                                       |cnn_core_sparsemux_9_2_12_1_1_235                                                                                                                                                              |     12|
|704   |      sparsemux_9_2_12_1_1_U1262                                                       |cnn_core_sparsemux_9_2_12_1_1_236                                                                                                                                                              |     12|
|705   |      sparsemux_9_2_12_1_1_U1263                                                       |cnn_core_sparsemux_9_2_12_1_1_237                                                                                                                                                              |     12|
|706   |      sparsemux_9_2_12_1_1_U1264                                                       |cnn_core_sparsemux_9_2_12_1_1_238                                                                                                                                                              |     12|
|707   |      sparsemux_9_2_12_1_1_U1265                                                       |cnn_core_sparsemux_9_2_12_1_1_239                                                                                                                                                              |     12|
|708   |      sparsemux_9_2_12_1_1_U1266                                                       |cnn_core_sparsemux_9_2_12_1_1_240                                                                                                                                                              |     12|
|709   |      sparsemux_9_2_12_1_1_U1267                                                       |cnn_core_sparsemux_9_2_12_1_1_241                                                                                                                                                              |     12|
|710   |      sparsemux_9_2_12_1_1_U1268                                                       |cnn_core_sparsemux_9_2_12_1_1_242                                                                                                                                                              |     12|
|711   |      sparsemux_9_2_12_1_1_U1269                                                       |cnn_core_sparsemux_9_2_12_1_1_243                                                                                                                                                              |     12|
|712   |      sparsemux_9_2_12_1_1_U1270                                                       |cnn_core_sparsemux_9_2_12_1_1_244                                                                                                                                                              |     12|
|713   |      sparsemux_9_2_12_1_1_U1271                                                       |cnn_core_sparsemux_9_2_12_1_1_245                                                                                                                                                              |     12|
|714   |      sparsemux_9_2_12_1_1_U1272                                                       |cnn_core_sparsemux_9_2_12_1_1_246                                                                                                                                                              |     12|
|715   |      sparsemux_9_2_12_1_1_U1273                                                       |cnn_core_sparsemux_9_2_12_1_1_247                                                                                                                                                              |     12|
|716   |      sparsemux_9_2_12_1_1_U1274                                                       |cnn_core_sparsemux_9_2_12_1_1_248                                                                                                                                                              |     12|
|717   |      sparsemux_9_2_12_1_1_U1275                                                       |cnn_core_sparsemux_9_2_12_1_1_249                                                                                                                                                              |     12|
|718   |      sparsemux_9_2_12_1_1_U1276                                                       |cnn_core_sparsemux_9_2_12_1_1_250                                                                                                                                                              |     12|
|719   |      sparsemux_9_2_12_1_1_U1277                                                       |cnn_core_sparsemux_9_2_12_1_1_251                                                                                                                                                              |     12|
|720   |      sparsemux_9_2_12_1_1_U1278                                                       |cnn_core_sparsemux_9_2_12_1_1_252                                                                                                                                                              |     12|
|721   |      sparsemux_9_2_12_1_1_U1279                                                       |cnn_core_sparsemux_9_2_12_1_1_253                                                                                                                                                              |     12|
|722   |      sparsemux_9_2_12_1_1_U1280                                                       |cnn_core_sparsemux_9_2_12_1_1_254                                                                                                                                                              |     12|
|723   |      sparsemux_9_2_12_1_1_U1281                                                       |cnn_core_sparsemux_9_2_12_1_1_255                                                                                                                                                              |     12|
|724   |    regslice_both_input_layer_U                                                        |cnn_core_regslice_both                                                                                                                                                                         |    154|
+------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 3031.766 ; gain = 1660.172 ; free physical = 250 ; free virtual = 24329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 539 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 3035.676 ; gain = 1664.082 ; free physical = 8338 ; free virtual = 32449
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 3035.676 ; gain = 1664.082 ; free physical = 8353 ; free virtual = 32443
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3057.750 ; gain = 0.000 ; free physical = 8312 ; free virtual = 32406
INFO: [Netlist 29-17] Analyzing 4662 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3277.945 ; gain = 0.000 ; free physical = 8128 ; free virtual = 32273
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 205 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 315 instances

Synth Design complete | Checksum: 1f9df841
INFO: [Common 17-83] Releasing license: Synthesis
306 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 3277.980 ; gain = 1912.402 ; free physical = 8124 ; free virtual = 32271
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 10387.030; main = 2175.575; forked = 8384.575
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 15524.223; main = 3277.949; forked = 12492.453
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3341.977 ; gain = 63.996 ; free physical = 8119 ; free virtual = 32268

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 49400471

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.551 ; gain = 223.574 ; free physical = 7855 ; free virtual = 32073

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 49400471

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7681 ; free virtual = 31899

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 49400471

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7682 ; free virtual = 31901
Phase 1 Initialization | Checksum: 49400471

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7682 ; free virtual = 31901

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 49400471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7684 ; free virtual = 31903

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 49400471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7676 ; free virtual = 31895
Phase 2 Timer Update And Timing Data Collection | Checksum: 49400471

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7676 ; free virtual = 31895

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4897 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a574c293

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7680 ; free virtual = 31897
Retarget | Checksum: a574c293
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15ceb4133

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7681 ; free virtual = 31898
Constant propagation | Checksum: 15ceb4133
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18d6fada9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7682 ; free virtual = 31899
Sweep | Checksum: 18d6fada9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 18d6fada9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7681 ; free virtual = 31899
Shift Register Optimization | Checksum: 18d6fada9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18d6fada9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7681 ; free virtual = 31899
Post Processing Netlist | Checksum: 18d6fada9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 8 Finalization

Phase 8.1 Finalizing Design Cores and Updating Shapes
Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: e624d563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7663 ; free virtual = 31889

Phase 8.2 Verifying Netlist Connectivity
Phase 8.2 Verifying Netlist Connectivity | Checksum: e624d563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7663 ; free virtual = 31889
Phase 8 Finalization | Checksum: e624d563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7663 ; free virtual = 31889
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e624d563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7663 ; free virtual = 31889
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3732.535 ; gain = 0.000 ; free physical = 7663 ; free virtual = 31888

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 5 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 15ba85e0c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4467.066 ; gain = 0.000 ; free physical = 6645 ; free virtual = 30954
Ending Power Optimization Task | Checksum: 15ba85e0c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 4467.066 ; gain = 734.531 ; free physical = 6645 ; free virtual = 30954

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ba85e0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4467.066 ; gain = 0.000 ; free physical = 6645 ; free virtual = 30954

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4467.066 ; gain = 0.000 ; free physical = 6645 ; free virtual = 30954
Ending Netlist Obfuscation Task | Checksum: 1971bda5b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4467.066 ; gain = 0.000 ; free physical = 6646 ; free virtual = 30955
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 4467.066 ; gain = 1189.086 ; free physical = 6646 ; free virtual = 30955
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 11 17:01:02 2026...
