

================================================================
== Synthesis Summary Report of 'simpleALU'
================================================================
+ General Information: 
    * Date:           Fri Nov 28 13:41:51 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Lab0
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ simpleALU  |     -|  3.40|       35|  350.000|         -|       36|     -|        no|     -|  3 (~0%)|  430 (~0%)|  527 (~0%)|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 32       |
| B         | ap_none | 32       |
| C         | ap_vld  | 32       |
| op        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int      |
| B        | in        | int      |
| op       | in        | int      |
| C        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| B        | B            | port    |
| op       | op           | port    |
| C        | C            | port    |
| C        | C_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + simpleALU             | 3   |        |          |     |        |         |
|   mul_32s_32s_32_1_1_U2 | 3   |        | mul_ln12 | mul | auto   | 0       |
|   sub_ln8_fu_73_p2      | -   |        | sub_ln8  | sub | fabric | 0       |
|   add_ln4_fu_80_p2      | -   |        | add_ln4  | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

