Command: /home/users/code/cs217-lab-3/hls/GBModule/./Catapult/GBModule.v1/scverify/concat_sim_GBModule_v_vcs/sc_mainpwr -systemcrun -verilogrun -cm assert -ucli -ucli2Proc -i ./Catapult/GBModule.v1/scverify/concat_sim_GBModule_v_vcs/scverify_vcs_wave.tcl -l ./Catapult/GBModule.v1/scverify/concat_sim_GBModule_v_vcs/sim.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Feb  5 12:28 2026
Connections Clock: tb.clk Period: 1 ns
ucli% # Source static function file
ucli% global env
ucli% # Source the common TCL file (that also reads the wave database file)
ucli% source $env(MGC_HOME)/pkgs/sif/userware/En_na/flows/vcs_funcs.tcl
ucli% read_ccs_wave ./Catapult/GBModule.v1/scverify/ccs_wave_signals.dat
Reading SCVerify waveform database './Catapult/GBModule.v1/scverify/ccs_wave_signals.dat'
ucli% setup_vcd_file ./Catapult/GBModule.v1/.dut_inst_info.tcl
DUT Instance Path = sc_main.tb.dut.ccs_rtl.dut_inst
Preparing to write FSDB file ./default.fsdb...
ucli% populate_wave_window
ucli% if { ("0" != {}) && [file exists "0"] } {
   source "0"
}
ucli% # If not running in GUI mode, run the entire simulation
ucli% if { ![gui_is_active] } {
   do_simulation_run
}
Running up to VCD start time: '0 ns'
run 0 ns
sysc_skeleton.v, 315 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
Turning FSDB on
*Verdi* Loading libsscore_vcs202303.so
*Verdi* : Loading SystemC dumping library libsscore_vcs202303_sc233_gcc920.so.
*Verdi* : Env. FSDB_VCS_RD_SC_VALPTR_PROTECT=1(1) was set.
FSDB Dumper for VCS, Release Verdi_V-2023.12-SP2-4, Linux x86_64/64bit, 11/18/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file './default.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
fsdbDumpvars 0 sc_main.tb.dut.ccs_rtl.dut_inst
*Verdi* : Begin traversing the scope (sc_main.tb.dut.ccs_rtl.dut_inst), layer (0).
*Verdi* : End of traversing.
*Verdi* : fsdbDumpon - All FSDB files at 0 ps.
Continuing to VCD end time: 'end'
run -all
@2 ns Asserting reset
@4 ns De-Asserting reset
4 ns Test (a): AXI config write/read for GBCore and NMP
17 ns RVA read data = 0x1
17 ns RVA read matched
39 ns RVA read data = 0x10001000000000101
39 ns RVA read matched
40 ns Test (b): AXI write/read of GBCore large SRAM
51 ns RVA read data = 0x1010101010101010101010101010101
51 ns RVA read matched
63 ns RVA read data = 0x2020202020202020202020202020202
63 ns RVA read matched
75 ns RVA read data = 0x3030303030303030303030303030303
75 ns RVA read matched
87 ns RVA read data = 0x4040404040404040404040404040404
87 ns RVA read matched
99 ns RVA read data = 0x5050505050505050505050505050505
99 ns RVA read matched
111 ns RVA read data = 0x6060606060606060606060606060606
111 ns RVA read matched
123 ns RVA read data = 0x7070707070707070707070707070707
123 ns RVA read matched
135 ns RVA read data = 0x08080808080808080808080808080808
135 ns RVA read matched
147 ns RVA read data = 0x09090909090909090909090909090909
147 ns RVA read matched
159 ns RVA read data = 0x0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A
159 ns RVA read matched
171 ns RVA read data = 0x0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B
171 ns RVA read matched
183 ns RVA read data = 0x0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C
183 ns RVA read matched
195 ns RVA read data = 0x0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D
195 ns RVA read matched
207 ns RVA read data = 0x0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E
207 ns RVA read matched
219 ns RVA read data = 0x0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F
219 ns RVA read matched
231 ns RVA read data = 0x10101010101010101010101010101010
231 ns RVA read matched
232 ns Test (c): NMP Softmax writeback to GBCore SRAM
255 ns RVA read data = 0x10001000000000101
255 ns RVA read matched
314 ns RVA read data = 0x64646464646464615F5B585858585858
314 ns Comparing NMP output with tolerance...
Match idx 0: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 1: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 2: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 3: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 4: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 5: expected=0.046875 actual=0.046875 abs_err=0 pct_err=0%
Match idx 6: expected=0.0527344 actual=0.0527344 abs_err=0 pct_err=0%
Match idx 7: expected=0.0585938 actual=0.0605469 abs_err=0.00195312 pct_err=3.33333%
Match idx 8: expected=0.0664062 actual=0.0664062 abs_err=0 pct_err=0%
Match idx 9: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx a: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx b: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx c: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx d: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx e: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
Match idx f: expected=0.0742188 actual=0.078125 abs_err=0.00390625 pct_err=5.26316%
314 ns NMP output matched within tolerance
315 ns Test (d): NMP RMSNorm writeback to GBCore SRAM
338 ns RVA read data = 0x10001000000000001
338 ns RVA read matched
396 ns RVA read data = 0x7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F74
396 ns Comparing NMP output with tolerance...
Match idx 0: expected=0.148438 actual=0.15625 abs_err=0.0078125 pct_err=5.26316%
Match idx 1: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 2: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 3: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 4: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 5: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 6: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 7: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 8: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx 9: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx a: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx b: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx c: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx d: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx e: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
Match idx f: expected=0.242188 actual=0.242188 abs_err=0 pct_err=0%
396 ns NMP output matched within tolerance
@1004 ns sc_stop
TESTBENCH PASS
Simulation complete, time is 1004000 ps.
sysc_skeleton.v, 315 : (*vcs_systemc_2,vcs_systemc_skel*) module sc_main;
Turning FSDB off and flushing
*Verdi* : Close all FSDB Files at 1,004,000 ps.
Completed writing FSDB file ./default.fsdb...
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1004000 ps
CPU Time:      0.740 seconds;       Data structure size:  10.9Mb
Thu Feb  5 12:28:27 2026
