Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Dec 12 08:12:31 2023
| Host         : DESKTOP-5V7D9OL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.505        0.000                      0                  128        0.165        0.000                      0                  128        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.505        0.000                      0                  128        0.165        0.000                      0                  128        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.634ns (23.427%)  route 5.341ns (76.573%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.798    12.217    radical/done
    SLICE_X6Y88          FDRE                                         r  radical/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    15.023    radical/CLK
    SLICE_X6Y88          FDRE                                         r  radical/q_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    radical/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.634ns (23.427%)  route 5.341ns (76.573%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.798    12.217    radical/done
    SLICE_X6Y88          FDRE                                         r  radical/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    15.023    radical/CLK
    SLICE_X6Y88          FDRE                                         r  radical/q_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    radical/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.634ns (23.427%)  route 5.341ns (76.573%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.798    12.217    radical/done
    SLICE_X6Y88          FDRE                                         r  radical/r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    15.023    radical/CLK
    SLICE_X6Y88          FDRE                                         r  radical/r_reg[5]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    radical/r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.721    radical/r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.721    radical/r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[3]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.721    radical/r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X7Y87          FDRE                                         r  radical/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X7Y87          FDRE                                         r  radical/q_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.816    radical/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X7Y87          FDRE                                         r  radical/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X7Y87          FDRE                                         r  radical/q_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.816    radical/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.634ns (23.473%)  route 5.327ns (76.527%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.784    12.204    radical/done
    SLICE_X7Y87          FDRE                                         r  radical/r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.599    15.022    radical/CLK
    SLICE_X7Y87          FDRE                                         r  radical/r_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y87          FDRE (Setup_fdre_C_R)       -0.429    14.816    radical/r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 radical/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/sq_root_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.634ns (23.935%)  route 5.193ns (76.065%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.243    radical/CLK
    SLICE_X10Y84         FDRE                                         r  radical/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  radical/i_reg[12]/Q
                         net (fo=5, routed)           0.966     6.727    radical/i[12]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.851 r  radical/i[0]_i_10/O
                         net (fo=1, routed)           0.289     7.141    radical/i[0]_i_10_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.265 r  radical/i[0]_i_9/O
                         net (fo=1, routed)           0.480     7.745    radical/i[0]_i_9_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.869 r  radical/i[0]_i_6/O
                         net (fo=1, routed)           0.303     8.172    radical/i[0]_i_6_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  radical/i[0]_i_2/O
                         net (fo=11, routed)          0.339     8.635    radical/i[0]_i_2_n_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I1_O)        0.124     8.759 r  radical/i[31]_i_2/O
                         net (fo=46, routed)          0.820     9.579    radical/i[31]_i_2_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.703 f  radical/r[5]_i_19/O
                         net (fo=1, routed)           0.433    10.136    radical/r[5]_i_19_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.260 f  radical/r[5]_i_12/O
                         net (fo=1, routed)           0.551    10.812    radical/r[5]_i_12_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  radical/r[5]_i_3/O
                         net (fo=1, routed)           0.360    11.295    radical/r[5]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    11.419 r  radical/r[5]_i_1/O
                         net (fo=14, routed)          0.650    12.069    radical/done
    SLICE_X7Y88          FDRE                                         r  radical/sq_root_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    15.023    radical/CLK
    SLICE_X7Y88          FDRE                                         r  radical/sq_root_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X7Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.041    radical/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 impartire/Y_now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impartire/X_now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.602     1.521    impartire/Clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  impartire/Y_now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  impartire/Y_now_reg[2]/Q
                         net (fo=2, routed)           0.061     1.747    impartire/Y_now[2]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  impartire/X_now[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    impartire/X_next[2]
    SLICE_X7Y92          FDRE                                         r  impartire/X_now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    impartire/Clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  impartire/X_now_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.092     1.626    impartire/X_now_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 radical/a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.518    radical/CLK
    SLICE_X6Y86          FDRE                                         r  radical/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  radical/a_reg[2]/Q
                         net (fo=1, routed)           0.082     1.764    radical/a[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  radical/a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    radical/a_1[2]
    SLICE_X7Y86          FDRE                                         r  radical/a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    radical/CLK
    SLICE_X7Y86          FDRE                                         r  radical/a_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091     1.622    radical/a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 impartire/n_now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impartire/n_now_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.602     1.521    impartire/Clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  impartire/n_now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  impartire/n_now_reg[0]/Q
                         net (fo=8, routed)           0.145     1.807    impartire/n_now[0]
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  impartire/n_now[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    impartire/n_now[5]_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  impartire/n_now_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    impartire/Clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  impartire/n_now_reg[5]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.654    impartire/n_now_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 radical/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.926%)  route 0.103ns (29.074%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.600     1.519    radical/CLK
    SLICE_X7Y87          FDRE                                         r  radical/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  radical/r_reg[0]/Q
                         net (fo=2, routed)           0.103     1.764    radical/r_reg_n_0_[0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  radical/r[3]_i_5/O
                         net (fo=1, routed)           0.000     1.809    radical/r[3]_i_5_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.875 r  radical/r_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    radical/r_reg[3]_i_1_n_6
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.870     2.035    radical/CLK
    SLICE_X6Y87          FDRE                                         r  radical/r_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.134     1.666    radical/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 impartire/Y_now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impartire/X_now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.602     1.521    impartire/Clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  impartire/Y_now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  impartire/Y_now_reg[0]/Q
                         net (fo=4, routed)           0.116     1.802    impartire/Y_now[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  impartire/X_now[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    impartire/X_next[1]
    SLICE_X7Y92          FDRE                                         r  impartire/X_now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    impartire/Clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  impartire/X_now_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.091     1.625    impartire/X_now_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 radical/a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.518    radical/CLK
    SLICE_X7Y86          FDRE                                         r  radical/a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  radical/a_reg[4]/Q
                         net (fo=1, routed)           0.158     1.817    radical/a[4]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.043     1.860 r  radical/a[6]_i_1/O
                         net (fo=1, routed)           0.000     1.860    radical/a_1[4]
    SLICE_X7Y86          FDRE                                         r  radical/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     2.034    radical/CLK
    SLICE_X7Y86          FDRE                                         r  radical/a_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.107     1.625    radical/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 radical/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radical/sq_root_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.030%)  route 0.144ns (52.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.600     1.519    radical/CLK
    SLICE_X7Y87          FDRE                                         r  radical/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  radical/q_reg[1]/Q
                         net (fo=3, routed)           0.144     1.791    radical/p_0_in[2]
    SLICE_X7Y88          FDRE                                         r  radical/sq_root_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.872     2.037    radical/CLK
    SLICE_X7Y88          FDRE                                         r  radical/sq_root_reg[2]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.016     1.552    radical/sq_root_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 impartire/n_now_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impartire/n_now_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.491%)  route 0.141ns (36.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.602     1.521    impartire/Clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  impartire/n_now_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  impartire/n_now_reg[6]/Q
                         net (fo=3, routed)           0.141     1.811    impartire/n_now[6]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.098     1.909 r  impartire/n_now[7]_i_2/O
                         net (fo=1, routed)           0.000     1.909    impartire/n_now[7]_i_2_n_0
    SLICE_X6Y90          FDRE                                         r  impartire/n_now_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    impartire/Clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  impartire/n_now_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.121     1.658    impartire/n_now_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.602     1.521    display/Clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  display/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    display/cnt_reg_n_0_[11]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  display/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    display/cnt_reg[8]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.875     2.040    display/Clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  display/cnt_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.520    display/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    display/cnt_reg_n_0_[7]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    display/cnt_reg[4]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     2.038    display/Clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  display/cnt_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     display/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     display/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     display/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     display/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     display/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     display/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     display/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     display/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     display/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     impartire/X_now_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     impartire/X_now_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     impartire/Y_now_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     impartire/Y_now_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     impartire/Y_now_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     impartire/Y_now_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     display/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     display/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     display/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     display/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     display/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     display/cnt_reg[13]/C



