// Seed: 2597443668
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd89,
    parameter id_9 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  output wire _id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10[-1] = 1;
  logic [7:0] id_13;
  wire [-1 : -1] id_14;
  wire id_15;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_7,
      id_15,
      id_12,
      id_8,
      id_11,
      id_11,
      id_11,
      id_7,
      id_14,
      id_11,
      id_4,
      id_7,
      id_7
  );
  logic id_16;
  ;
  id_17(
      id_13.id_17[!id_5], 1
  );
  logic [id_9 : ""] id_18;
  ;
endmodule
