Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 13 15:56:47 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cronometro_onBoard_timing_summary_routed.rpt -pb Cronometro_onBoard_timing_summary_routed.pb -rpx Cronometro_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_onBoard
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.666        0.000                      0                  645        0.177        0.000                      0                  645        4.500        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.666        0.000                      0                  645        0.177        0.000                      0                  645        4.500        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_ore/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.129%)  route 1.482ns (71.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  tr/cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.811     6.454    tr/cron/counter_minuti/count_min
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  tr/cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.671     7.249    tr/cron/counter_ore/E[0]
    SLICE_X3Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.521     9.893    tr/cron/counter_ore/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X3Y41          FDRE (Setup_fdre_C_CE)      -0.202     9.914    tr/cron/counter_ore/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 tr/cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_minuti/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.713ns (38.776%)  route 1.126ns (61.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 9.888 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  tr/cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.606 r  tr/cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.487     6.093    tr/cron/counter_secondi/clock_out
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.294     6.387 r  tr/cron/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.639     7.026    tr/cron/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y37          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.516     9.888    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.160    
                         clock uncertainty           -0.035    10.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_CE)      -0.410     9.714    tr/cron/counter_minuti/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_minuti/temp_count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.238ns  (logic 0.721ns (32.223%)  route 1.517ns (67.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635    10.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.422    10.609 r  tr/cron/counter_minuti/temp_y_reg[1]/Q
                         net (fo=8, routed)           1.517    12.125    tr/cron/counter_minuti/Q[1]
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.299    12.424 r  tr/cron/counter_minuti/temp_count_i_1__0/O
                         net (fo=1, routed)           0.000    12.424    tr/cron/counter_minuti/temp_count_i_1__0_n_0
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.518    14.890    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
                         clock pessimism              0.275    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.029    15.158    tr/cron/counter_minuti/temp_count_reg
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_ore/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  tr/cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.811     6.454    tr/cron/counter_minuti/count_min
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  tr/cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.482     7.060    tr/cron/counter_ore/E[0]
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.521     9.893    tr/cron/counter_ore/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.164     9.952    tr/cron/counter_ore/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_ore/temp_y_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  tr/cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.811     6.454    tr/cron/counter_minuti/count_min
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  tr/cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.482     7.060    tr/cron/counter_ore/E[0]
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.521     9.893    tr/cron/counter_ore/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.164     9.952    tr/cron/counter_ore/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_ore/temp_y_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  tr/cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.811     6.454    tr/cron/counter_minuti/count_min
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  tr/cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.482     7.060    tr/cron/counter_ore/E[0]
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.521     9.893    tr/cron/counter_ore/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.164     9.952    tr/cron/counter_ore/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 tr/cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_ore/temp_y_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  tr/cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  tr/cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.811     6.454    tr/cron/counter_minuti/count_min
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  tr/cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.482     7.060    tr/cron/counter_ore/E[0]
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.521     9.893    tr/cron/counter_ore/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  tr/cron/counter_ore/temp_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.164     9.952    tr/cron/counter_ore/temp_y_reg[4]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 tr/cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_minuti/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.713ns (45.852%)  route 0.842ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 9.890 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  tr/cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.606 r  tr/cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.487     6.093    tr/cron/counter_secondi/clock_out
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.294     6.387 r  tr/cron/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.355     6.742    tr/cron/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.518     9.890    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.162    
                         clock uncertainty           -0.035    10.126    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.410     9.716    tr/cron/counter_minuti/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 tr/cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_minuti/temp_y_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.713ns (45.852%)  route 0.842ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 9.890 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  tr/cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.606 r  tr/cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.487     6.093    tr/cron/counter_secondi/clock_out
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.294     6.387 r  tr/cron/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.355     6.742    tr/cron/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.518     9.890    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.162    
                         clock uncertainty           -0.035    10.126    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.410     9.716    tr/cron/counter_minuti/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 tr/cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/cron/counter_minuti/temp_y_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.713ns (45.852%)  route 0.842ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 9.890 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.187    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  tr/cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.419     5.606 r  tr/cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.487     6.093    tr/cron/counter_secondi/clock_out
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.294     6.387 r  tr/cron/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.355     6.742    tr/cron/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.518     9.890    tr/cron/counter_minuti/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  tr/cron/counter_minuti/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.162    
                         clock uncertainty           -0.035    10.126    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.410     9.716    tr/cron/counter_minuti/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  2.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[6]/Q
                         net (fo=2, routed)           0.115     1.764    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg_n_0_[6]
    SLICE_X6Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.866     2.024    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.063     1.587    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.596     1.509    tr/mi/reg_o/sr_n_1_to_0[1].sr_i/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[5]/Q
                         net (fo=2, routed)           0.111     1.785    tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg_n_0_[5]
    SLICE_X1Y42          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.867     2.025    tr/mi/reg_o/sr_n_1_to_0[1].sr_i/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[4]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.078     1.603    tr/mi/reg_o/sr_n_1_to_0[1].sr_i/temp_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.507    tr/mi/reg_m/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/Q
                         net (fo=2, routed)           0.129     1.777    tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg_n_0_[1]
    SLICE_X5Y42          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.865     2.023    tr/mi/reg_m/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[0]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070     1.590    tr/mi/reg_m/sr_n_1_to_0[4].sr_i/temp_Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.592     1.505    tr/mi/reg_s/sr_n_1_to_0[2].sr_i/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/Q
                         net (fo=2, routed)           0.112     1.781    tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg_n_0_[1]
    SLICE_X5Y37          FDRE                                         r  tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.862     2.020    tr/mi/reg_s/sr_n_1_to_0[2].sr_i/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.071     1.591    tr/mi/reg_s/sr_n_1_to_0[2].sr_i/temp_Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ba/deb/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/deb/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.479    ba/deb/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  ba/deb/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     1.627 r  ba/deb/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.073     1.700    ba/deb/count
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.098     1.798 r  ba/deb/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    ba/deb/BTN_state__0[1]
    SLICE_X8Y39          FDRE                                         r  ba/deb/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.836     1.994    ba/deb/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  ba/deb/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.121     1.600    ba/deb/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[5]/Q
                         net (fo=2, routed)           0.179     1.829    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg_n_0_[5]
    SLICE_X3Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.868     2.026    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[4]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.078     1.625    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[3]/Q
                         net (fo=2, routed)           0.114     1.764    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg_n_0_[3]
    SLICE_X5Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.866     2.024    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.047     1.555    tr/mi/reg_m/sr_n_1_to_0[5].sr_i/temp_Y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.507    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/Q
                         net (fo=2, routed)           0.114     1.763    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg_n_0_[3]
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.865     2.023    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.047     1.554    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.597     1.510    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[2]/Q
                         net (fo=2, routed)           0.114     1.766    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg_n_0_[2]
    SLICE_X3Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.868     2.026    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.047     1.557    tr/mi/reg_o/sr_n_1_to_0[4].sr_i/temp_Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     1.506    tr/mi/reg_m/sr_n_1_to_0[2].sr_i/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[2]/Q
                         net (fo=2, routed)           0.114     1.762    tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg_n_0_[2]
    SLICE_X5Y39          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.864     2.022    tr/mi/reg_m/sr_n_1_to_0[2].sr_i/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.047     1.553    tr/mi/reg_m/sr_n_1_to_0[2].sr_i/temp_Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y39     ba/cu/load_min_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38     ba/cu/load_ore_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y39     ba/cu/FSM_onehot_stato_corrente_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 5.507ns (44.274%)  route 6.931ns (55.726%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839    15.604    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.152    15.756 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.111    18.867    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.760    22.626 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.626    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.064ns  (logic 4.876ns (40.421%)  route 7.188ns (59.579%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.013    12.861    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I3_O)        0.297    13.158 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.164    14.321    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124    14.445 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.019    15.465    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124    15.589 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.125    18.713    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    22.253 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.253    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.655ns  (logic 5.255ns (45.092%)  route 6.400ns (54.908%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839    15.604    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.124    15.728 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.580    18.308    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    21.844 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.844    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.467ns (47.751%)  route 5.982ns (52.249%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.849    15.614    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.150    15.764 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.152    17.916    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.722    21.637 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.637    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.364ns  (logic 5.255ns (46.240%)  route 6.109ns (53.760%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667    15.432    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X3Y41          LUT4 (Prop_lut4_I2_O)        0.124    15.556 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.461    18.017    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    21.552 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.552    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 5.225ns (47.673%)  route 5.735ns (52.327%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 f  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 f  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 f  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 f  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 f  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 f  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.849    15.614    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124    15.738 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905    17.642    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    21.148 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.148    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.808ns  (logic 5.493ns (50.829%)  route 5.314ns (49.171%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=1 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637    10.189    tr/cron/counter_secondi/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  tr/cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  tr/cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=6, routed)           0.867    11.515    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/Q[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124    11.639 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.639    tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_44_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.209    11.848 r  tr/mi/reg_s/sr_n_1_to_0[4].sr_i/catodi_OBUF[6]_inst_i_21/O
                         net (fo=5, routed)           1.157    13.005    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_0[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.297    13.302 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.302    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/mv/enc/sec_temp__55[0]
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    13.511 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.957    14.468    tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.297    14.765 r  tr/mi/reg_s/sr_n_1_to_0[0].sr_i/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667    15.432    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi[4]
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.152    15.584 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.667    17.250    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.746    20.997 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.997    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.126ns (48.268%)  route 4.422ns (51.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.638     5.190    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.450     7.096    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.124     7.220 r  mv/dis/counter_instance/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.972    10.192    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.738 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.738    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.350ns (51.712%)  route 4.062ns (48.288%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.638     5.190    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.681     7.327    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.154     7.481 r  mv/dis/counter_instance/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.381     9.862    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.740    13.602 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.602    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.360ns (53.426%)  route 3.801ns (46.574%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.638     5.190    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          1.675     7.321    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.150     7.471 r  mv/dis/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.125     9.597    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.754    13.351 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.351    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.438ns (63.851%)  route 0.814ns (36.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=14, routed)          0.129     1.779    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1_1
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.251     2.074    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.553    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.760 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.760    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.482ns (65.698%)  route 0.774ns (34.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.338     1.974    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.098     2.072 r  mv/dis/counter_instance/anodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.508    anodi_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.764 r  anodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.764    anodi[1]
    J18                                                               r  anodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.541ns (68.223%)  route 0.718ns (31.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=14, routed)          0.200     1.849    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1_1
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.186     2.081    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.049     2.130 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.461    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.306     3.768 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.768    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.538ns (66.168%)  route 0.786ns (33.832%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.338     1.974    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.101     2.075 r  mv/dis/counter_instance/anodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.524    anodi_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.833 r  anodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.833    anodi[0]
    J17                                                               r  anodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.462ns (61.688%)  route 0.908ns (38.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 f  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.466     2.103    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.098     2.201 r  mv/dis/counter_instance/anodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.642    anodi_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.878 r  anodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.878    anodi[4]
    P14                                                               r  anodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.514ns (61.794%)  route 0.936ns (38.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=14, routed)          0.129     1.779    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1_1
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.045     1.824 f  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.251     2.074    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.043     2.117 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.673    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.285     3.958 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.958    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.544ns (62.338%)  route 0.933ns (37.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.339     1.975    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.102     2.077 r  mv/dis/counter_instance/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.671    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.314     3.984 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.984    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.467ns (58.415%)  route 1.045ns (41.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=14, routed)          0.200     1.849    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[4]_inst_i_1_1
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.186     2.081    tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.045     2.126 r  tr/mi/reg_s/sr_n_1_to_0[1].sr_i/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.784    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     4.020 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.020    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.539ns (60.535%)  route 1.003ns (39.465%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.464     2.100    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.097     2.197 r  mv/dis/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.737    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.314     4.050 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.050    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.528ns (57.754%)  route 1.118ns (42.246%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.508    mv/dis/counter_instance/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 f  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.466     2.103    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.097     2.200 r  mv/dis/counter_instance/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.851    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.303     4.154 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.154    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           476 Endpoints
Min Delay           476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.470ns (24.410%)  route 4.553ns (75.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.553     6.024    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.470ns (24.410%)  route 4.553ns (75.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.553     6.024    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.470ns (24.410%)  route 4.553ns (75.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.553     6.024    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.891    tr/mi/reg_m/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  tr/mi/reg_m/sr_n_1_to_0[0].sr_i/temp_Y_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X3Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.522     4.894    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X2Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.522     4.894    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.470ns (24.428%)  route 4.549ns (75.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=236, routed)         4.549     6.019    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/reset_IBUF
    SLICE_X2Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.522     4.894    tr/mi/reg_o/sr_n_1_to_0[0].sr_i/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  tr/mi/reg_o/sr_n_1_to_0[0].sr_i/temp_Y_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            ba/reg_ore/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.252ns (37.098%)  route 0.427ns (62.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.427     0.679    ba/reg_ore/D[1]
    SLICE_X2Y40          FDRE                                         r  ba/reg_ore/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.867     2.025    ba/reg_ore/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  ba/reg_ore/temp_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.238ns (34.849%)  route 0.446ns (65.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.446     0.684    mv/dis/clk_filter/reset_IBUF
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     2.016    mv/dis/clk_filter/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.238ns (34.849%)  route 0.446ns (65.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.446     0.684    mv/dis/clk_filter/reset_IBUF
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     2.016    mv/dis/clk_filter/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.238ns (34.849%)  route 0.446ns (65.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.446     0.684    mv/dis/clk_filter/reset_IBUF
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     2.016    mv/dis/clk_filter/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            ba/reg_min/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.252ns (35.718%)  route 0.454ns (64.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.454     0.706    ba/reg_min/D[1]
    SLICE_X3Y40          FDRE                                         r  ba/reg_min/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.867     2.025    ba/reg_min/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  ba/reg_min/temp_data_reg[1]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            ba/reg_sec/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.259ns (36.352%)  route 0.453ns (63.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.453     0.712    ba/reg_sec/D[5]
    SLICE_X1Y38          FDRE                                         r  ba/reg_sec/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.866     2.024    ba/reg_sec/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  ba/reg_sec/temp_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/cron/base_dei_tempi/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.238ns (33.311%)  route 0.477ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.477     0.716    tr/cron/base_dei_tempi/reset_IBUF
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     2.015    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/cron/base_dei_tempi/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.238ns (33.311%)  route 0.477ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.477     0.716    tr/cron/base_dei_tempi/reset_IBUF
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     2.015    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/cron/base_dei_tempi/count_for_division.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.238ns (33.311%)  route 0.477ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.477     0.716    tr/cron/base_dei_tempi/reset_IBUF
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     2.015    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tr/cron/base_dei_tempi/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.238ns (33.311%)  route 0.477ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=236, routed)         0.477     0.716    tr/cron/base_dei_tempi/reset_IBUF
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     2.015    tr/cron/base_dei_tempi/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  tr/cron/base_dei_tempi/count_for_division.counter_reg[9]/C





