Fitter report for snes_cast
Sun Jun 28 20:28:49 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Jun 28 20:28:49 2015       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; snes_cast                                   ;
; Top-level Entity Name              ; snes_cast_top                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 346 / 22,320 ( 2 % )                        ;
;     Total combinational functions  ; 218 / 22,320 ( < 1 % )                      ;
;     Dedicated logic registers      ; 273 / 22,320 ( 1 % )                        ;
; Total registers                    ; 273                                         ;
; Total pins                         ; 46 / 154 ( 30 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144 / 608,256 ( 43 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  21.4%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; leds[0]       ; Missing drive strength ;
; leds[1]       ; Missing drive strength ;
; leds[2]       ; Missing drive strength ;
; leds[3]       ; Missing drive strength ;
; leds[4]       ; Missing drive strength ;
; leds[5]       ; Missing drive strength ;
; leds[6]       ; Missing drive strength ;
; leds[7]       ; Missing drive strength ;
; FTDI_data[0]  ; Missing drive strength ;
; FTDI_data[1]  ; Missing drive strength ;
; FTDI_data[2]  ; Missing drive strength ;
; FTDI_data[3]  ; Missing drive strength ;
; FTDI_data[4]  ; Missing drive strength ;
; FTDI_data[5]  ; Missing drive strength ;
; FTDI_data[6]  ; Missing drive strength ;
; FTDI_data[7]  ; Missing drive strength ;
; FTDI_rd_n     ; Missing drive strength ;
; FTDI_wr_n     ; Missing drive strength ;
; FTDI_siwua    ; Missing drive strength ;
; FTDI_oe_n     ; Missing drive strength ;
; unk           ; Missing drive strength ;
; FTDI_pwrsav_n ; Missing drive strength ;
+---------------+------------------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; I/O Standard ; snes_cast_top  ;              ; snes_clk      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; snes_cast_top  ;              ; snes_wr_n_out ; 3.3-V LVCMOS  ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 629 ) ; 0.00 % ( 0 / 629 )         ; 0.00 % ( 0 / 629 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 629 ) ; 0.00 % ( 0 / 629 )         ; 0.00 % ( 0 / 629 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 619 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Evan/Documents/GitHub/snes-cast/quartus/output_files/snes_cast.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 346 / 22,320 ( 2 % )       ;
;     -- Combinational with no register       ; 73                         ;
;     -- Register only                        ; 128                        ;
;     -- Combinational with a register        ; 145                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 147                        ;
;     -- 3 input functions                    ; 36                         ;
;     -- <=2 input functions                  ; 35                         ;
;     -- Register only                        ; 128                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 204                        ;
;     -- arithmetic mode                      ; 14                         ;
;                                             ;                            ;
; Total registers*                            ; 273 / 23,018 ( 1 % )       ;
;     -- Dedicated logic registers            ; 273 / 22,320 ( 1 % )       ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 30 / 1,395 ( 2 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 46 / 154 ( 30 % )          ;
;     -- Clock pins                           ; 4 / 7 ( 57 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 3                          ;
; M9Ks                                        ; 32 / 66 ( 48 % )           ;
; Total block memory bits                     ; 262,144 / 608,256 ( 43 % ) ;
; Total block memory implementation bits      ; 294,912 / 608,256 ( 48 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 3 / 20 ( 15 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1.5% / 1.5% / 1.5%         ;
; Peak interconnect usage (total/H/V)         ; 7.5% / 7.3% / 7.7%         ;
; Maximum fan-out                             ; 270                        ;
; Highest non-global fan-out                  ; 54                         ;
; Total fan-out                               ; 2841                       ;
; Average fan-out                             ; 3.92                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 346 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 73                  ; 0                              ;
;     -- Register only                        ; 128                 ; 0                              ;
;     -- Combinational with a register        ; 145                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 147                 ; 0                              ;
;     -- 3 input functions                    ; 36                  ; 0                              ;
;     -- <=2 input functions                  ; 35                  ; 0                              ;
;     -- Register only                        ; 128                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 204                 ; 0                              ;
;     -- arithmetic mode                      ; 14                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 273                 ; 0                              ;
;     -- Dedicated logic registers            ; 273 / 22320 ( 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 30 / 1395 ( 2 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 46                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 262144              ; 0                              ;
; Total RAM block bits                        ; 294912              ; 0                              ;
; M9K                                         ; 32 / 66 ( 48 % )    ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2868                ; 5                              ;
;     -- Registered Connections               ; 1473                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 24                  ; 0                              ;
;     -- Output Ports                         ; 22                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; FTDI_clk        ; T9    ; 4        ; 27           ; 0            ; 0            ; 128                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; FTDI_rx_full_n  ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; FTDI_tx_empty_n ; K15   ; 5        ; 53           ; 13           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; clk             ; R8    ; 3        ; 27           ; 0            ; 21           ; 177                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n           ; E1    ; 1        ; 0            ; 16           ; 7            ; 34                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; snes_address[0] ; B12   ; 7        ; 43           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[1] ; D11   ; 7        ; 51           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[2] ; B11   ; 7        ; 40           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[3] ; E10   ; 7        ; 45           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[4] ; D9    ; 7        ; 31           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[5] ; E9    ; 7        ; 29           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[6] ; F8    ; 8        ; 20           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_address[7] ; D8    ; 8        ; 23           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[0]    ; D6    ; 8        ; 9            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[1]    ; A6    ; 8        ; 16           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[2]    ; D5    ; 8        ; 5            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[3]    ; B5    ; 8        ; 11           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[4]    ; B4    ; 8        ; 7            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[5]    ; A3    ; 8        ; 7            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[6]    ; C3    ; 8        ; 1            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_data[7]    ; D3    ; 8        ; 1            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_rd_n       ; C6    ; 8        ; 18           ; 34           ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_rst_n      ; A8    ; 8        ; 25           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; snes_wr_n       ; E6    ; 8        ; 14           ; 34           ; 14           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; FTDI_data[0]  ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[1]  ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[2]  ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[3]  ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[4]  ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[5]  ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[6]  ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_data[7]  ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_oe_n     ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_pwrsav_n ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_rd_n     ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_siwua    ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FTDI_wr_n     ; N14   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[0]       ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]       ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]       ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]       ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[4]       ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[5]       ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[6]       ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[7]       ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; unk           ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; snes_address[2]         ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; leds[0]                 ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; snes_address[4]         ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; snes_address[5]         ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; unk                     ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; snes_address[6]         ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; snes_data[1]            ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; snes_wr_n               ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; snes_data[3]            ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; snes_data[0]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; snes_data[4]            ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 4        ; 8 / 20 ( 40 % )  ; 3.3V          ; --           ;
; 5        ; 8 / 18 ( 44 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 24 ( 42 % ) ; 3.3V          ; --           ;
; 8        ; 14 / 24 ( 58 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; snes_data[5]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; snes_data[1]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; snes_rst_n                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; leds[3]                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; leds[1]                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; leds[0]                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; leds[6]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; snes_data[4]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; snes_data[3]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; snes_address[2]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; snes_address[0]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; leds[2]                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; snes_data[6]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; snes_rd_n                                                 ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; unk                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; leds[4]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; snes_data[7]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; snes_data[2]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; snes_data[0]                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; snes_address[7]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; snes_address[4]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; snes_address[1]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; snes_wr_n                                                 ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; snes_address[5]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; snes_address[3]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; leds[5]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; snes_address[6]                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; FTDI_rx_full_n                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; FTDI_tx_empty_n                                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; FTDI_data[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; leds[7]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; FTDI_rd_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; FTDI_data[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; FTDI_data[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; FTDI_wr_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; FTDI_oe_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; FTDI_data[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; FTDI_siwua                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; FTDI_pwrsav_n                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; FTDI_data[4]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; FTDI_data[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; FTDI_clk                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; FTDI_data[6]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; FTDI_data[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |snes_cast_top                                            ; 346 (146)   ; 273 (115)                 ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 46   ; 0            ; 73 (31)      ; 128 (50)          ; 145 (57)         ; |snes_cast_top                                                                                                                                            ; work         ;
;    |crossfifo:cc|                                         ; 208 (0)     ; 158 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 78 (0)            ; 88 (0)           ; |snes_cast_top|crossfifo:cc                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 208 (0)     ; 158 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 78 (0)            ; 88 (0)           ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_d9n1:auto_generated|                     ; 208 (53)    ; 158 (44)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (6)       ; 78 (33)           ; 88 (8)           ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated                                                  ; work         ;
;             |a_gray2bin_aib:rdptr_g_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_aib:rs_dgwp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin                  ; work         ;
;             |a_graycounter_5lc:wrptr_g1p|                 ; 27 (27)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 19 (19)          ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p                      ; work         ;
;             |a_graycounter_877:rdptr_g1p|                 ; 29 (29)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 19 (19)          ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_uld:rs_dgwp|                  ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 5 (0)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp                       ; work         ;
;                |dffpipe_te9:dffpipe16|                    ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 5 (5)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16 ; work         ;
;             |alt_synch_pipe_vld:ws_dgrp|                  ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 9 (0)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp                       ; work         ;
;                |dffpipe_ve9:dffpipe19|                    ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 9 (9)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19 ; work         ;
;             |altsyncram_sd11:fifo_ram|                    ; 24 (4)      ; 4 (4)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 2 (2)             ; 14 (2)           ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram                         ; work         ;
;                |decode_d87:decode12|                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12     ; work         ;
;                |mux_t28:mux13|                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13           ; work         ;
;             |cmpr_r76:rdempty_eq_comp|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp                         ; work         ;
;             |cmpr_r76:wrfull_eq_comp|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp                          ; work         ;
;             |cntr_64e:cntr_b|                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b                                  ; work         ;
;             |dffpipe_se9:rs_bwp|                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp                               ; work         ;
;             |dffpipe_ue9:rs_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |snes_cast_top|crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp                               ; work         ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; leds[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_rx_full_n  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_rd_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_wr_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_siwua      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_oe_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; unk             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_pwrsav_n   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FTDI_tx_empty_n ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FTDI_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; snes_data[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_wr_n       ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; snes_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_data[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_data[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_data[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_data[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; snes_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_data[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; snes_rd_n       ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; snes_address[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[4] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; snes_address[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; snes_address[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FTDI_rx_full_n                                                                                                 ;                   ;         ;
; FTDI_tx_empty_n                                                                                                ;                   ;         ;
;      - FTDI_wr_n~0                                                                                             ; 1                 ; 6       ;
;      - FTDI_data[5]~0                                                                                          ; 1                 ; 6       ;
;      - Selector2~2                                                                                             ; 1                 ; 6       ;
;      - usb_xfer_count[1]~0                                                                                     ; 1                 ; 6       ;
;      - usb_xfer_count[0]~1                                                                                     ; 1                 ; 6       ;
;      - crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_rdreq~0 ; 1                 ; 6       ;
;      - Selector1~0                                                                                             ; 1                 ; 6       ;
;      - Selector1~2                                                                                             ; 1                 ; 6       ;
;      - Selector0~0                                                                                             ; 1                 ; 6       ;
;      - Selector2~3                                                                                             ; 1                 ; 6       ;
; FTDI_clk                                                                                                       ;                   ;         ;
; rst_n                                                                                                          ;                   ;         ;
; clk                                                                                                            ;                   ;         ;
; snes_data[7]                                                                                                   ;                   ;         ;
;      - read_capture[7]                                                                                         ; 0                 ; 6       ;
;      - write_capture[7]~feeder                                                                                 ; 0                 ; 6       ;
; snes_wr_n                                                                                                      ;                   ;         ;
;      - write_capture[0]                                                                                        ; 1                 ; 0       ;
;      - write_capture[1]                                                                                        ; 1                 ; 0       ;
;      - write_capture[2]                                                                                        ; 1                 ; 0       ;
;      - write_capture[3]                                                                                        ; 1                 ; 0       ;
;      - write_capture[4]                                                                                        ; 1                 ; 0       ;
;      - write_capture[5]                                                                                        ; 1                 ; 0       ;
;      - write_capture[6]                                                                                        ; 1                 ; 0       ;
;      - write_capture[7]                                                                                        ; 1                 ; 0       ;
;      - write_capture[8]                                                                                        ; 1                 ; 0       ;
;      - write_capture[15]                                                                                       ; 1                 ; 0       ;
;      - write_capture[14]                                                                                       ; 1                 ; 0       ;
;      - write_capture[13]                                                                                       ; 1                 ; 0       ;
;      - write_capture[12]                                                                                       ; 1                 ; 0       ;
;      - write_capture[11]                                                                                       ; 1                 ; 0       ;
;      - write_capture[10]                                                                                       ; 1                 ; 0       ;
;      - write_capture[9]                                                                                        ; 1                 ; 0       ;
;      - snes_wr_n_meta0~feeder                                                                                  ; 0                 ; 6       ;
; snes_data[6]                                                                                                   ;                   ;         ;
;      - read_capture[6]                                                                                         ; 0                 ; 6       ;
;      - write_capture[6]~feeder                                                                                 ; 0                 ; 6       ;
; snes_data[5]                                                                                                   ;                   ;         ;
;      - read_capture[5]                                                                                         ; 0                 ; 6       ;
;      - write_capture[5]~feeder                                                                                 ; 0                 ; 6       ;
; snes_data[1]                                                                                                   ;                   ;         ;
;      - write_capture[1]                                                                                        ; 0                 ; 6       ;
;      - read_capture[1]                                                                                         ; 0                 ; 6       ;
; snes_data[0]                                                                                                   ;                   ;         ;
;      - write_capture[0]                                                                                        ; 0                 ; 6       ;
;      - read_capture[0]                                                                                         ; 0                 ; 6       ;
; snes_data[4]                                                                                                   ;                   ;         ;
;      - write_capture[4]                                                                                        ; 1                 ; 6       ;
;      - read_capture[4]                                                                                         ; 1                 ; 6       ;
; snes_data[2]                                                                                                   ;                   ;         ;
;      - write_capture[2]                                                                                        ; 0                 ; 6       ;
;      - read_capture[2]                                                                                         ; 0                 ; 6       ;
; snes_data[3]                                                                                                   ;                   ;         ;
;      - write_capture[3]                                                                                        ; 0                 ; 6       ;
;      - read_capture[3]                                                                                         ; 0                 ; 6       ;
; snes_rst_n                                                                                                     ;                   ;         ;
; snes_rd_n                                                                                                      ;                   ;         ;
;      - read_capture[0]                                                                                         ; 1                 ; 0       ;
;      - read_capture[1]                                                                                         ; 1                 ; 0       ;
;      - read_capture[2]                                                                                         ; 1                 ; 0       ;
;      - read_capture[3]                                                                                         ; 1                 ; 0       ;
;      - read_capture[4]                                                                                         ; 1                 ; 0       ;
;      - read_capture[5]                                                                                         ; 1                 ; 0       ;
;      - read_capture[6]                                                                                         ; 1                 ; 0       ;
;      - read_capture[7]                                                                                         ; 1                 ; 0       ;
;      - read_capture[8]                                                                                         ; 1                 ; 0       ;
;      - read_capture[9]                                                                                         ; 1                 ; 0       ;
;      - read_capture[10]                                                                                        ; 1                 ; 0       ;
;      - read_capture[11]                                                                                        ; 1                 ; 0       ;
;      - read_capture[12]                                                                                        ; 1                 ; 0       ;
;      - read_capture[13]                                                                                        ; 1                 ; 0       ;
;      - read_capture[14]                                                                                        ; 1                 ; 0       ;
;      - read_capture[15]                                                                                        ; 1                 ; 0       ;
;      - snes_rd_n_meta0~feeder                                                                                  ; 0                 ; 6       ;
; snes_address[0]                                                                                                ;                   ;         ;
;      - read_capture[8]~feeder                                                                                  ; 0                 ; 6       ;
;      - write_capture[8]~feeder                                                                                 ; 0                 ; 6       ;
; snes_address[7]                                                                                                ;                   ;         ;
;      - read_capture[15]                                                                                        ; 0                 ; 6       ;
;      - write_capture[15]~feeder                                                                                ; 0                 ; 6       ;
; snes_address[6]                                                                                                ;                   ;         ;
;      - read_capture[14]~feeder                                                                                 ; 0                 ; 6       ;
;      - write_capture[14]~feeder                                                                                ; 0                 ; 6       ;
; snes_address[5]                                                                                                ;                   ;         ;
;      - read_capture[13]~feeder                                                                                 ; 0                 ; 6       ;
;      - write_capture[13]~feeder                                                                                ; 0                 ; 6       ;
; snes_address[4]                                                                                                ;                   ;         ;
;      - write_capture[12]                                                                                       ; 1                 ; 6       ;
;      - read_capture[12]                                                                                        ; 1                 ; 6       ;
; snes_address[3]                                                                                                ;                   ;         ;
;      - read_capture[11]                                                                                        ; 0                 ; 6       ;
;      - write_capture[11]~feeder                                                                                ; 0                 ; 6       ;
; snes_address[2]                                                                                                ;                   ;         ;
;      - write_capture[10]                                                                                       ; 0                 ; 6       ;
;      - read_capture[10]                                                                                        ; 0                 ; 6       ;
; snes_address[1]                                                                                                ;                   ;         ;
;      - write_capture[9]                                                                                        ; 0                 ; 6       ;
;      - read_capture[9]                                                                                         ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FTDI_clk                                                                                                                                                ; PIN_T9             ; 128     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; FTDI_data[5]~0                                                                                                                                          ; LCCOMB_X26_Y20_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                     ; PIN_R8             ; 177     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|_~0                                                           ; LCCOMB_X28_Y21_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode777w[2]~0 ; LCCOMB_X29_Y21_N26 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode790w[2]~0 ; LCCOMB_X29_Y21_N6  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode798w[2]~0 ; LCCOMB_X29_Y21_N14 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode806w[2]~0 ; LCCOMB_X29_Y21_N28 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_rdreq~1                                                 ; LCCOMB_X28_Y21_N0  ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_wrreq~0                                                 ; LCCOMB_X29_Y21_N0  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; data[7]~2                                                                                                                                               ; LCCOMB_X23_Y28_N2  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; official_rst_n                                                                                                                                          ; LCCOMB_X28_Y19_N24 ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; official_rst_n                                                                                                                                          ; LCCOMB_X28_Y19_N24 ; 270     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; rst_n                                                                                                                                                   ; PIN_E1             ; 34      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; snes_rd_n                                                                                                                                               ; PIN_C6             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; snes_wr_n                                                                                                                                               ; PIN_E6             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                ;
+----------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name           ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; FTDI_clk       ; PIN_T9             ; 128     ; 4                                    ; Global Clock         ; GCLK19           ; --                        ;
; clk            ; PIN_R8             ; 177     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; official_rst_n ; LCCOMB_X28_Y19_N24 ; 270     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+----------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_rdreq~1                                                 ; 54      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]                      ; 39      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]                      ; 39      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]                      ; 39      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[0]                      ; 39      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]                      ; 38      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]                      ; 38      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]                      ; 38      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]                      ; 38      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]                      ; 37      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]                     ; 37      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]                      ; 37      ;
; rst_n~input                                                                                                                                             ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[1]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[3]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[2]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[5]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[7]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[9]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[8]                                                    ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[10]                                                   ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                            ; 34      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]~_wirecell                  ; 32      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_wrreq~0                                                 ; 27      ;
; always3~1                                                                                                                                               ; 23      ;
; data[7]~2                                                                                                                                               ; 20      ;
; snes_rd_n~input                                                                                                                                         ; 17      ;
; snes_wr_n~input                                                                                                                                         ; 17      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode806w[2]~0 ; 16      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode777w[2]~0 ; 16      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode798w[2]~0 ; 16      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|decode_d87:decode12|w_anode790w[2]~0 ; 16      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]                     ; 12      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]                     ; 12      ;
; FTDI_tx_empty_n~input                                                                                                                                   ; 10      ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|_~0                                                           ; 9       ;
; addr[5]~0                                                                                                                                               ; 8       ;
; data[7]~0                                                                                                                                               ; 8       ;
; seq[0]                                                                                                                                                  ; 8       ;
; FTDI_data[5]~0                                                                                                                                          ; 8       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                        ; 7       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                        ; 7       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                        ; 7       ;
; seq[1]                                                                                                                                                  ; 7       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]                     ; 7       ;
; ftdi_state.REG_SENDING                                                                                                                                  ; 7       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                        ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                        ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                        ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                        ; 6       ;
; seq[2]                                                                                                                                                  ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[12]                                                   ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[13]                                                   ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[11]                                                   ; 6       ;
; data[0]                                                                                                                                                 ; 6       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                        ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                        ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                        ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                       ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                       ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|parity5                           ; 5       ;
; seq[3]                                                                                                                                                  ; 5       ;
; latch_it                                                                                                                                                ; 5       ;
; snes_wr_n_sync                                                                                                                                          ; 5       ;
; data[1]                                                                                                                                                 ; 5       ;
; data[2]                                                                                                                                                 ; 5       ;
; data[3]                                                                                                                                                 ; 5       ;
; data[4]                                                                                                                                                 ; 5       ;
; data[5]                                                                                                                                                 ; 5       ;
; data[6]                                                                                                                                                 ; 5       ;
; data[7]                                                                                                                                                 ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~6                ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[3]                                                    ; 5       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~1                               ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|cntr_cout[5]~0                    ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~0                               ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                           ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~6                               ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~5                               ; 4       ;
; addr[7]                                                                                                                                                 ; 4       ;
; addr[6]                                                                                                                                                 ; 4       ;
; addr[5]                                                                                                                                                 ; 4       ;
; addr[4]                                                                                                                                                 ; 4       ;
; oper[3]                                                                                                                                                 ; 4       ;
; addr[3]                                                                                                                                                 ; 4       ;
; oper[2]                                                                                                                                                 ; 4       ;
; addr[2]                                                                                                                                                 ; 4       ;
; oper[1]                                                                                                                                                 ; 4       ;
; addr[1]                                                                                                                                                 ; 4       ;
; oper[0]                                                                                                                                                 ; 4       ;
; addr[0]                                                                                                                                                 ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]                     ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]                     ; 4       ;
; always3~0                                                                                                                                               ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~10               ; 4       ;
; ftdi_state.REG_LOADED                                                                                                                                   ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor4                          ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[5]                                                    ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                                                    ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[3]   ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor4                          ; 4       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]                  ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                       ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                       ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~3                               ; 3       ;
; snes_rd_n_sync                                                                                                                                          ; 3       ;
; Selector1~0                                                                                                                                             ; 3       ;
; snes_rst_n_s[0]                                                                                                                                         ; 3       ;
; snes_rst_n_s[1]                                                                                                                                         ; 3       ;
; snes_rst_n_s[2]                                                                                                                                         ; 3       ;
; snes_rst_n_s[3]                                                                                                                                         ; 3       ;
; snes_rst_n_s[4]                                                                                                                                         ; 3       ;
; snes_rst_n_s[5]                                                                                                                                         ; 3       ;
; snes_rst_n_s[6]                                                                                                                                         ; 3       ;
; snes_rst_n_s[7]                                                                                                                                         ; 3       ;
; snes_rst_n_s[8]                                                                                                                                         ; 3       ;
; snes_rst_n_s[9]                                                                                                                                         ; 3       ;
; snes_rst_n_s[10]                                                                                                                                        ; 3       ;
; snes_rst_n_s[11]                                                                                                                                        ; 3       ;
; snes_rst_n_s[12]                                                                                                                                        ; 3       ;
; snes_rst_n_s[13]                                                                                                                                        ; 3       ;
; snes_rst_n_s[14]                                                                                                                                        ; 3       ;
; snes_rst_n_s[15]                                                                                                                                        ; 3       ;
; snes_rst_n_s[16]                                                                                                                                        ; 3       ;
; snes_rst_n_s[17]                                                                                                                                        ; 3       ;
; snes_rst_n_s[18]                                                                                                                                        ; 3       ;
; snes_rst_n_s[19]                                                                                                                                        ; 3       ;
; snes_rst_n_s[20]                                                                                                                                        ; 3       ;
; snes_rst_n_s[21]                                                                                                                                        ; 3       ;
; snes_rst_n_s[22]                                                                                                                                        ; 3       ;
; snes_rst_n_s[23]                                                                                                                                        ; 3       ;
; snes_rst_n_s[24]                                                                                                                                        ; 3       ;
; snes_rst_n_s[25]                                                                                                                                        ; 3       ;
; snes_rst_n_s[26]                                                                                                                                        ; 3       ;
; snes_rst_n_s[27]                                                                                                                                        ; 3       ;
; snes_rst_n_s[28]                                                                                                                                        ; 3       ;
; snes_rst_n_s[29]                                                                                                                                        ; 3       ;
; snes_rst_n_s[30]                                                                                                                                        ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|valid_rdreq~0                                                 ; 3       ;
; ftdi_state.REG_LOAD                                                                                                                                     ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                            ; 3       ;
; snes_wr_n_pipe                                                                                                                                          ; 3       ;
; write_capture[3]                                                                                                                                        ; 3       ;
; write_capture[2]                                                                                                                                        ; 3       ;
; write_capture[4]                                                                                                                                        ; 3       ;
; write_capture[0]                                                                                                                                        ; 3       ;
; write_capture[1]                                                                                                                                        ; 3       ;
; write_capture[5]                                                                                                                                        ; 3       ;
; write_capture[6]                                                                                                                                        ; 3       ;
; write_capture[7]                                                                                                                                        ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[6]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[7]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[8]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[9]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[10]                                                   ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[11]                                                   ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[12]                                                   ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[13]                                                   ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[4]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[1]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[0]                                                    ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[2]   ; 3       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[5]   ; 3       ;
; usb_xfer_count[0]                                                                                                                                       ; 3       ;
; snes_address[1]~input                                                                                                                                   ; 2       ;
; snes_address[2]~input                                                                                                                                   ; 2       ;
; snes_address[3]~input                                                                                                                                   ; 2       ;
; snes_address[4]~input                                                                                                                                   ; 2       ;
; snes_address[5]~input                                                                                                                                   ; 2       ;
; snes_address[6]~input                                                                                                                                   ; 2       ;
; snes_address[7]~input                                                                                                                                   ; 2       ;
; snes_address[0]~input                                                                                                                                   ; 2       ;
; snes_data[3]~input                                                                                                                                      ; 2       ;
; snes_data[2]~input                                                                                                                                      ; 2       ;
; snes_data[4]~input                                                                                                                                      ; 2       ;
; snes_data[0]~input                                                                                                                                      ; 2       ;
; snes_data[1]~input                                                                                                                                      ; 2       ;
; snes_data[5]~input                                                                                                                                      ; 2       ;
; snes_data[6]~input                                                                                                                                      ; 2       ;
; snes_data[7]~input                                                                                                                                      ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~3                               ; 2       ;
; snes_rd_n_meta1                                                                                                                                         ; 2       ;
; snes_rd_n_meta0                                                                                                                                         ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|ram_address_b[14]                                             ; 2       ;
; WideAnd1~1                                                                                                                                              ; 2       ;
; write_capture[9]                                                                                                                                        ; 2       ;
; write_capture[10]                                                                                                                                       ; 2       ;
; write_capture[11]                                                                                                                                       ; 2       ;
; WideAnd1~0                                                                                                                                              ; 2       ;
; write_capture[12]                                                                                                                                       ; 2       ;
; write_capture[13]                                                                                                                                       ; 2       ;
; write_capture[14]                                                                                                                                       ; 2       ;
; write_capture[15]                                                                                                                                       ; 2       ;
; oper~5                                                                                                                                                  ; 2       ;
; read_capture[9]                                                                                                                                         ; 2       ;
; read_capture[10]                                                                                                                                        ; 2       ;
; read_capture[11]                                                                                                                                        ; 2       ;
; read_capture[12]                                                                                                                                        ; 2       ;
; read_capture[13]                                                                                                                                        ; 2       ;
; read_capture[14]                                                                                                                                        ; 2       ;
; read_capture[15]                                                                                                                                        ; 2       ;
; write_capture[8]                                                                                                                                        ; 2       ;
; read_capture[8]                                                                                                                                         ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~7                               ; 2       ;
; snes_wr_n_meta1                                                                                                                                         ; 2       ;
; snes_wr_n_meta0                                                                                                                                         ; 2       ;
; WideAnd2~1                                                                                                                                              ; 2       ;
; WideAnd2~0                                                                                                                                              ; 2       ;
; oper~2                                                                                                                                                  ; 2       ;
; read_capture[0]                                                                                                                                         ; 2       ;
; read_capture[1]                                                                                                                                         ; 2       ;
; read_capture[2]                                                                                                                                         ; 2       ;
; read_capture[3]                                                                                                                                         ; 2       ;
; read_capture[4]                                                                                                                                         ; 2       ;
; read_capture[5]                                                                                                                                         ; 2       ;
; read_capture[6]                                                                                                                                         ; 2       ;
; read_capture[7]                                                                                                                                         ; 2       ;
; Selector1~1                                                                                                                                             ; 2       ;
; snes_rst_n_s[31]                                                                                                                                        ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~9                ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~8                ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~7                ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor1                          ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor5~1                        ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor5~0                        ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[0]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor1                          ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[1]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor5~1                        ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[6]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[7]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[8]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[9]   ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor5~0                        ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[10]  ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[11]  ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[12]  ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[13]  ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe18a[4]   ; 2       ;
; official_rst_n                                                                                                                                          ; 2       ;
; snes_rst_n_ss                                                                                                                                           ; 2       ;
; usb_xfer_count[1]                                                                                                                                       ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[0]                                 ; 2       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_comb_bita1~0                          ; 2       ;
; snes_rst_n~input                                                                                                                                        ; 1       ;
; seq[0]~4                                                                                                                                                ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[0]~0                                                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]~0                                                  ; 1       ;
; bad_trigger~2                                                                                                                                           ; 1       ;
; Selector2~3                                                                                                                                             ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~12                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~11                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~10                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~9                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~8                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~14                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~13                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~12                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~7                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~6                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~5                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8~0                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~4                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10~0                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12~0                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13~0                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11~0                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|_~2                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~11                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a3                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a2                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a1                     ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                     ; 1       ;
; snes_rd_n_sync~0                                                                                                                                        ; 1       ;
; snes_rd_n_meta2                                                                                                                                         ; 1       ;
; seq[3]~3                                                                                                                                                ; 1       ;
; seq[3]~2                                                                                                                                                ; 1       ;
; addr~8                                                                                                                                                  ; 1       ;
; seq[2]~1                                                                                                                                                ; 1       ;
; addr~7                                                                                                                                                  ; 1       ;
; seq[1]~0                                                                                                                                                ; 1       ;
; addr~6                                                                                                                                                  ; 1       ;
; addr~5                                                                                                                                                  ; 1       ;
; oper~7                                                                                                                                                  ; 1       ;
; addr~4                                                                                                                                                  ; 1       ;
; oper~6                                                                                                                                                  ; 1       ;
; addr~3                                                                                                                                                  ; 1       ;
; addr~2                                                                                                                                                  ; 1       ;
; addr~1                                                                                                                                                  ; 1       ;
; oper~4                                                                                                                                                  ; 1       ;
; oper~3                                                                                                                                                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[6]~12                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[7]~11                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[8]~10                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~10                              ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[9]~9                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[5]~8                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~9                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[10]~7                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[11]~6                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~8                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[12]~5                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[13]~4                   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~4                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[4]~3                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[3]~2                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~2                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[2]~1                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~1                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1]~0                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|_~0                               ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[0]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[1]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[2]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[3]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[6]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[7]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[8]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[9]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[5]                                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[10]                                           ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[11]                                           ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[12]                                           ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[13]                                           ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|delayed_wrptr_g[4]                                            ; 1       ;
; Selector0~0                                                                                                                                             ; 1       ;
; latch_it~0                                                                                                                                              ; 1       ;
; snes_wr_n_sync~0                                                                                                                                        ; 1       ;
; snes_wr_n_meta2                                                                                                                                         ; 1       ;
; data~9                                                                                                                                                  ; 1       ;
; data~8                                                                                                                                                  ; 1       ;
; data~7                                                                                                                                                  ; 1       ;
; data~6                                                                                                                                                  ; 1       ;
; data~5                                                                                                                                                  ; 1       ;
; data~4                                                                                                                                                  ; 1       ;
; data~3                                                                                                                                                  ; 1       ;
; data~1                                                                                                                                                  ; 1       ;
; oper~1                                                                                                                                                  ; 1       ;
; oper~0                                                                                                                                                  ; 1       ;
; snes_rd_n_pipe                                                                                                                                          ; 1       ;
; Selector1~2                                                                                                                                             ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|_~1                                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[1]                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|_~0                                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|addr_store_b[0]                      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~7                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|data_wire[2]~0                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~6                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~5                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~4                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~3                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~2                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~1                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:wrfull_eq_comp|aneb_result_wire[0]~0                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12]  ; 1       ;
; fifo_action                                                                                                                                             ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[0]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[1]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[2]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[3]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[6]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[7]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[8]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[9]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[5]   ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[10]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[11]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[12]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[13]  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe16|dffe17a[4]   ; 1       ;
; snes_rst_n_ss~11                                                                                                                                        ; 1       ;
; WideNor0~9                                                                                                                                              ; 1       ;
; WideNor0~8                                                                                                                                              ; 1       ;
; WideNor0~7                                                                                                                                              ; 1       ;
; WideNor0~6                                                                                                                                              ; 1       ;
; WideNor0~5                                                                                                                                              ; 1       ;
; WideNor0~4                                                                                                                                              ; 1       ;
; WideNor0~3                                                                                                                                              ; 1       ;
; WideNor0~2                                                                                                                                              ; 1       ;
; WideNor0~1                                                                                                                                              ; 1       ;
; WideNor0~0                                                                                                                                              ; 1       ;
; snes_rst_n_ss~10                                                                                                                                        ; 1       ;
; snes_rst_n_ss~9                                                                                                                                         ; 1       ;
; snes_rst_n_ss~8                                                                                                                                         ; 1       ;
; snes_rst_n_ss~7                                                                                                                                         ; 1       ;
; snes_rst_n_ss~6                                                                                                                                         ; 1       ;
; snes_rst_n_ss~5                                                                                                                                         ; 1       ;
; snes_rst_n_ss~4                                                                                                                                         ; 1       ;
; snes_rst_n_ss~3                                                                                                                                         ; 1       ;
; snes_rst_n_ss~2                                                                                                                                         ; 1       ;
; snes_rst_n_ss~1                                                                                                                                         ; 1       ;
; snes_rst_n_ss~0                                                                                                                                         ; 1       ;
; usb_xfer_count[0]~1                                                                                                                                     ; 1       ;
; usb_xfer_count[1]~0                                                                                                                                     ; 1       ;
; Equal0~4                                                                                                                                                ; 1       ;
; Equal0~3                                                                                                                                                ; 1       ;
; Equal0~2                                                                                                                                                ; 1       ;
; Equal0~1                                                                                                                                                ; 1       ;
; Equal0~0                                                                                                                                                ; 1       ;
; Selector2~2                                                                                                                                             ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[7]~15      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[7]~14      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[6]~13      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[6]~12      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[5]~11      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[5]~10      ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[4]~9       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[4]~8       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[3]~7       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[3]~6       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[2]~5       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[2]~4       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[1]~3       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[1]~2       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~5                ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~4                ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~3                ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cmpr_r76:rdempty_eq_comp|aneb_result_wire[0]~2                ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[0]~1       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|mux_t28:mux13|result_node[0]~0       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor5~2                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor5~2                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor3                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor3                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor2                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor2                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin|xor0                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin|xor0                          ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[1]                                                    ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_b[0]                                                    ; 1       ;
; unk~0                                                                                                                                                   ; 1       ;
; bad_trigger                                                                                                                                             ; 1       ;
; FTDI_wr_n~0                                                                                                                                             ; 1       ;
; FTDI_data[7]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[6]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[5]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[4]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[3]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[2]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[1]~reg0                                                                                                                                       ; 1       ;
; FTDI_data[0]~reg0                                                                                                                                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[7]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[5]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[6]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[4]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[5]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[3]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[2]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[3]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[1]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[2]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_se9:rs_bwp|dffe15a[0]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[1]                                 ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_comb_bita1~COUT                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_comb_bita1                            ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_comb_bita0~COUT                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|cntr_64e:cntr_b|counter_comb_bita0                            ; 1       ;
; Add1~12                                                                                                                                                 ; 1       ;
; Add1~11                                                                                                                                                 ; 1       ;
; Add1~10                                                                                                                                                 ; 1       ;
; Add1~9                                                                                                                                                  ; 1       ;
; Add1~8                                                                                                                                                  ; 1       ;
; Add1~7                                                                                                                                                  ; 1       ;
; Add1~6                                                                                                                                                  ; 1       ;
; Add1~5                                                                                                                                                  ; 1       ;
; Add1~4                                                                                                                                                  ; 1       ;
; Add1~3                                                                                                                                                  ; 1       ;
; Add1~2                                                                                                                                                  ; 1       ;
; Add1~1                                                                                                                                                  ; 1       ;
; Add1~0                                                                                                                                                  ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a31                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a7                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a23                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a30                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a6                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a22                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a14                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a5                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a13                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a21                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a28                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a4                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a20                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a12                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a27                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a3                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a11                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a19                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a26                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a2                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a18                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a10                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a25                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a1                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a9                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a17                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a24                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a0                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a16                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a8                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~12                                                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~11                                                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~10                                                       ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~9                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~8                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~7                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~6                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~5                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~4                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~3                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~2                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~1                                                        ; 1       ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|op_1~0                                                        ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                          ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 32           ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 32768                       ; 8                           ; 262144              ; 32   ; None ; M9K_X33_Y27_N0, M9K_X22_Y21_N0, M9K_X22_Y20_N0, M9K_X33_Y26_N0, M9K_X33_Y17_N0, M9K_X33_Y18_N0, M9K_X33_Y16_N0, M9K_X33_Y28_N0, M9K_X22_Y26_N0, M9K_X22_Y17_N0, M9K_X22_Y16_N0, M9K_X22_Y15_N0, M9K_X33_Y15_N0, M9K_X33_Y20_N0, M9K_X33_Y14_N0, M9K_X33_Y29_N0, M9K_X22_Y25_N0, M9K_X22_Y24_N0, M9K_X22_Y23_N0, M9K_X22_Y29_N0, M9K_X33_Y13_N0, M9K_X33_Y19_N0, M9K_X22_Y13_N0, M9K_X33_Y21_N0, M9K_X22_Y22_N0, M9K_X22_Y19_N0, M9K_X22_Y18_N0, M9K_X33_Y22_N0, M9K_X33_Y23_N0, M9K_X22_Y27_N0, M9K_X33_Y24_N0, M9K_X33_Y25_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,342 / 71,559 ( 2 % ) ;
; C16 interconnects     ; 47 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 642 / 46,848 ( 1 % )   ;
; Direct links          ; 115 / 71,559 ( < 1 % ) ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 220 / 24,624 ( < 1 % ) ;
; R24 interconnects     ; 46 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 789 / 62,424 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.53) ; Number of LABs  (Total = 30) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 2                            ;
; 15                                          ; 3                            ;
; 16                                          ; 11                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.23) ; Number of LABs  (Total = 30) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 25                           ;
; 1 Clock                            ; 21                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 1                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.57) ; Number of LABs  (Total = 30) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 4                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 4                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.13) ; Number of LABs  (Total = 30) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 1                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 4                            ;
; 11                                              ; 3                            ;
; 12                                              ; 0                            ;
; 13                                              ; 3                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 0                            ;
; 21                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.90) ; Number of LABs  (Total = 30) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 6                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 5                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 0                            ;
; 35                                           ; 0                            ;
; 36                                           ; 0                            ;
; 37                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 45           ; 0            ; 45           ; 0            ; 0            ; 46        ; 45           ; 0            ; 46        ; 46        ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 46        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 46           ; 1            ; 46           ; 46           ; 0         ; 1            ; 46           ; 0         ; 0         ; 46           ; 46           ; 46           ; 46           ; 22           ; 46           ; 46           ; 22           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 0         ; 46           ; 46           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; leds[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_rx_full_n     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_rd_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_wr_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_siwua         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_oe_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; unk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_pwrsav_n      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_tx_empty_n    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FTDI_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_wr_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_rst_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_rd_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; snes_address[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                    ; Destination Register                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|counter7a[1] ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity6a0                  ; 0.084             ;
; seq[3]                                                                                                                             ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a15~porta_datain_reg0  ; 0.059             ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2   ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]               ; 0.040             ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|rdptr_g[2]                               ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|dffpipe_ue9:rs_brp|dffe14a[4]                              ; 0.037             ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[6]                               ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0 ; 0.015             ;
; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|wrptr_g[4]                               ; crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|ram_block11a29~porta_address_reg0 ; 0.015             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C8 for design "snes_cast"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 46 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_d9n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe16|dffe17a* 
Info (332104): Reading SDC File: 'snes_cast.sdc'
Warning (332174): Ignored filter at snes_cast.sdc(4): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at snes_cast.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at snes_cast.sdc(8): altera_reserved_tck could not be matched with a clock
Warning (332060): Node: snes_wr_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register write_capture[3] is being clocked by snes_wr_n
Warning (332060): Node: snes_rd_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read_capture[0] is being clocked by snes_rd_n
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to FTDI_clk (Rise) (setup and hold)
    Critical Warning (332169): From FTDI_clk (Rise) to FTDI_clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000          clk
    Info (332111):   10.000     FTDI_clk
Info (176353): Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node FTDI_clk~input (placed in PIN T9 (CLK12, DIFFCLK_7n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node official_rst_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[0]
        Info (176357): Destination node crossfifo:cc|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_d9n1:auto_generated|altsyncram_sd11:fifo_ram|address_reg_b[1]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 13 total pin(s) used --  11 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 23 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FTDI_rx_full_n uses I/O standard 3.3-V LVTTL at J14
    Info (169178): Pin FTDI_tx_empty_n uses I/O standard 3.3-V LVTTL at K15
    Info (169178): Pin FTDI_clk uses I/O standard 3.3-V LVTTL at T9
    Info (169178): Pin rst_n uses I/O standard 2.5 V at E1
    Info (169178): Pin snes_data[7] uses I/O standard 3.3-V LVCMOS at D3
    Info (169178): Pin snes_wr_n uses I/O standard 3.3-V LVCMOS at E6
    Info (169178): Pin snes_data[6] uses I/O standard 3.3-V LVCMOS at C3
    Info (169178): Pin snes_data[5] uses I/O standard 3.3-V LVCMOS at A3
    Info (169178): Pin snes_data[1] uses I/O standard 3.3-V LVCMOS at A6
    Info (169178): Pin snes_data[0] uses I/O standard 3.3-V LVCMOS at D6
    Info (169178): Pin snes_data[4] uses I/O standard 3.3-V LVCMOS at B4
    Info (169178): Pin snes_data[2] uses I/O standard 3.3-V LVCMOS at D5
    Info (169178): Pin snes_data[3] uses I/O standard 3.3-V LVCMOS at B5
    Info (169178): Pin snes_rst_n uses I/O standard 3.3-V LVCMOS at A8
    Info (169178): Pin snes_rd_n uses I/O standard 3.3-V LVCMOS at C6
    Info (169178): Pin snes_address[0] uses I/O standard 3.3-V LVCMOS at B12
    Info (169178): Pin snes_address[7] uses I/O standard 3.3-V LVCMOS at D8
    Info (169178): Pin snes_address[6] uses I/O standard 3.3-V LVCMOS at F8
    Info (169178): Pin snes_address[5] uses I/O standard 3.3-V LVCMOS at E9
    Info (169178): Pin snes_address[4] uses I/O standard 3.3-V LVCMOS at D9
    Info (169178): Pin snes_address[3] uses I/O standard 3.3-V LVCMOS at E10
    Info (169178): Pin snes_address[2] uses I/O standard 3.3-V LVCMOS at B11
    Info (169178): Pin snes_address[1] uses I/O standard 3.3-V LVCMOS at D11
Info (144001): Generated suppressed messages file C:/Users/Evan/Documents/GitHub/snes-cast/quartus/output_files/snes_cast.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1291 megabytes
    Info: Processing ended: Sun Jun 28 20:28:50 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Evan/Documents/GitHub/snes-cast/quartus/output_files/snes_cast.fit.smsg.


