Analysis & Synthesis report for riscv
Mon Jun 26 20:00:56 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |riscv|data_ram:ram|state
 11. State Machine - |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state
 12. State Machine - |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 13. State Machine - |riscv|masterPort:mp|state
 14. State Machine - |riscv|cpu:cpu|controller:cntr|mainFSM:mainFSM|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for data_ram:ram|ram:r|altsyncram:altsyncram_component|altsyncram_ash1:auto_generated
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flopre:PC
 24. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:addrMux
 25. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flope:instReg
 26. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flope:addrReg
 27. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:dataReg
 28. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:wdMux
 29. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:AReg
 30. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:BReg
 31. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux4:aluMuxA
 32. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux3:aluMuxB
 33. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:aluFlop
 34. Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux3:resMux
 35. Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0
 36. Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 37. Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
 38. Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
 39. Parameter Settings for User Entity Instance: data_ram:ram|ram:r|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg5"
 44. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg4"
 45. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg3"
 46. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg2"
 47. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg1"
 48. Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg0"
 49. Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
 50. Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker"
 51. Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"
 52. Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0"
 53. Port Connectivity Checks: "bus:bus"
 54. Port Connectivity Checks: "cpu:cpu|datapath:dp|mux3:aluMuxB"
 55. Port Connectivity Checks: "cpu:cpu|datapath:dp|mux4:aluMuxA"
 56. Port Connectivity Checks: "cpu:cpu"
 57. Port Connectivity Checks: "pll:pll"
 58. Signal Tap Logic Analyzer Settings
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 26 20:00:56 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; riscv                                       ;
; Top-level Entity Name              ; riscv                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,456                                       ;
;     Total combinational functions  ; 3,711                                       ;
;     Dedicated logic registers      ; 2,702                                       ;
; Total registers                    ; 2702                                        ;
; Total pins                         ; 60                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 134,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; riscv              ; riscv              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; RTL/Components/seg_periph.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv                                       ;             ;
; RTL/Meg_fun/ram.v                                                                                                   ; yes             ; User Wizard-Generated File                   ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v                                                  ;             ;
; RTL/Meg_fun/pll.v                                                                                                   ; yes             ; User Wizard-Generated File                   ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v                                                  ;             ;
; RTL/Components/data_ram.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv                                         ;             ;
; RTL/Components/bus.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv                                              ;             ;
; RTL/Components/masterPort.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/masterPort.sv                                       ;             ;
; RTL/CPU/cpu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv                                                     ;             ;
; RTL/CPU/controller.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv                                              ;             ;
; RTL/CPU/ALU.v                                                                                                       ; yes             ; User Verilog HDL File                        ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/ALU.v                                                      ;             ;
; RTL/CPU/datapath.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv                                                ;             ;
; ufm_onchip_flash_0.hex                                                                                              ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/ufm_onchip_flash_0.hex                                             ;             ;
; RTL/riscv.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv                                                       ;             ;
; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v                         ; ufm         ;
; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v    ; ufm         ;
; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v                    ; ufm         ;
; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v               ; ufm         ;
; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v                                                    ; ufm         ;
; Inc/if.svh                                                                                                          ; yes             ; Auto-Found Unspecified File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/Inc/if.svh                                                         ;             ;
; Inc/data_type.svh                                                                                                   ; yes             ; Auto-Found Unspecified File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/Inc/data_type.svh                                                  ;             ;
; Inc/conf.svh                                                                                                        ; yes             ; Auto-Found Unspecified File                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/Inc/conf.svh                                                       ;             ;
; init_regfile.txt                                                                                                    ; yes             ; Auto-Found File                              ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/init_regfile.txt                                                   ;             ;
; altpll.tdf                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                 ;             ;
; aglobal201.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;             ;
; stratix_pll.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;             ;
; stratixii_pll.inc                                                                                                   ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;             ;
; cycloneii_pll.inc                                                                                                   ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;             ;
; db/pll_altpll.v                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                                                                      ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                                                                               ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; lpm_decode.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; a_rdenreg.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; altdpram.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; db/altsyncram_ash1.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_ash1.tdf                                             ;             ;
; sld_signaltap.vhd                                                                                                   ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;             ;
; sld_signaltap_impl.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;             ;
; sld_ela_control.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;             ;
; lpm_shiftreg.tdf                                                                                                    ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;             ;
; lpm_constant.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;             ;
; dffeea.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                 ;             ;
; sld_mbpmg.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;             ;
; sld_buffer_manager.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;             ;
; db/altsyncram_sl14.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_sl14.tdf                                             ;             ;
; altdpram.tdf                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                               ;             ;
; memmodes.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;             ;
; a_hdffe.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;             ;
; alt_le_rden_reg.inc                                                                                                 ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;             ;
; altsyncram.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                             ;             ;
; lpm_mux.tdf                                                                                                         ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;             ;
; muxlut.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                 ;             ;
; bypassff.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                               ;             ;
; altshift.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                               ;             ;
; db/mux_f7c.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/mux_f7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                      ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;             ;
; declut.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/declut.inc                                 ;             ;
; lpm_compare.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;             ;
; db/decode_3af.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                     ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;             ;
; lpm_add_sub.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;             ;
; cmpconst.inc                                                                                                        ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                               ;             ;
; lpm_counter.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;             ;
; alt_counter_stratix.inc                                                                                             ; yes             ; Megafunction                                 ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;             ;
; db/cntr_jrh.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_jrh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_uji.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_uji.tdf                                                    ;             ;
; db/cntr_2rh.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_2rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_hub.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/sld80a31ca0/alt_sld_fab.v                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
; RTL/cpu.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                  ; RTL/cpu.sv                                                                                                             ;             ;
; RTL/masterPort.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; RTL/masterPort.sv                                                                                                      ;             ;
; RTL/bus.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                  ; RTL/bus.sv                                                                                                             ;             ;
; RTL/data_ram.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; RTL/data_ram.sv                                                                                                        ;             ;
; RTL/controller.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; RTL/controller.sv                                                                                                      ;             ;
; RTL/datapath.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                  ; RTL/datapath.sv                                                                                                        ;             ;
; RTL/ALU.v                                                                                                           ; yes             ; User Verilog HDL File                        ; RTL/ALU.v                                                                                                              ;             ;
; RTL/ram.v                                                                                                           ; yes             ; User Wizard-Generated File                   ; RTL/ram.v                                                                                                              ;             ;
; RTL/pll.v                                                                                                           ; yes             ; User Wizard-Generated File                   ; RTL/pll.v                                                                                                              ;             ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,456                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 3711                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 2542                                                                       ;
;     -- 3 input functions                    ; 809                                                                        ;
;     -- <=2 input functions                  ; 360                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 3533                                                                       ;
;     -- arithmetic mode                      ; 178                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 2702                                                                       ;
;     -- Dedicated logic registers            ; 2702                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 60                                                                         ;
; Total memory bits                           ; 134144                                                                     ;
; UFM blocks                                  ; 1                                                                          ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2445                                                                       ;
; Total fan-out                               ; 23982                                                                      ;
; Average fan-out                             ; 3.59                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |riscv                                                                                                                                  ; 3711 (3)            ; 2702 (0)                  ; 134144      ; 1          ; 0            ; 0       ; 0         ; 60   ; 0            ; 0          ; |riscv                                                                                                                                                                                                                                                                                                                                            ; riscv                                    ; work         ;
;    |bus:bus|                                                                                                                            ; 188 (124)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|bus:bus                                                                                                                                                                                                                                                                                                                                    ; bus                                      ; work         ;
;       |addr_decoder:addr_decoder|                                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|bus:bus|addr_decoder:addr_decoder                                                                                                                                                                                                                                                                                                          ; addr_decoder                             ; work         ;
;       |data_mux:data_mux|                                                                                                               ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|bus:bus|data_mux:data_mux                                                                                                                                                                                                                                                                                                                  ; data_mux                                 ; work         ;
;    |cpu:cpu|                                                                                                                            ; 2450 (0)            ; 1262 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu                                                                                                                                                                                                                                                                                                                                    ; cpu                                      ; work         ;
;       |controller:cntr|                                                                                                                 ; 57 (3)              ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|controller:cntr                                                                                                                                                                                                                                                                                                                    ; controller                               ; work         ;
;          |aluDecoder:aluDecoder|                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|controller:cntr|aluDecoder:aluDecoder                                                                                                                                                                                                                                                                                              ; aluDecoder                               ; work         ;
;          |avalonMasterDecoder:amd|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|controller:cntr|avalonMasterDecoder:amd                                                                                                                                                                                                                                                                                            ; avalonMasterDecoder                      ; work         ;
;          |immExtDecoder:immExtDecoder|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|controller:cntr|immExtDecoder:immExtDecoder                                                                                                                                                                                                                                                                                        ; immExtDecoder                            ; work         ;
;          |mainFSM:mainFSM|                                                                                                              ; 38 (38)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|controller:cntr|mainFSM:mainFSM                                                                                                                                                                                                                                                                                                    ; mainFSM                                  ; work         ;
;       |datapath:dp|                                                                                                                     ; 2393 (0)            ; 1248 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp                                                                                                                                                                                                                                                                                                                        ; datapath                                 ; work         ;
;          |alu:alu|                                                                                                                      ; 661 (661)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                                ; alu                                      ; work         ;
;          |dataExt:dataExt|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|dataExt:dataExt                                                                                                                                                                                                                                                                                                        ; dataExt                                  ; work         ;
;          |flop:AReg|                                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flop:AReg                                                                                                                                                                                                                                                                                                              ; flop                                     ; work         ;
;          |flop:BReg|                                                                                                                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flop:BReg                                                                                                                                                                                                                                                                                                              ; flop                                     ; work         ;
;          |flop:aluFlop|                                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flop:aluFlop                                                                                                                                                                                                                                                                                                           ; flop                                     ; work         ;
;          |flop:dataReg|                                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flop:dataReg                                                                                                                                                                                                                                                                                                           ; flop                                     ; work         ;
;          |flope:addrReg|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flope:addrReg                                                                                                                                                                                                                                                                                                          ; flope                                    ; work         ;
;          |flope:instReg|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flope:instReg                                                                                                                                                                                                                                                                                                          ; flope                                    ; work         ;
;          |flopre:PC|                                                                                                                    ; 39 (39)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|flopre:PC                                                                                                                                                                                                                                                                                                              ; flopre                                   ; work         ;
;          |mux2:addrMux|                                                                                                                 ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|mux2:addrMux                                                                                                                                                                                                                                                                                                           ; mux2                                     ; work         ;
;          |mux2:wdMux|                                                                                                                   ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|mux2:wdMux                                                                                                                                                                                                                                                                                                             ; mux2                                     ; work         ;
;          |mux3:aluMuxB|                                                                                                                 ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|mux3:aluMuxB                                                                                                                                                                                                                                                                                                           ; mux3                                     ; work         ;
;          |mux3:resMux|                                                                                                                  ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|mux3:resMux                                                                                                                                                                                                                                                                                                            ; mux3                                     ; work         ;
;          |mux4:aluMuxA|                                                                                                                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|mux4:aluMuxA                                                                                                                                                                                                                                                                                                           ; mux4                                     ; work         ;
;          |regfile:RF|                                                                                                                   ; 1386 (1386)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|cpu:cpu|datapath:dp|regfile:RF                                                                                                                                                                                                                                                                                                             ; regfile                                  ; work         ;
;    |data_ram:ram|                                                                                                                       ; 44 (44)             ; 84 (84)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|data_ram:ram                                                                                                                                                                                                                                                                                                                               ; data_ram                                 ; work         ;
;       |ram:r|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|data_ram:ram|ram:r                                                                                                                                                                                                                                                                                                                         ; ram                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|data_ram:ram|ram:r|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;             |altsyncram_ash1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|data_ram:ram|ram:r|altsyncram:altsyncram_component|altsyncram_ash1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_ash1                          ; work         ;
;    |masterPort:mp|                                                                                                                      ; 116 (116)           ; 112 (112)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|masterPort:mp                                                                                                                                                                                                                                                                                                                              ; masterPort                               ; work         ;
;    |pll:pll|                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                                      ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                                   ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                               ; work         ;
;    |seg_periph:seg_periph|                                                                                                              ; 153 (69)            ; 97 (97)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph                                                                                                                                                                                                                                                                                                                      ; seg_periph                               ; work         ;
;       |SEG7_LUT:seg0|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg0                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;       |SEG7_LUT:seg1|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg1                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;       |SEG7_LUT:seg2|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg2                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;       |SEG7_LUT:seg3|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg3                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;       |SEG7_LUT:seg4|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg4                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;       |SEG7_LUT:seg5|                                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|seg_periph:seg_periph|SEG7_LUT:seg5                                                                                                                                                                                                                                                                                                        ; SEG7_LUT                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 439 (2)             ; 932 (100)                 ; 101376      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 437 (0)             ; 832 (0)                   ; 101376      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 437 (88)            ; 832 (476)                 ; 101376      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                               ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                               ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                  ; work         ;
;                   |mux_f7c:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_f7c:auto_generated                                                                                                                              ; mux_f7c                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 101376      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_sl14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 101376      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sl14:auto_generated                                                                                                                                                 ; altsyncram_sl14                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 181 (11)            ; 164 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                              ; work         ;
;                   |cntr_jrh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jrh:auto_generated                                                             ; cntr_jrh                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                              ; work         ;
;                   |cntr_uji:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_uji:auto_generated                                                                                      ; cntr_uji                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                              ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2rh:auto_generated                                                                            ; cntr_2rh                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                              ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 99 (99)             ; 99 (99)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                               ; work         ;
;    |ufm:mem|                                                                                                                            ; 193 (0)             ; 125 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|ufm:mem                                                                                                                                                                                                                                                                                                                                    ; ufm                                      ; ufm          ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                              ; 193 (0)             ; 125 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                 ; altera_onchip_flash                      ; ufm          ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 193 (178)           ; 125 (125)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                   ; altera_onchip_flash_avmm_data_controller ; ufm          ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                             ; altera_onchip_flash_convert_address      ; ufm          ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                             ; altera_onchip_flash_block                ; ufm          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; data_ram:ram|ram:r|altsyncram:altsyncram_component|altsyncram_ash1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sl14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 99           ; 1024         ; 99           ; 101376 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                                                 ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |riscv|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                 ;
; N/A    ; altera_onchip_flash ; 20.1    ; N/A          ; N/A          ; |riscv|ufm:mem                                                                                                                                                                                                                                                             ; /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/ip/ufm.qsys ;
; Altera ; 6AF7_FFFF           ; N/A     ; N/A          ; Licensed     ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                      ;                                                                 ;
; Altera ; ALTPLL              ; 20.1    ; N/A          ; N/A          ; |riscv|pll:pll                                                                                                                                                                                                                                                             ; RTL/Meg_fun/pll.v                                               ;
; Altera ; RAM: 1-PORT         ; 20.1    ; N/A          ; N/A          ; |riscv|data_ram:ram|ram:r                                                                                                                                                                                                                                                  ; RTL/Meg_fun/ram.v                                               ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |riscv|data_ram:ram|state           ;
+-------------+------------+-------------+------------+
; Name        ; state.IDLE ; state.WRITE ; state.READ ;
+-------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0           ; 0          ;
; state.READ  ; 1          ; 0           ; 1          ;
; state.WRITE ; 1          ; 1           ; 0          ;
+-------------+------------+-------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                          ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; Name                                         ; avmm_read_valid_state.READ_VALID_IDLE ; avmm_read_valid_state.READ_VALID_PRE_READING ; avmm_read_valid_state.READ_VALID_READING ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; avmm_read_valid_state.READ_VALID_IDLE        ; 0                                     ; 0                                            ; 0                                        ;
; avmm_read_valid_state.READ_VALID_READING     ; 1                                     ; 0                                            ; 1                                        ;
; avmm_read_valid_state.READ_VALID_PRE_READING ; 1                                     ; 1                                            ; 0                                        ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                                                                                                      ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; Name                           ; read_state.READ_STATE_PULSE_SE ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_ADDR ; read_state.READ_STATE_IDLE ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; read_state.READ_STATE_IDLE     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ;
; read_state.READ_STATE_ADDR     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 1                          ;
; read_state.READ_STATE_SETUP    ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 1                          ;
; read_state.READ_STATE_DUMMY    ; 0                              ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_READY    ; 0                              ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_FINAL    ; 0                              ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_CLEAR    ; 0                              ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_PULSE_SE ; 1                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |riscv|masterPort:mp|state                                  ;
+------------------+-------------+------------+------------------+------------+
; Name             ; state.WRITE ; state.READ ; state.START_READ ; state.IDLE ;
+------------------+-------------+------------+------------------+------------+
; state.IDLE       ; 0           ; 0          ; 0                ; 0          ;
; state.START_READ ; 0           ; 0          ; 1                ; 1          ;
; state.READ       ; 0           ; 1          ; 0                ; 1          ;
; state.WRITE      ; 1           ; 0          ; 0                ; 1          ;
+------------------+-------------+------------+------------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|cpu:cpu|controller:cntr|mainFSM:mainFSM|state                                                                                                                                                                                        ;
+------------------+------------------+-----------------+------------+--------------+---------------+------------------+-----------------+-----------------+------------------+--------------+-----------------+----------------+---------------+-------------+
; Name             ; state.ANY_BARNCH ; state.JUMP_LINK ; state.JUMP ; state.ALU_WB ; state.LOAD_PC ; state.LOAD_UPPER ; state.EXECUTE_I ; state.EXECUTE_R ; state.WRITE_DATA ; state.MEM_WB ; state.READ_DATA ; state.MEM_ADDR ; state.DECODER ; state.FETCH ;
+------------------+------------------+-----------------+------------+--------------+---------------+------------------+-----------------+-----------------+------------------+--------------+-----------------+----------------+---------------+-------------+
; state.FETCH      ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 0           ;
; state.DECODER    ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 1             ; 1           ;
; state.MEM_ADDR   ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 1              ; 0             ; 1           ;
; state.READ_DATA  ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 1               ; 0              ; 0             ; 1           ;
; state.MEM_WB     ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 1            ; 0               ; 0              ; 0             ; 1           ;
; state.WRITE_DATA ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 1                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.EXECUTE_R  ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 1               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.EXECUTE_I  ; 0                ; 0               ; 0          ; 0            ; 0             ; 0                ; 1               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.LOAD_UPPER ; 0                ; 0               ; 0          ; 0            ; 0             ; 1                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.LOAD_PC    ; 0                ; 0               ; 0          ; 0            ; 1             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.ALU_WB     ; 0                ; 0               ; 0          ; 1            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.JUMP       ; 0                ; 0               ; 1          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.JUMP_LINK  ; 0                ; 1               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
; state.ANY_BARNCH ; 1                ; 0               ; 0          ; 0            ; 0             ; 0                ; 0               ; 0               ; 0                ; 0            ; 0               ; 0              ; 0             ; 1           ;
+------------------+------------------+-----------------+------------+--------------+---------------+------------------+-----------------+-----------------+------------------+--------------+-----------------+----------------+---------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20..22]    ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21,22]          ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[21,22]  ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17..19]    ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18..20]         ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[18..20] ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                    ; Lost fanout                            ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                    ; Lost fanout                            ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~9                    ; Lost fanout                            ;
; masterPort:mp|state~2                                                                                                                    ; Lost fanout                            ;
; masterPort:mp|state~3                                                                                                                    ; Lost fanout                            ;
; masterPort:mp|state~4                                                                                                                    ; Lost fanout                            ;
; cpu:cpu|controller:cntr|mainFSM:mainFSM|state~2                                                                                          ; Lost fanout                            ;
; cpu:cpu|controller:cntr|mainFSM:mainFSM|state~3                                                                                          ; Lost fanout                            ;
; cpu:cpu|controller:cntr|mainFSM:mainFSM|state~4                                                                                          ; Lost fanout                            ;
; cpu:cpu|controller:cntr|mainFSM:mainFSM|state~5                                                                                          ; Lost fanout                            ;
; cpu:cpu|controller:cntr|mainFSM:mainFSM|state~6                                                                                          ; Lost fanout                            ;
; masterPort:mp|master_slave.burstcount[1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1]    ; Stuck at GND due to stuck port data_in ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 30                                                                                                   ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22] ; Stuck at GND              ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21],         ;
;                                                                                                                                   ; due to stuck port data_in ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22],         ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[21], ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[22], ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19],    ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[18],    ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17],    ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18],         ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[19],         ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[20],         ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[18], ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[19], ;
;                                                                                                                                   ;                           ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[20]  ;
; masterPort:mp|master_slave.burstcount[1]                                                                                          ; Stuck at GND              ; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1] ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2702  ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 259   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1735  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg                                                                                                                                                                                                   ; 1       ;
; ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv|seg_periph:seg_periph|hex_data[8]                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv|seg_periph:seg_periph|hex_controll[11]                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv|cpu:cpu|datapath:dp|flopre:PC|q[13]                                                                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |riscv|masterPort:mp|master_slave.addr[28]                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv|masterPort:mp|master_slave.wdata[6]                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[10]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv|data_ram:ram|rdata[15]                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |riscv|seg_periph:seg_periph|rdata[25]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |riscv|masterPort:mp|master_slave.burstcount[0]                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22]        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11]        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |riscv|cpu:cpu|datapath:dp|flop:BReg|q[13]                                                                                                      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |riscv|cpu:cpu|datapath:dp|flop:AReg|q[7]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv|masterPort:mp|data_cnt[3]                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv|masterPort:mp|data_cnt[0]                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |riscv|cpu:cpu|controller:cntr|mainFSM:mainFSM|state                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux4:aluMuxA|Mux26                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|cpu:cpu|controller:cntr|avalonMasterDecoder:amd|mask[1]                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |riscv|bus:bus|ShiftLeft0                                                                                                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |riscv|bus:bus|data_mux:data_mux|Selector21                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:resMux|Y[10]                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:resMux|Y[1]                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:aluMuxB|Y[7]                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:aluMuxB|Y[21]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:resMux|Y[30]                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |riscv|bus:bus|ShiftRight0                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |riscv|cpu:cpu|controller:cntr|aluDecoder:aluDecoder|Mux2                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:aluMuxB|Y[18]                                                                                                   ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux13                                                                                                        ;
; 19:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux16                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|mux3:aluMuxB|Y[2]                                                                                                    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux7                                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux27                                                                                                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux2                                                                                                         ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |riscv|cpu:cpu|datapath:dp|alu:alu|Mux29                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:ram|ram:r|altsyncram:altsyncram_component|altsyncram_ash1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 3                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flopre:PC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:addrMux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flope:instReg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flope:addrReg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:dataReg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux2:wdMux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:AReg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:BReg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux4:aluMuxA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux3:aluMuxB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|flop:aluFlop ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|datapath:dp|mux3:resMux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+------------------------+--------------------------+
; Parameter Name                      ; Value                  ; Type                     ;
+-------------------------------------+------------------------+--------------------------+
; DEVICE_FAMILY                       ; MAX 10                 ; String                   ;
; PART_NAME                           ; 10M50DAF484C7G         ; String                   ;
; IS_DUAL_BOOT                        ; False                  ; String                   ;
; IS_ERAM_SKIP                        ; True                   ; String                   ;
; IS_COMPRESSED_IMAGE                 ; False                  ; String                   ;
; INIT_FILENAME                       ; ufm_onchip_flash_0.hex ; String                   ;
; DEVICE_ID                           ; 50                     ; String                   ;
; INIT_FILENAME_SIM                   ; ufm_onchip_flash_0.dat ; String                   ;
; PARALLEL_MODE                       ; 1                      ; Signed Integer           ;
; READ_AND_WRITE_MODE                 ; 0                      ; Signed Integer           ;
; WRAPPING_BURST_MODE                 ; 0                      ; Signed Integer           ;
; AVMM_CSR_DATA_WIDTH                 ; 32                     ; Signed Integer           ;
; AVMM_DATA_DATA_WIDTH                ; 32                     ; Signed Integer           ;
; AVMM_DATA_ADDR_WIDTH                ; 17                     ; Signed Integer           ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 2                      ; Signed Integer           ;
; FLASH_DATA_WIDTH                    ; 32                     ; Signed Integer           ;
; FLASH_ADDR_WIDTH                    ; 23                     ; Signed Integer           ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4                      ; Signed Integer           ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5                      ; Signed Integer           ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2                      ; Signed Integer           ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 12                     ; Signed Integer           ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 60                     ; Signed Integer           ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 17500000               ; Signed Integer           ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 15250                  ; Signed Integer           ;
; MIN_VALID_ADDR                      ; 0                      ; Signed Integer           ;
; MAX_VALID_ADDR                      ; 114687                 ; Signed Integer           ;
; MIN_UFM_VALID_ADDR                  ; 0                      ; Signed Integer           ;
; MAX_UFM_VALID_ADDR                  ; 114687                 ; Signed Integer           ;
; SECTOR1_START_ADDR                  ; 0                      ; Signed Integer           ;
; SECTOR1_END_ADDR                    ; 8191                   ; Signed Integer           ;
; SECTOR2_START_ADDR                  ; 8192                   ; Signed Integer           ;
; SECTOR2_END_ADDR                    ; 16383                  ; Signed Integer           ;
; SECTOR3_START_ADDR                  ; 16384                  ; Signed Integer           ;
; SECTOR3_END_ADDR                    ; 114687                 ; Signed Integer           ;
; SECTOR4_START_ADDR                  ; 0                      ; Signed Integer           ;
; SECTOR4_END_ADDR                    ; 0                      ; Signed Integer           ;
; SECTOR5_START_ADDR                  ; 0                      ; Signed Integer           ;
; SECTOR5_END_ADDR                    ; 0                      ; Signed Integer           ;
; SECTOR_READ_PROTECTION_MODE         ; 31                     ; Signed Integer           ;
; SECTOR1_MAP                         ; 1                      ; Signed Integer           ;
; SECTOR2_MAP                         ; 2                      ; Signed Integer           ;
; SECTOR3_MAP                         ; 3                      ; Signed Integer           ;
; SECTOR4_MAP                         ; 0                      ; Signed Integer           ;
; SECTOR5_MAP                         ; 0                      ; Signed Integer           ;
; ADDR_RANGE1_END_ADDR                ; 114687                 ; Signed Integer           ;
; ADDR_RANGE2_END_ADDR                ; 114687                 ; Signed Integer           ;
; ADDR_RANGE1_OFFSET                  ; 2048                   ; Signed Integer           ;
; ADDR_RANGE2_OFFSET                  ; 0                      ; Signed Integer           ;
; ADDR_RANGE3_OFFSET                  ; 0                      ; Signed Integer           ;
+-------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                 ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 0        ; Signed Integer                                                                                       ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                       ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                       ;
; AVMM_DATA_ADDR_WIDTH                ; 17       ; Signed Integer                                                                                       ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 2        ; Signed Integer                                                                                       ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                       ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4        ; Signed Integer                                                                                       ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5        ; Signed Integer                                                                                       ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2        ; Signed Integer                                                                                       ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 12       ; Signed Integer                                                                                       ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 60       ; Signed Integer                                                                                       ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 17500000 ; Signed Integer                                                                                       ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 15250    ; Signed Integer                                                                                       ;
; MIN_VALID_ADDR                      ; 0        ; Signed Integer                                                                                       ;
; MAX_VALID_ADDR                      ; 114687   ; Signed Integer                                                                                       ;
; SECTOR1_START_ADDR                  ; 0        ; Signed Integer                                                                                       ;
; SECTOR1_END_ADDR                    ; 8191     ; Signed Integer                                                                                       ;
; SECTOR2_START_ADDR                  ; 8192     ; Signed Integer                                                                                       ;
; SECTOR2_END_ADDR                    ; 16383    ; Signed Integer                                                                                       ;
; SECTOR3_START_ADDR                  ; 16384    ; Signed Integer                                                                                       ;
; SECTOR3_END_ADDR                    ; 114687   ; Signed Integer                                                                                       ;
; SECTOR4_START_ADDR                  ; 0        ; Signed Integer                                                                                       ;
; SECTOR4_END_ADDR                    ; 0        ; Signed Integer                                                                                       ;
; SECTOR5_START_ADDR                  ; 0        ; Signed Integer                                                                                       ;
; SECTOR5_END_ADDR                    ; 0        ; Signed Integer                                                                                       ;
; SECTOR_READ_PROTECTION_MODE         ; 31       ; Signed Integer                                                                                       ;
; SECTOR1_MAP                         ; 1        ; Signed Integer                                                                                       ;
; SECTOR2_MAP                         ; 2        ; Signed Integer                                                                                       ;
; SECTOR3_MAP                         ; 3        ; Signed Integer                                                                                       ;
; SECTOR4_MAP                         ; 0        ; Signed Integer                                                                                       ;
; SECTOR5_MAP                         ; 0        ; Signed Integer                                                                                       ;
; ADDR_RANGE1_END_ADDR                ; 114687   ; Signed Integer                                                                                       ;
; ADDR_RANGE2_END_ADDR                ; 114687   ; Signed Integer                                                                                       ;
; ADDR_RANGE1_OFFSET                  ; 2048     ; Signed Integer                                                                                       ;
; ADDR_RANGE2_OFFSET                  ; 0        ; Signed Integer                                                                                       ;
; ADDR_RANGE3_OFFSET                  ; 0        ; Signed Integer                                                                                       ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                                                                                                    ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23     ; Signed Integer                                                                                                                                                                          ;
; MIN_VALID_ADDR   ; 0      ; Signed Integer                                                                                                                                                                          ;
; MAX_VALID_ADDR   ; 114687 ; Signed Integer                                                                                                                                                                          ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                        ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23     ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE1_END_ADDR ; 114687 ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE2_END_ADDR ; 114687 ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE1_OFFSET   ; 2048   ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE2_OFFSET   ; 0      ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE3_OFFSET   ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:ram|ram:r|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 1                      ; Untyped                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; INIT_FILE                          ; UNUSED                 ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ash1        ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                ;
+-------------------------------------------------+-----------------------------+----------------+
; Parameter Name                                  ; Value                       ; Type           ;
+-------------------------------------------------+-----------------------------+----------------+
; lpm_type                                        ; sld_signaltap               ; String         ;
; sld_node_info                                   ; 805334528                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0             ; String         ;
; SLD_IP_VERSION                                  ; 6                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                           ; Signed Integer ;
; sld_data_bits                                   ; 99                          ; Untyped        ;
; sld_trigger_bits                                ; 1                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                           ; Untyped        ;
; sld_sample_depth                                ; 1024                        ; Untyped        ;
; sld_segment_size                                ; 1024                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                        ; Untyped        ;
; sld_state_bits                                  ; 11                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                           ; Signed Integer ;
; sld_trigger_level                               ; 1                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                        ; String         ;
; sld_inversion_mask_length                       ; 27                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd   ; String         ;
; sld_state_flow_use_generated                    ; 0                           ; Untyped        ;
; sld_current_resource_width                      ; 1                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; data_ram:ram|ram:r|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg5"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg4"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg3"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg2"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg1"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_periph:seg_periph|SEG7_LUT:seg0"                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                 ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[22..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_control[29..0]  ; Input  ; Info     ; Stuck at VCC                                                                               ;
; csr_control[31..30] ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_status          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "ufm:mem|altera_onchip_flash:onchip_flash_0" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; avmm_data_writedata ; Input  ; Info     ; Stuck at GND                 ;
; avmm_data_write     ; Input  ; Info     ; Stuck at GND                 ;
; avmm_csr_addr       ; Input  ; Info     ; Stuck at GND                 ;
; avmm_csr_read       ; Input  ; Info     ; Stuck at GND                 ;
; avmm_csr_writedata  ; Input  ; Info     ; Stuck at GND                 ;
; avmm_csr_write      ; Input  ; Info     ; Stuck at GND                 ;
; avmm_csr_readdata   ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus"                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; from_ram.waitrequest   ; Input  ; Info     ; Stuck at GND                                                                        ;
; from_seg.waitrequest   ; Input  ; Info     ; Stuck at GND                                                                        ;
; to_slaves.addr[31..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; to_slaves.addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|mux3:aluMuxB" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; C[31..3] ; Input ; Info     ; Stuck at GND                   ;
; C[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; C[2]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|datapath:dp|mux4:aluMuxA" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu"                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; test[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 99               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 1680                        ;
;     CLR               ; 2                           ;
;     ENA               ; 1388                        ;
;     ENA SCLR          ; 35                          ;
;     ENA SLD           ; 4                           ;
;     SCLR              ; 37                          ;
;     plain             ; 214                         ;
; cycloneiii_lcell_comb ; 3153                        ;
;     arith             ; 89                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 68                          ;
;     normal            ; 3064                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 502                         ;
;         4 data inputs ; 2365                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 19.20                       ;
; Average LUT depth     ; 6.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                         ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; pll:pll|c0                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; port:cpu_master|port.addr[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[0]~66                                   ; N/A     ;
; port:cpu_master|port.addr[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[10]~70                                  ; N/A     ;
; port:cpu_master|port.addr[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[11]~71                                  ; N/A     ;
; port:cpu_master|port.addr[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[12]~72                                  ; N/A     ;
; port:cpu_master|port.addr[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[13]~73                                  ; N/A     ;
; port:cpu_master|port.addr[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[14]~74                                  ; N/A     ;
; port:cpu_master|port.addr[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[15]~75                                  ; N/A     ;
; port:cpu_master|port.addr[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[16]~76                                  ; N/A     ;
; port:cpu_master|port.addr[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[17]~77                                  ; N/A     ;
; port:cpu_master|port.addr[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[18]~78                                  ; N/A     ;
; port:cpu_master|port.addr[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[19]~79                                  ; N/A     ;
; port:cpu_master|port.addr[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[1]~80                                   ; N/A     ;
; port:cpu_master|port.addr[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[20]~81                                  ; N/A     ;
; port:cpu_master|port.addr[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[21]~82                                  ; N/A     ;
; port:cpu_master|port.addr[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[22]~83                                  ; N/A     ;
; port:cpu_master|port.addr[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[23]~84                                  ; N/A     ;
; port:cpu_master|port.addr[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[24]~85                                  ; N/A     ;
; port:cpu_master|port.addr[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[25]~86                                  ; N/A     ;
; port:cpu_master|port.addr[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[26]~87                                  ; N/A     ;
; port:cpu_master|port.addr[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[27]~88                                  ; N/A     ;
; port:cpu_master|port.addr[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[28]~89                                  ; N/A     ;
; port:cpu_master|port.addr[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[29]~90                                  ; N/A     ;
; port:cpu_master|port.addr[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[2]~91                                   ; N/A     ;
; port:cpu_master|port.addr[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[30]~92                                  ; N/A     ;
; port:cpu_master|port.addr[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[31]~93                                  ; N/A     ;
; port:cpu_master|port.addr[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[3]~94                                   ; N/A     ;
; port:cpu_master|port.addr[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[4]~95                                   ; N/A     ;
; port:cpu_master|port.addr[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[5]~96                                   ; N/A     ;
; port:cpu_master|port.addr[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[6]~97                                   ; N/A     ;
; port:cpu_master|port.addr[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[7]~98                                   ; N/A     ;
; port:cpu_master|port.addr[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[8]~99                                   ; N/A     ;
; port:cpu_master|port.addr[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|mux2:addrMux|Y[9]~100                                  ; N/A     ;
; port:cpu_master|port.rdata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[0]                                          ; N/A     ;
; port:cpu_master|port.rdata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[10]                                         ; N/A     ;
; port:cpu_master|port.rdata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[11]                                         ; N/A     ;
; port:cpu_master|port.rdata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[12]                                         ; N/A     ;
; port:cpu_master|port.rdata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[13]                                         ; N/A     ;
; port:cpu_master|port.rdata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[14]                                         ; N/A     ;
; port:cpu_master|port.rdata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[15]                                         ; N/A     ;
; port:cpu_master|port.rdata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[16]                                         ; N/A     ;
; port:cpu_master|port.rdata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[17]                                         ; N/A     ;
; port:cpu_master|port.rdata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[18]                                         ; N/A     ;
; port:cpu_master|port.rdata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[19]                                         ; N/A     ;
; port:cpu_master|port.rdata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[1]                                          ; N/A     ;
; port:cpu_master|port.rdata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[20]                                         ; N/A     ;
; port:cpu_master|port.rdata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[21]                                         ; N/A     ;
; port:cpu_master|port.rdata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[22]                                         ; N/A     ;
; port:cpu_master|port.rdata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[23]                                         ; N/A     ;
; port:cpu_master|port.rdata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[24]                                         ; N/A     ;
; port:cpu_master|port.rdata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[25]                                         ; N/A     ;
; port:cpu_master|port.rdata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[26]                                         ; N/A     ;
; port:cpu_master|port.rdata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[27]                                         ; N/A     ;
; port:cpu_master|port.rdata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[28]                                         ; N/A     ;
; port:cpu_master|port.rdata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[29]                                         ; N/A     ;
; port:cpu_master|port.rdata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[2]                                          ; N/A     ;
; port:cpu_master|port.rdata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[30]                                         ; N/A     ;
; port:cpu_master|port.rdata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[31]                                         ; N/A     ;
; port:cpu_master|port.rdata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[3]                                          ; N/A     ;
; port:cpu_master|port.rdata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[4]                                          ; N/A     ;
; port:cpu_master|port.rdata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[5]                                          ; N/A     ;
; port:cpu_master|port.rdata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[6]                                          ; N/A     ;
; port:cpu_master|port.rdata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[7]                                          ; N/A     ;
; port:cpu_master|port.rdata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[8]                                          ; N/A     ;
; port:cpu_master|port.rdata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.rdata[9]                                          ; N/A     ;
; port:cpu_master|port.read      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|controller:cntr|avalonMasterDecoder:amd|read~0                     ; N/A     ;
; port:cpu_master|port.valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.valid                                             ; N/A     ;
; port:cpu_master|port.valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterPort:mp|cpu_master.valid                                             ; N/A     ;
; port:cpu_master|port.wdata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[0]                                         ; N/A     ;
; port:cpu_master|port.wdata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[10]                                        ; N/A     ;
; port:cpu_master|port.wdata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[11]                                        ; N/A     ;
; port:cpu_master|port.wdata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[12]                                        ; N/A     ;
; port:cpu_master|port.wdata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[13]                                        ; N/A     ;
; port:cpu_master|port.wdata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[14]                                        ; N/A     ;
; port:cpu_master|port.wdata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[15]                                        ; N/A     ;
; port:cpu_master|port.wdata[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[16]                                        ; N/A     ;
; port:cpu_master|port.wdata[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[17]                                        ; N/A     ;
; port:cpu_master|port.wdata[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[18]                                        ; N/A     ;
; port:cpu_master|port.wdata[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[19]                                        ; N/A     ;
; port:cpu_master|port.wdata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[1]                                         ; N/A     ;
; port:cpu_master|port.wdata[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[20]                                        ; N/A     ;
; port:cpu_master|port.wdata[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[21]                                        ; N/A     ;
; port:cpu_master|port.wdata[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[22]                                        ; N/A     ;
; port:cpu_master|port.wdata[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[23]                                        ; N/A     ;
; port:cpu_master|port.wdata[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[24]                                        ; N/A     ;
; port:cpu_master|port.wdata[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[25]                                        ; N/A     ;
; port:cpu_master|port.wdata[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[26]                                        ; N/A     ;
; port:cpu_master|port.wdata[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[27]                                        ; N/A     ;
; port:cpu_master|port.wdata[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[28]                                        ; N/A     ;
; port:cpu_master|port.wdata[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[29]                                        ; N/A     ;
; port:cpu_master|port.wdata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[2]                                         ; N/A     ;
; port:cpu_master|port.wdata[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[30]                                        ; N/A     ;
; port:cpu_master|port.wdata[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[31]                                        ; N/A     ;
; port:cpu_master|port.wdata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[3]                                         ; N/A     ;
; port:cpu_master|port.wdata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[4]                                         ; N/A     ;
; port:cpu_master|port.wdata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[5]                                         ; N/A     ;
; port:cpu_master|port.wdata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[6]                                         ; N/A     ;
; port:cpu_master|port.wdata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[7]                                         ; N/A     ;
; port:cpu_master|port.wdata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[8]                                         ; N/A     ;
; port:cpu_master|port.wdata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|datapath:dp|flop:BReg|q[9]                                         ; N/A     ;
; port:cpu_master|port.write     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu:cpu|controller:cntr|mainFSM:mainFSM|WriteData~0_wirecell               ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 26 20:00:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "ufm.qsys"
Info (12250): 2023.06.26.20:00:32 Progress: Loading ip/ufm.qsys
Info (12250): 2023.06.26.20:00:32 Progress: Reading input file
Info (12250): 2023.06.26.20:00:33 Progress: Adding onchip_flash_0 [altera_onchip_flash 20.1]
Info (12250): 2023.06.26.20:00:33 Progress: Parameterizing module onchip_flash_0
Info (12250): 2023.06.26.20:00:33 Progress: Building connections
Info (12250): 2023.06.26.20:00:33 Progress: Parameterizing connections
Info (12250): 2023.06.26.20:00:33 Progress: Validating
Info (12250): 2023.06.26.20:00:33 Progress: Done reading input file
Info (12250): Ufm: Generating ufm "ufm" for QUARTUS_SYNTH
Info (12250): Onchip_flash_0: Generating top-level entity altera_onchip_flash
Info (12250): Onchip_flash_0: "ufm" instantiated altera_onchip_flash "onchip_flash_0"
Info (12250): Ufm: Done "ufm" with 2 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "ufm.qsys"
Info (12021): Found 3 design units, including 3 entities, in source file RTL/Components/seg_periph.sv
    Info (12023): Found entity 1: port File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/Inc/if.svh Line: 5
    Info (12023): Found entity 2: seg_periph File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv Line: 5
    Info (12023): Found entity 3: SEG7_LUT File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file RTL/Meg_fun/ram.v
    Info (12023): Found entity 1: ram File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RTL/Meg_fun/pll.v
    Info (12023): Found entity 1: pll File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RTL/Components/data_ram.sv
    Info (12023): Found entity 1: data_ram File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file RTL/Components/bus.sv
    Info (12023): Found entity 1: bus File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv Line: 88
    Info (12023): Found entity 2: addr_decoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv Line: 145
    Info (12023): Found entity 3: data_mux File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file RTL/Components/masterPort.sv
    Info (12023): Found entity 1: masterPort File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/masterPort.sv Line: 254
Info (12021): Found 1 design units, including 1 entities, in source file RTL/CPU/cpu.sv
    Info (12023): Found entity 1: cpu File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file RTL/CPU/controller.sv
    Info (12023): Found entity 1: controller File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 1
    Info (12023): Found entity 2: mainFSM File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 46
    Info (12023): Found entity 3: branchDecoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 188
    Info (12023): Found entity 4: avalonMasterDecoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 211
    Info (12023): Found entity 5: immExtDecoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 235
    Info (12023): Found entity 6: dataExtDecoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 263
    Info (12023): Found entity 7: aluDecoder File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 276
Info (12021): Found 1 design units, including 1 entities, in source file RTL/CPU/ALU.v
    Info (12023): Found entity 1: alu File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/ALU.v Line: 1
Info (12021): Found 10 design units, including 10 entities, in source file RTL/CPU/datapath.sv
    Info (12023): Found entity 1: datapath File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 1
    Info (12023): Found entity 2: regfile File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 62
    Info (12023): Found entity 3: dataExt File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 83
    Info (12023): Found entity 4: immExt File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 98
    Info (12023): Found entity 5: flop File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 121
    Info (12023): Found entity 6: flope File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 131
    Info (12023): Found entity 7: flopre File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 141
    Info (12023): Found entity 8: mux2 File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 154
    Info (12023): Found entity 9: mux3 File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 164
    Info (12023): Found entity 10: mux4 File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file RTL/riscv.sv
    Info (12023): Found entity 1: riscv File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/ufm/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ufm/ufm.v
    Info (12023): Found entity 1: ufm File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v Line: 6
Info (12127): Elaborating entity "riscv" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 22
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v Line: 95
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "port" for hierarchy "port:cpu_master" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 24
Warning (12158): Entity "port" contains only dangling pins File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 24
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 48
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:cpu|datapath:dp" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv Line: 28
Info (12128): Elaborating entity "flopre" for hierarchy "cpu:cpu|datapath:dp|flopre:PC" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 17
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:cpu|datapath:dp|mux2:addrMux" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 18
Info (12128): Elaborating entity "flope" for hierarchy "cpu:cpu|datapath:dp|flope:instReg" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 19
Info (12128): Elaborating entity "flop" for hierarchy "cpu:cpu|datapath:dp|flop:dataReg" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 21
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:cpu|datapath:dp|regfile:RF" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 33
Info (12128): Elaborating entity "dataExt" for hierarchy "cpu:cpu|datapath:dp|dataExt:dataExt" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 38
Info (12128): Elaborating entity "immExt" for hierarchy "cpu:cpu|datapath:dp|immExt:immExt" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 39
Info (12128): Elaborating entity "mux4" for hierarchy "cpu:cpu|datapath:dp|mux4:aluMuxA" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 43
Info (12128): Elaborating entity "mux3" for hierarchy "cpu:cpu|datapath:dp|mux3:aluMuxB" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 44
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu|datapath:dp|alu:alu" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/datapath.sv Line: 45
Info (12128): Elaborating entity "controller" for hierarchy "cpu:cpu|controller:cntr" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/cpu.sv Line: 34
Info (12128): Elaborating entity "mainFSM" for hierarchy "cpu:cpu|controller:cntr|mainFSM:mainFSM" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 28
Info (12128): Elaborating entity "avalonMasterDecoder" for hierarchy "cpu:cpu|controller:cntr|avalonMasterDecoder:amd" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 32
Info (12128): Elaborating entity "aluDecoder" for hierarchy "cpu:cpu|controller:cntr|aluDecoder:aluDecoder" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 34
Info (12128): Elaborating entity "branchDecoder" for hierarchy "cpu:cpu|controller:cntr|branchDecoder:branchDecoder" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 36
Info (12128): Elaborating entity "immExtDecoder" for hierarchy "cpu:cpu|controller:cntr|immExtDecoder:immExtDecoder" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 38
Info (12128): Elaborating entity "dataExtDecoder" for hierarchy "cpu:cpu|controller:cntr|dataExtDecoder:dataExtDecoder" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/CPU/controller.sv Line: 40
Info (12128): Elaborating entity "masterPort" for hierarchy "masterPort:mp" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 56
Info (12128): Elaborating entity "bus" for hierarchy "bus:bus" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 71
Info (12128): Elaborating entity "addr_decoder" for hierarchy "bus:bus|addr_decoder:addr_decoder" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv Line: 115
Info (12128): Elaborating entity "data_mux" for hierarchy "bus:bus|data_mux:data_mux" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/bus.sv Line: 132
Info (12128): Elaborating entity "ufm" for hierarchy "ufm:mem" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 82
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "ufm:mem|altera_onchip_flash:onchip_flash_0" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/ufm.v Line: 80
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(201): object "flash_sector_addr" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(217): object "flash_drdin_neg_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(218): object "write_count" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(219): object "erase_count" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(222): object "write_timeout" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(224): object "write_wait_neg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 224
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(225): object "erase_timeout" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object "flash_se_pass_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 231
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object "flash_sp_pass_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 232
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object "flash_busy_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object "flash_busy_clear_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 234
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object "erase_busy_scan" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 235
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object "write_busy_scan" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 236
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object "is_sector1_writable_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(238): object "is_sector2_writable_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 238
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(239): object "is_sector3_writable_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(240): object "is_sector4_writable_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 240
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(241): object "is_sector5_writable_reg" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(248): object "cur_e_addr" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(262): object "valid_csr_sector_erase_addr" assigned a value but never read File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 262
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1192
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1203
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "ufm:mem|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/ufm/submodules/altera_onchip_flash.v Line: 327
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:ram" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 95
Info (12128): Elaborating entity "ram" for hierarchy "data_ram:ram|ram:r" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/data_ram.sv Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:ram|ram:r|altsyncram:altsyncram_component" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "data_ram:ram|ram:r|altsyncram:altsyncram_component" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v Line: 89
Info (12133): Instantiated megafunction "data_ram:ram|ram:r|altsyncram:altsyncram_component" with the following parameter: File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Meg_fun/ram.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ash1.tdf
    Info (12023): Found entity 1: altsyncram_ash1 File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_ash1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ash1" for hierarchy "data_ram:ram|ram:r|altsyncram:altsyncram_component|altsyncram_ash1:auto_generated" File: /home/ilya/ProgramFiles/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "seg_periph" for hierarchy "seg_periph:seg_periph" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 116
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "seg_periph:seg_periph|SEG7_LUT:seg0" File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/Components/seg_periph.sv Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl14.tdf
    Info (12023): Found entity 1: altsyncram_sl14 File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/altsyncram_sl14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/mux_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jrh.tdf
    Info (12023): Found entity 1: cntr_jrh File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_jrh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf
    Info (12023): Found entity 1: cntr_uji File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_uji.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_2rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.26.20:00:41 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 11
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 12
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 14
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/RTL/riscv.sv Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/output_files/riscv.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/db/pll_altpll.v Line: 44
Info (21057): Implemented 5777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 5579 logic cells
    Info (21064): Implemented 131 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Mon Jun 26 20:00:56 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ilya/my_file/Program/Quartus/RISCV_Multicycle/output_files/riscv.map.smsg.


