============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Thu Jun 23 23:24:15 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1315 feed throughs used by 911 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  10.202744s wall, 9.625000s user + 0.625000s system = 10.250000s CPU (100.5%)

RUN-1004 : used memory is 969 MB, reserved memory is 954 MB, peak memory is 1040 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.356378s wall, 1.218750s user + 0.156250s system = 1.375000s CPU (101.4%)

RUN-1004 : used memory is 998 MB, reserved memory is 983 MB, peak memory is 1040 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.619187s wall, 2.421875s user + 0.218750s system = 2.640625s CPU (100.8%)

RUN-1004 : used memory is 994 MB, reserved memory is 981 MB, peak memory is 1062 MB
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(688)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1150)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(688)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1150)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1202)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(25)
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(34)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/ethernet/apb_ethernet.v(1)
HDL-1007 : Verilog file '../rtl/ethernet/apb_ethernet.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(25)
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(34)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/ethernet/apb_ethernet.v(1)
HDL-1007 : Verilog file '../rtl/ethernet/apb_ethernet.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(25)
HDL-8007 ERROR: procedural assignment to a non-register 'wren' is not permitted in ../rtl/ethernet/apb_ethernet.v(34)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/ethernet/apb_ethernet.v(1)
HDL-1007 : Verilog file '../rtl/ethernet/apb_ethernet.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/fifo.v
HDL-5007 WARNING: overwrite current module 'fifo' in ../rtl/ip/fifo.v(14)
HDL-1007 : previous definition of design element 'fifo' is here in ../rtl/I2C/fifo.v(76)
HDL-8007 ERROR: cannot find port 'clock' on this module in ../rtl/I2C/i2c.v(142)
HDL-8007 ERROR: cannot find port 'reset' on this module in ../rtl/I2C/i2c.v(143)
HDL-8007 ERROR: cannot find port 'wr_en' on this module in ../rtl/I2C/i2c.v(144)
HDL-8007 ERROR: cannot find port 'rd_en' on this module in ../rtl/I2C/i2c.v(145)
HDL-8007 ERROR: cannot find port 'data_in' on this module in ../rtl/I2C/i2c.v(146)
HDL-8007 ERROR: cannot find port 'f_full' on this module in ../rtl/I2C/i2c.v(147)
HDL-8007 ERROR: cannot find port 'f_empty' on this module in ../rtl/I2C/i2c.v(148)
HDL-8007 ERROR: cannot find port 'data_out' on this module in ../rtl/I2C/i2c.v(149)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/fifo.v
HDL-5007 WARNING: overwrite current module 'fifo' in ../rtl/ip/fifo.v(14)
HDL-1007 : previous definition of design element 'fifo' is here in ../rtl/I2C/fifo.v(76)
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-8007 ERROR: cannot find port 'clock' on this module in ../rtl/I2C/i2c.v(142)
HDL-8007 ERROR: cannot find port 'reset' on this module in ../rtl/I2C/i2c.v(143)
HDL-8007 ERROR: cannot find port 'wr_en' on this module in ../rtl/I2C/i2c.v(144)
HDL-8007 ERROR: cannot find port 'rd_en' on this module in ../rtl/I2C/i2c.v(145)
HDL-8007 ERROR: cannot find port 'data_in' on this module in ../rtl/I2C/i2c.v(146)
HDL-8007 ERROR: cannot find port 'f_full' on this module in ../rtl/I2C/i2c.v(147)
HDL-8007 ERROR: cannot find port 'f_empty' on this module in ../rtl/I2C/i2c.v(148)
HDL-8007 ERROR: cannot find port 'data_out' on this module in ../rtl/I2C/i2c.v(149)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/fifo.v
HDL-5007 WARNING: overwrite current module 'fifo' in ../rtl/ip/fifo.v(14)
HDL-1007 : previous definition of design element 'fifo' is here in ../rtl/I2C/fifo.v(76)
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-8007 ERROR: cannot find port 'clock' on this module in ../rtl/I2C/i2c.v(142)
HDL-8007 ERROR: cannot find port 'reset' on this module in ../rtl/I2C/i2c.v(143)
HDL-8007 ERROR: cannot find port 'wr_en' on this module in ../rtl/I2C/i2c.v(144)
HDL-8007 ERROR: cannot find port 'rd_en' on this module in ../rtl/I2C/i2c.v(145)
HDL-8007 ERROR: cannot find port 'data_in' on this module in ../rtl/I2C/i2c.v(146)
HDL-8007 ERROR: cannot find port 'f_full' on this module in ../rtl/I2C/i2c.v(147)
HDL-8007 ERROR: cannot find port 'f_empty' on this module in ../rtl/I2C/i2c.v(148)
HDL-8007 ERROR: cannot find port 'data_out' on this module in ../rtl/I2C/i2c.v(149)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(65)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_place.db" in  3.388336s wall, 2.453125s user + 0.984375s system = 3.437500s CPU (101.5%)

RUN-1004 : used memory is 526 MB, reserved memory is 672 MB, peak memory is 1062 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.285548s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (102.1%)

RUN-1004 : used memory is 621 MB, reserved memory is 757 MB, peak memory is 1062 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.021101s wall, 1.921875s user + 0.140625s system = 2.062500s CPU (102.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 695 MB, peak memory is 1062 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 64231, tnet num: 14365, tinst num: 6178, tnode num: 74463, tedge num: 109941.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.299719s wall, 1.234375s user + 0.109375s system = 1.343750s CPU (103.4%)

RUN-1004 : used memory is 626 MB, reserved memory is 742 MB, peak memory is 1062 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14365 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 13 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDR_Pad_timing.rpt, timing summary in SDR_Pad_timing.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.038784s wall, 1.921875s user + 0.156250s system = 2.078125s CPU (101.9%)

RUN-1004 : used memory is 672 MB, reserved memory is 793 MB, peak memory is 1062 MB
