Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 10 14:15:54 2023
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file kc705_control_sets.rpt
| Design       : kc705
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1239 |
| Unused register locations in slices containing registers |  3641 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          263 |
|      2 |           16 |
|      3 |            2 |
|      4 |           44 |
|      5 |           18 |
|      6 |           10 |
|      7 |           16 |
|      8 |           63 |
|      9 |           21 |
|     10 |           11 |
|     11 |            3 |
|     12 |          173 |
|     13 |            1 |
|     14 |           23 |
|     15 |            3 |
|    16+ |          572 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5684 |         2280 |
| No           | No                    | Yes                    |           21514 |         7046 |
| No           | Yes                   | No                     |            1947 |          751 |
| Yes          | No                    | No                     |            8863 |         3091 |
| Yes          | No                    | Yes                    |            7616 |         2475 |
| Yes          | Yes                   | No                     |            3719 |         1329 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                  |                                                                                           Enable Signal                                                                                           |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[213]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[221]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[220]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[219]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[218]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[217]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[216]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[215]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[214]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[222]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[212]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[211]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[210]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[209]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[208]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[207]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[206]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[205]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[223]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[224]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[225]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[226]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[227]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[228]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[229]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[230]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[231]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[232]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[233]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[234]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[235]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[236]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[238]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[180]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[188]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[187]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[186]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[185]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[184]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[183]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[182]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[181]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[189]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[179]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[177]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[176]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[175]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[174]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[173]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[172]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[239]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[190]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[191]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[192]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[193]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[194]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[195]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[196]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[197]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[198]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[199]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[200]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[201]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[202]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[203]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[204]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[17]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[25]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[24]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[23]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[22]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[21]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[20]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[19]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[18]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[26]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[16]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[15]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[14]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[13]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[12]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[11]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[10]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[9]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[27]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[28]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[29]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[30]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[31]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[32]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[33]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[34]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[35]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[36]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[37]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[38]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[39]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[40]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[41]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[247]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_twtrcon_ready_i_1_n_0                                                                                                                                           |                1 |              1 |
|  sys_clk                                                                                                        | soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                      | sys_rst                                                                                                                                                                        |                1 |              1 |
|  sys_clk                                                                                                        | soclinux_sdram_tfawcon_ready_reg0                                                                                                                                                                 | soclinux_sdram_tfawcon_ready_i_1_n_0                                                                                                                                           |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[248]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[249]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[245]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[244]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[246]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[243]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[240]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[242]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[237]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[241]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[178]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_trrdcon_ready_i_1_n_0                                                                                                                                           |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                              |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[0]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[1]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[2]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[3]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[4]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[5]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[6]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[7]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[8]                             |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[81]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[89]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[88]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[87]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[86]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[85]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[84]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[83]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[82]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[90]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[80]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[79]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[78]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[77]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[76]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[75]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[74]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[73]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[91]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[92]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[93]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[94]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[95]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[96]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[97]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[98]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[99]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[171]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[101]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[102]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[103]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[104]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[105]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[48]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[56]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[55]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[54]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[53]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[52]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[51]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[50]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[49]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[57]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[47]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[46]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[45]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[44]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[43]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[42]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  idelay_clk                                                                                                     |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[100]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[58]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[59]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[60]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[61]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[62]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[63]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[64]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[65]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[66]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[67]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[68]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[69]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[70]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[71]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[72]                            |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[142]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[151]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[150]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[149]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[148]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[147]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[146]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[145]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[144]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[143]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[152]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[141]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[140]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[139]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[138]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[137]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[136]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[135]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[134]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[133]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[161]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[170]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[169]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[168]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[167]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[166]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[165]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[164]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[163]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[162]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[132]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[160]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[159]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[158]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[157]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[156]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[155]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[154]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[153]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[114]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[122]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[121]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[120]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[119]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[118]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[117]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[116]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[115]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[131]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[113]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[112]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[111]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[110]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[109]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[108]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[107]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[123]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[106]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[130]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[129]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[128]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[127]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[126]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[125]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/E[124]                           |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              1 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/sel                                                                                |                                                                                                                                                                                |                1 |              2 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/sel                                                                                |                                                                                                                                                                                |                1 |              2 |
|  eth_rx_clk                                                                                                     |                                                                                                                                                                                                   | ethphy_reset0                                                                                                                                                                  |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine6_trccon_ready_i_1_n_0                                                                                                                               |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine2_trccon_ready_i_1_n_0                                                                                                                               |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine1_trascon_ready_i_1_n_0                                                                                                                              |                2 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                         |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine4_trascon_ready_i_1_n_0                                                                                                                              |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine7_trascon_ready_i_1_n_0                                                                                                                              |                2 |              2 |
|  idelay_clk                                                                                                     |                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                         |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0                                                                |                1 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine3_trascon_ready_i_1_n_0                                                                                                                              |                2 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine0_trascon_ready_i_1_n_0                                                                                                                              |                2 |              2 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_bankmachine5_trascon_ready_i_1_n_0                                                                                                                              |                1 |              2 |
|  eth_tx_clk                                                                                                     |                                                                                                                                                                                                   | ethphy_reset0                                                                                                                                                                  |                1 |              2 |
|  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_state_tick_reg_reg[0][0] |                                                                                                                                                                                                   |                                                                                                                                                                                |                1 |              2 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              3 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_cores_1_cpu_iBus_rsp_valid_1                                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              3 |
|  sys_clk                                                                                                        | soclinux_bankmachine5_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine2_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/wptr_full/p_0_in                                                                                                             |                                                                                                                                                                                |                1 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_0[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid_reg_7[0]       |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_multiplexer_state[3]_i_1_n_0                                                                                                                                                             | sys_rst                                                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                 | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | p_2_out[7]                                                                                                                                                                                        | datar_datar_buf_pipe_valid_source_valid                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine7_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | datar_datar_converter_converter_strobe_all                                                                                                                                                        | datar_datar_buf_pipe_valid_source_valid                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_time1[3]_i_1_n_0                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine6_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine1_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_rx_tick                                                                                                                                                                                  | p_128_in                                                                                                                                                                       |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine1_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine0_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface7_bank_bus_dat_r[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_rData[3]_i_1_n_0              |                                                                                                                                                                                |                2 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/SR[0]                                                           |                1 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_ready                                 |                                                                                                                                                                                |                2 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_ready                         |                                                                                                                                                                                |                2 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_ready                                 |                                                                                                                                                                                |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                 | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine4_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                3 |              4 |
|  idelay_clk                                                                                                     | crg_reset_counter[3]_i_1_n_0                                                                                                                                                                      | idelay_rst                                                                                                                                                                     |                1 |              4 |
|  eth_tx_clk                                                                                                     |                                                                                                                                                                                                   | p_112_in                                                                                                                                                                       |                1 |              4 |
|  sys_clk                                                                                                        | sdcore_fifo_level[3]_i_1_n_0                                                                                                                                                                      | sdcore_fifo_level                                                                                                                                                              |                1 |              4 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_3                                     |                3 |              4 |
|  snn_clk_clk                                                                                                    |                                                                                                                                                                                                   |                                                                                                                                                                                |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine4_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine7_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_2                                     |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine5_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine3_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine6_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                1 |              4 |
|  eth_rx_clk                                                                                                     | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[3]_i_1_n_0                                                                                                                     | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                  |                2 |              4 |
|  eth_rx_clk                                                                                                     | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_2_n_0                                                                                                                     | ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                  |                2 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine2_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank7_enable0_re                                                                                                                                                                 | sys_rst                                                                                                                                                                        |                2 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pushing                                   |                                                                                                                                                                                |                1 |              4 |
|  sys_clk                                                                                                        | dataw_crc_buf_pipe_valid_sink_ready                                                                                                                                                               | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                          |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine0_level[3]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                        |                1 |              4 |
|  sys_clk                                                                                                        | soclinux_bankmachine3_next_state                                                                                                                                                                  | sys_rst                                                                                                                                                                        |                3 |              4 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[26]_4              |                2 |              5 |
|  sys_clk                                                                                                        | soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]_1              |                1 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MIE129_out                                                                   |                                                                                                                                                                                |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[5]_i_1_n_0                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_timer[4]_i_1_n_0                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid_reg_7[0]       |                1 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_timer[4]_i_1_n_0                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/SR[0]                                                           |                1 |              5 |
|  sys_clk                                                                                                        | soclinux_sdram_time0[4]_i_1_n_0                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                                                                                                                   | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                                 |                                                                                                                                                                                |                3 |              5 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank1_half_sys8x_taps0_re                                                                                                                                                        | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                                 |                                                                                                                                                                                |                3 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[24]_2              |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]_2              |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[5]_i_1__0_n_0                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | soclinux_sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                                       | sys_rst                                                                                                                                                                        |                2 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/CsrPlugin_mstatus_MIE129_out                                                                   |                                                                                                                                                                                |                3 |              5 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg                               |                2 |              6 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/when_ClockDomainGenerator_l77_1                                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_5/SR[0]                                                                                  |                2 |              6 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_arbitration_isValid_reg                                 |                4 |              6 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi2_command0_re                                                                                                                                                      | sys_rst                                                                                                                                                                        |                4 |              6 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi1_command0_re                                                                                                                                                      | sys_rst                                                                                                                                                                        |                2 |              6 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/memory_MulDivIterativePlugin_div_counter_value_reg[0][0]        |                2 |              6 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/SR[0]                                                           |                2 |              6 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi3_command0_re                                                                                                                                                      | sys_rst                                                                                                                                                                        |                3 |              6 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                                                                          | sys_rst                                                                                                                                                                        |                3 |              6 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | sdcore_fifo_level                                                                                                                                                              |                2 |              6 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0]_0[0]           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0][0]             | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126_2                                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                3 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0]_1[0]           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_source_reg[0][0]        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                3 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[6]_4               |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                           |                3 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                           |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rValid_reg_1                             |                4 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rValid_reg_0                             |                5 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/sel                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[6]_2               |                3 |              7 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/sel                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                2 |              7 |
|  sys_clk                                                                                                        | soclinux_tx_data1_in0                                                                                                                                                                             |                                                                                                                                                                                |                2 |              7 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_ports_1_cache_3_valid                                 |                2 |              8 |
|  sys_clk                                                                                                        | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                 |                                                                                                                                                                                |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/E[0]                                                                                                              | sys_rst                                                                                                                                                                        |                5 |              8 |
|  sys_clk                                                                                                        | init_count_sdphyinit_next_value_ce                                                                                                                                                                | init_count[7]_i_1_n_0                                                                                                                                                          |                1 |              8 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/MmuPlugin_ports_1_cache_3_valid                                 |                3 |              8 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                          |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/local_buffer/data[0][11]_i_1__10_n_0                                                                                 | sys_rst                                                                                                                                                                        |                1 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/local_buffer/data                                                                                                    | sys_rst                                                                                                                                                                        |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/local_buffer/data[1][11]_i_1__10_n_0                                                                                 | sys_rst                                                                                                                                                                        |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/local_buffer/data[2][11]_i_1__10_n_0                                                                                 | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                 |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        | k7ddrphy_dly_sel_storage[7]_i_1_n_0                                                                                                                                                               | sys_rst                                                                                                                                                                        |                3 |              8 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                                                                             |                4 |              8 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface13_bank_bus_dat_r[7]_i_1_n_0                                                                                                                            |                3 |              8 |
|  sys_clk                                                                                                        | cmdr_count_sdphycmdr_next_value_ce1                                                                                                                                                               | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank4_out0_re                                                                                                                                                                    | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                        |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface1_bank_bus_dat_r[7]_i_1_n_0                                                                                                                             |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[6]   |                                                                                                                                                                                |                2 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]_0[0]                                                                                   | sys_rst                                                                                                                                                                        |                3 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]_1                                                                                      | sys_rst                                                                                                                                                                        |                5 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][2]                                     |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][1]                                     |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][0]                                     |                                                                                                                                                                                |                1 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]_1                                                                                      | sys_rst                                                                                                                                                                        |                5 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/E[0]                                                                                                                       | sys_rst                                                                                                                                                                        |                3 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/rptr_empty/E[0]                                                                                                                         | sys_rst                                                                                                                                                                        |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[7]   |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/logic_pushing                                                                      |                                                                                                                                                                                |                1 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[5]   |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | clocker_clks[7]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                        |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[4]   |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[3]   |                                                                                                                                                                                |                4 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[2]   |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[1]   |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg[0]   |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_converter_demux_reg[1][1]                                | sys_rst                                                                                                                                                                        |                4 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_converter_demux_reg[1][2]                                | sys_rst                                                                                                                                                                        |                6 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_converter_demux_reg[1][3]                                | sys_rst                                                                                                                                                                        |                4 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_converter_demux_reg[1][0]                                | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | dataw_count_sdphydataw_next_value_ce3                                                                                                                                                             | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusNonCoherent_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/dBusNonCoherent_bmb_cmd_rValid_reg_0                                   |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/logic_pushing                                                                      |                                                                                                                                                                                |                1 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/local_buffer/data                                                                                                    | sys_rst                                                                                                                                                                        |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/local_buffer/data[0][11]_i_1__9_n_0                                                                                  | sys_rst                                                                                                                                                                        |                2 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/local_buffer/data[1][11]_i_1__9_n_0                                                                                  | sys_rst                                                                                                                                                                        |                2 |              8 |
|  crg_clkin                                                                                                      |                                                                                                                                                                                                   |                                                                                                                                                                                |                4 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]_0[0]                                                                                   | sys_rst                                                                                                                                                                        |                4 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]_1                                                                                      | sys_rst                                                                                                                                                                        |                6 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/FDPE_1_2[0]                                                                                                                                                           |                                                                                                                                                                                |                2 |              8 |
|  sys_clk                                                                                                        | cmdw_count_sdphycmdw_next_value_ce                                                                                                                                                                | sys_rst                                                                                                                                                                        |                4 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]_0[0]                                                                                   | sys_rst                                                                                                                                                                        |                5 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]_1                                                                                      | sys_rst                                                                                                                                                                        |                4 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/local_buffer/data[2][11]_i_1__9_n_0                                                                                  | sys_rst                                                                                                                                                                        |                2 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][7]                                     |                                                                                                                                                                                |                3 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][6]                                     |                                                                                                                                                                                |                1 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][5]                                     |                                                                                                                                                                                |                4 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][4]                                     |                                                                                                                                                                                |                2 |              8 |
|  eth_tx_clk                                                                                                     | soclinux_ethmac_tx_crc_pipe_valid_sink_ready                                                                                                                                                      | soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0                                                                                                               |                3 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]_0[0]                                                                                   | sys_rst                                                                                                                                                                        |                4 |              8 |
|  sys_clk                                                                                                        | leds_done                                                                                                                                                                                         | sys_rst                                                                                                                                                                        |                1 |              8 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/dataCache_2_io_mem_cmd_rData_address_reg[2][3]                                     |                                                                                                                                                                                |                2 |              8 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]_1                                                                                      | sys_rst                                                                                                                                                                        |                5 |              8 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/E[0]                                                                                                                       | sys_rst                                                                                                                                                                        |                3 |              9 |
|  eth_rx_clk                                                                                                     |                                                                                                                                                                                                   | soclinux_ethmac_liteethmaccrc32checker_syncfifo_level                                                                                                                          |                3 |              9 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_bufferizeendpoints_pipe_valid_sink_ready                                                                                                                                          | eth_rx_rst                                                                                                                                                                     |                3 |              9 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/E[0]                                                                                                                       | sys_rst                                                                                                                                                                        |                3 |              9 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/E[0]                                                                                                              | sys_rst                                                                                                                                                                        |                3 |              9 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/E[0]                                                                                                                       | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_fifo_syncfifo_re                                         | sys_rst                                                                                                                                                                        |                6 |              9 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_0[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/SS[0]                                                           |                4 |              9 |
|  sys_clk                                                                                                        | cmdr_cmdr_buf_pipe_valid_sink_ready                                                                                                                                                               | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                          |                5 |              9 |
|  sys_clk                                                                                                        | datar_datar_buf_pipe_valid_source_valid_i_2_n_0                                                                                                                                                   | datar_datar_buf_pipe_valid_source_valid                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank9_clocker_divider0_re                                                                                                                                                        | sys_rst                                                                                                                                                                        |                2 |              9 |
|  sys_clk                                                                                                        | ethphy_counter_ce                                                                                                                                                                                 | sys_rst                                                                                                                                                                        |                2 |              9 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/SS[0]                                                           |                2 |              9 |
|  sys_clk                                                                                                        | storage_17_reg_i_1_n_0                                                                                                                                                                            | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | soclinux_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce                                                                                                             | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | sdmem2block_converter_mux0                                                                                                                                                                        | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | sdmem2block_count0                                                                                                                                                                                | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        | sdblock2mem_fifo_wrport_we                                                                                                                                                                        | sys_rst                                                                                                                                                                        |                5 |              9 |
|  sys_clk                                                                                                        | soclinux_sdram_storage[3]_i_1_n_0                                                                                                                                                                 | sys_rst                                                                                                                                                                        |                4 |              9 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/E[0]                                                                                                                       | sys_rst                                                                                                                                                                        |                3 |              9 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface9_bank_bus_dat_r[8]_i_1_n_0                                                                                                                             |                4 |              9 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                                                                                                            | eth_rx_rst                                                                                                                                                                     |                4 |             10 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/sdblock2mem_wishbonedmawriter_enable_storage_reg[0]                  | sys_rst                                                                                                                                                                        |                4 |             10 |
|  sys_clk                                                                                                        | datar_count_sdphydatar_next_value_ce0                                                                                                                                                             | sys_rst                                                                                                                                                                        |                3 |             10 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_timer_count1[9]_i_1_n_0                                                                                                                                         |                3 |             10 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/local_buffer/p_1_in                                                                                                  | sys_rst                                                                                                                                                                        |                3 |             10 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                                                                                                             | eth_rx_rst                                                                                                                                                                     |                5 |             10 |
|  sys_clk                                                                                                        | sdmem2block_fifo_level0[9]_i_1_n_0                                                                                                                                                                | sys_rst                                                                                                                                                                        |                3 |             10 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/local_buffer/p_1_in                                                                                                  | sys_rst                                                                                                                                                                        |                3 |             10 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                                                                                                            | eth_rx_rst                                                                                                                                                                     |                4 |             10 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank6_block_length0_re                                                                                                                                                           | sys_rst                                                                                                                                                                        |                4 |             10 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                                                                                                            | eth_rx_rst                                                                                                                                                                     |                7 |             10 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank2_sram_reader_length0_re                                                                                                                                                     |                                                                                                                                                                                |                5 |             11 |
|  sys_clk                                                                                                        | soclinux_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce                                                                                                            | sys_rst                                                                                                                                                                        |                3 |             11 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/debugCd_logic_outputReset                                                                         |                5 |             11 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_15                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_16                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_21                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_17                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_18                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_19                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_20                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_13                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_22                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_9                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_10                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_23                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_30                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_16                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_17                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_18                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_19                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_20                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_21                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_22                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_14                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_24                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_25                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_26                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_27                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_28                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_29                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_12                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_9                                         |                                                                                                                                                                                |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_out_fifo/wptr_full/wbin_reg[7]_0                                                                                                                                                   |                                                                                                                                                                                |                3 |             12 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/local_in/Merge/dout[11]_i_1__9_n_0                                                                                                         | sys_rst                                                                                                                                                                        |               11 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/local_buffer/data[0][11]_i_1_n_0                                                                                             | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/local_buffer/data[2][11]_i_1_n_0                                                                                             | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/local_buffer/data[1][11]_i_1_n_0                                                                                             | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/local_buffer/data[0][11]_i_1__7_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_out_fifo/wptr_full/wfull_reg_1                                                                                                                                                     |                                                                                                                                                                                |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_out_fifo/wptr_full/wbin_reg[6]_0                                                                                                                                                   |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/sel_0                                                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1                                                                              |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/local_buffer/data[1][11]_i_1__7_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/local_buffer/data[2][11]_i_1__7_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  sys_clk                                                                                                        | vccbram_status                                                                                                                                                                                    | sys_rst                                                                                                                                                                        |                6 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/local_buffer/data[2][11]_i_1__3_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/local_buffer/data[1][11]_i_1__3_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/local_buffer/data[0][11]_i_1__3_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_13                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_12                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_13                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_14                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_15                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_27                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_10                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_11                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_12                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_11                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_14                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_15                                        |                                                                                                                                                                                |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/local_buffer/data[2][11]_i_1__5_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/local_buffer/data[1][11]_i_1__5_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/local_buffer/data[0][11]_i_1__5_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                4 |             12 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/local_in/Merge/dout[11]_i_1__15_n_0                                                                                                        | sys_rst                                                                                                                                                                        |               10 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_4                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_4                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_4                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_4                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_9                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_11                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_11                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_10                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_10                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_10                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_9                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_9                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_0                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_0                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__19_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_24                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_8                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_16                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_17                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_18                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_19                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_20                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_21                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_22                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_23                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_15                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_25                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_26                                        |                                                                                                                                                                                |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/local_buffer/data[2][11]_i_1__8_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/local_buffer/data[1][11]_i_1__8_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/local_buffer/data[0][11]_i_1__8_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_out_fifo/wptr_full/wfull_reg_2                                                                                                                                                     |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |                5 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_28                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_2                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_0                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__14_0                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_11                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_4                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_12                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_0                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_12                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_5                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_13                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_29                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_13                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_6                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_14                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_3                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__16_14                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__18_7                                         |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__11_15                                        |                                                                                                                                                                                |                3 |             12 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[12]_rep__13_4                                         |                                                                                                                                                                                |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/local_buffer/data[1][11]_i_1__1_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/local_buffer/data[2][11]_i_1__0_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/local_buffer/data[1][11]_i_1__0_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             12 |
|  sys_clk                                                                                                        | vccint_status                                                                                                                                                                                     | sys_rst                                                                                                                                                                        |                6 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/local_buffer/data[0][11]_i_1__0_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                4 |             12 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface14_bank_bus_dat_r[11]_i_1_n_0                                                                                                                           |                6 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/local_buffer/data[0][11]_i_1__2_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  eth_tx_clk                                                                                                     |                                                                                                                                                                                                   | ethphy_mode0                                                                                                                                                                   |                5 |             12 |
|  sys_clk                                                                                                        | vccaux_status                                                                                                                                                                                     | sys_rst                                                                                                                                                                        |                4 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/local_buffer/data[2][11]_i_1__2_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/local_buffer/data[1][11]_i_1__2_n_0                                                                                          | sys_rst                                                                                                                                                                        |                5 |             12 |
|  sys_clk                                                                                                        | temperature_status                                                                                                                                                                                | sys_rst                                                                                                                                                                        |                6 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/local_buffer/data[2][11]_i_1__4_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/local_buffer/data[1][11]_i_1__4_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/local_buffer/data[0][11]_i_1__4_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/local_buffer/data[0][11]_i_1__1_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/local_buffer/data[2][11]_i_1__6_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/local_buffer/data[1][11]_i_1__6_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/local_buffer/data                                                                                                            | sys_rst                                                                                                                                                                        |                2 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/local_buffer/data[2][11]_i_1__1_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             12 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/local_buffer/data[0][11]_i_1__6_n_0                                                                                          | sys_rst                                                                                                                                                                        |                2 |             12 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                          |                4 |             13 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank6_cmd_command0_re                                                                                                                                                            | sys_rst                                                                                                                                                                        |                7 |             14 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi0_address0_re                                                                                                                                                      |                                                                                                                                                                                |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine2_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                4 |             14 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi2_address0_re                                                                                                                                                      |                                                                                                                                                                                |                6 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                5 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine5_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                3 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi1_address0_re                                                                                                                                                      |                                                                                                                                                                                |                5 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine4_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                5 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine1_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                3 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine7_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                3 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine0_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine3_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                4 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                5 |             14 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank10_dfii_pi3_address0_re                                                                                                                                                      |                                                                                                                                                                                |                5 |             14 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine6_row                                                                                                                                                                   | sys_rst                                                                                                                                                                        |                3 |             14 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/local_buffer/p_1_in                                                                                                          | sys_rst                                                                                                                                                                        |                4 |             14 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/local_in/Merge/dout[11]_i_1__4_n_0                                                                                                         | sys_rst                                                                                                                                                                        |                5 |             15 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/local_in/Merge/dout[11]_i_1_n_0                                                                                                            | sys_rst                                                                                                                                                                        |               11 |             15 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/local_in/Merge/dout[11]_i_1__20_n_0                                                                                                        | sys_rst                                                                                                                                                                        |                7 |             15 |
|  sys_clk                                                                                                        | storage_13_reg_0_1_0_5_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                |                2 |             16 |
|  eth_tx_clk                                                                                                     | soclinux_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce                                                                                                         | soclinux_ethmac_tx_padding_counter[0]_i_1_n_0                                                                                                                                  |                4 |             16 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata110_re                                                                                                                                                         | sys_rst                                                                                                                                                                        |               10 |             16 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_liteethmaccrc32checker_syncfifo_wrport_we                                                                                                                                         |                                                                                                                                                                                |                2 |             16 |
|  sys_clk                                                                                                        | sdcore_fifo_reset0                                                                                                                                                                                |                                                                                                                                                                                |                2 |             16 |
|  sys_clk                                                                                                        | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                   |                                                                                                                                                                                |                2 |             16 |
|  sys_clk                                                                                                        | storage_14_reg_0_1_0_5_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                |                2 |             16 |
|  sys_clk                                                                                                        | soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                   |                                                                                                                                                                                |                2 |             16 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data[2][20]_i_1__13_n_0                                                                                       | sys_rst                                                                                                                                                                        |                5 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/north_buffer/data[0][20]_i_1__25_n_0                                                                                  | sys_rst                                                                                                                                                                        |                6 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data[1][20]_i_1__13_n_0                                                                                       | sys_rst                                                                                                                                                                        |                7 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/north_buffer/data                                                                                                     | sys_rst                                                                                                                                                                        |                4 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/north_buffer/data[1][20]_i_1__25_n_0                                                                                  | sys_rst                                                                                                                                                                        |                5 |             17 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_north/merge/dout[20]_i_1__20_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/north_buffer/data[2][20]_i_1__25_n_0                                                                                  | sys_rst                                                                                                                                                                        |                5 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data                                                                                                          | sys_rst                                                                                                                                                                        |                5 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/data[0][20]_i_1__13_n_0                                                                                       | sys_rst                                                                                                                                                                        |                4 |             17 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/routing_buffer/p_1_in                                                                                                        | sys_rst                                                                                                                                                                        |                7 |             19 |
|  eth_tx_clk                                                                                                     |                                                                                                                                                                                                   | eth_tx_rst                                                                                                                                                                     |                7 |             19 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/north_buffer/p_1_in                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             19 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_count_reg_14_sn_1                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/FDPE_1                                                                     |                5 |             20 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/FDPE_1                                            |                5 |             20 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/p_218_in                                                                                       |                                                                                                                                                                                |               13 |             20 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/p_218_in                                                                                       |                                                                                                                                                                                |                9 |             20 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/routing_buffer/data[0][20]_i_1__18_n_0                                                                                       | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/north_buffer/data[1][20]_i_1__7_n_0                                                                                           | sys_rst                                                                                                                                                                        |                4 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/north_buffer/data[0][20]_i_1__7_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_south/merge/dout[20]_i_1__3_n_0                                                                                                    | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/north_buffer/data[2][20]_i_1__7_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/routing_buffer/data                                                                                                  | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/routing_buffer/data[1][20]_i_1__26_n_0                                                                               | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/routing_buffer/data[2][20]_i_1__26_n_0                                                                               | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data[2][20]_i_1__22_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/north_buffer/data[2][20]_i_1__16_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/routing_buffer/data[1][20]_i_1__18_n_0                                                                                       | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/south_buffer/data[2][20]_i_1__14_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/south_buffer/data[1][20]_i_1__14_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data[1][20]_i_1__12_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data[2][20]_i_1__12_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/routing_buffer/data                                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/routing_buffer/data[2][20]_i_1__18_n_0                                                                                       | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/north_buffer/data[1][20]_i_1__15_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/north_buffer/data[0][20]_i_1__15_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/south_buffer/data[0][20]_i_1__14_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/north_buffer/data[0][20]_i_1_n_0                                                                                              | sys_rst                                                                                                                                                                        |                7 |             21 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_trackers_0_target[6]_i_1_n_0                                                        |                                                                                                                                                                                |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/south_buffer/data[2][20]_i_1__11_n_0                                                                                          | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data[0][20]_i_1__22_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data[1][20]_i_1__22_n_0                                                                                          | sys_rst                                                                                                                                                                        |                9 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/south_buffer/data[1][20]_i_1__11_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/south_buffer/data[0][20]_i_1__11_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data[1][20]_i_1__9_n_0                                                                                           | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/north_buffer/data[1][20]_i_1_n_0                                                                                              | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/north_buffer/data[2][20]_i_1_n_0                                                                                              | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/south_buffer/data[2][20]_i_1__24_n_0                                                                                  | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/south_buffer/data[1][20]_i_1__24_n_0                                                                                  | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/south_buffer/data                                                                                                     | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/south_buffer/data[0][20]_i_1__24_n_0                                                                                  | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data[2][20]_i_1__9_n_0                                                                                           | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/routing_buffer/data[2][20]_i_1__23_n_0                                                                                       | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/south_buffer/data[0][20]_i_1__19_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/south_buffer/data[1][20]_i_1__19_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/south_buffer/data[2][20]_i_1__19_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_north/merge/dout[20]_i_1__11_n_0                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/routing_buffer/data[0][20]_i_1__23_n_0                                                                                       | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/routing_buffer/data[1][20]_i_1__23_n_0                                                                                       | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/routing_buffer/data                                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/routing_buffer/data[0][20]_i_1__26_n_0                                                                               | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data[2][20]_i_1__6_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/south_buffer/data[2][20]_i_1__17_n_0                                                                                          | sys_rst                                                                                                                                                                        |                3 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/south_buffer/data[1][20]_i_1__17_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/south_buffer/data[0][20]_i_1__17_n_0                                                                                          | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/north_buffer/data[1][20]_i_1__4_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/north_buffer/data[0][20]_i_1__4_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/north_buffer/data[2][20]_i_1__4_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/routing_buffer/data[1][20]_i_1__8_n_0                                                                                        | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/routing_buffer/data[1][20]_i_1__3_n_0                                                                                        | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data[2][20]_i_1__1_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data[1][20]_i_1__1_n_0                                                                                           | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data[0][20]_i_1__1_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_south/merge/dout[20]_i_1__10_n_0                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/north_buffer/data[0][20]_i_1__20_n_0                                                                                          | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |               10 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout[11]_i_1__24_n_0                                                                                                | sys_rst                                                                                                                                                                        |                9 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/data[0][20]_i_1__12_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/north_buffer/data[2][20]_i_1__15_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/north_buffer/data[1][20]_i_1__20_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/merge/dout[20]_i_1__6_n_0                                                                                                    | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                9 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_north/merge/dout[20]_i_1__15_n_0                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data[0][20]_i_1__6_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/routing_buffer/data[0][20]_i_1__3_n_0                                                                                        | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/routing_buffer/data[2][20]_i_1__3_n_0                                                                                        | sys_rst                                                                                                                                                                        |                4 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/north_buffer/data[0][20]_i_1__16_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/south_buffer/data[0][20]_i_1__0_n_0                                                                                           | sys_rst                                                                                                                                                                        |                9 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/routing_buffer/data                                                                                                          | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/south_buffer/data[1][20]_i_1__0_n_0                                                                                           | sys_rst                                                                                                                                                                        |                9 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/south_buffer/data[2][20]_i_1__5_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/south_buffer/data[2][20]_i_1__0_n_0                                                                                           | sys_rst                                                                                                                                                                        |                9 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/merge/dout[20]_i_1__21_n_0                                                                                           | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/south_buffer/data[1][20]_i_1__5_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/data[0][20]_i_1__9_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/south_buffer/data[0][20]_i_1__5_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/merge/dout[20]_i_1__12_n_0                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/south_buffer/data[0][20]_i_1__10_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/north_buffer/data[1][20]_i_1__16_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/north_buffer/data[2][20]_i_1__2_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/south_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_south/merge/dout[20]_i_1__0_n_0                                                                                                    | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/south_buffer/data[1][20]_i_1__10_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/south_buffer/data[2][20]_i_1__10_n_0                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/north_buffer/data[0][20]_i_1__2_n_0                                                                                           | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/routing_buffer/data[2][20]_i_1__8_n_0                                                                                        | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data[2][20]_i_1__21_n_0                                                                                          | sys_rst                                                                                                                                                                        |                4 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |               10 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/routing_buffer/data                                                                                                          | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/north_buffer/data[2][20]_i_1__20_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data[1][20]_i_1__21_n_0                                                                                          | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/north_buffer/data[1][20]_i_1__2_n_0                                                                                           | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/data[0][20]_i_1__21_n_0                                                                                          | sys_rst                                                                                                                                                                        |                6 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/merge/dout[20]_i_1__16_n_0                                                                                                   | sys_rst                                                                                                                                                                        |                7 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/routing_buffer/data[0][20]_i_1__8_n_0                                                                                        | sys_rst                                                                                                                                                                        |                6 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/north_buffer/data                                                                                                             | sys_rst                                                                                                                                                                        |                5 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_north/merge/dout[20]_i_1__9_n_0                                                                                                    | sys_rst                                                                                                                                                                        |                7 |             21 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/merge/dout[20]_i_1_n_0                                                                                                       | sys_rst                                                                                                                                                                        |                8 |             21 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/data[1][20]_i_1__6_n_0                                                                                           | sys_rst                                                                                                                                                                        |                5 |             21 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                              |                                                                                                                                                                                |                8 |             22 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine0_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                5 |             22 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine1_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                6 |             22 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1__0_n_0                                                           |                                                                                                                                                                                |                8 |             22 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_south/routing_buffer/p_1_in                                                                                                | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine3_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |               11 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_south/routing_buffer/p_1_in                                                                                                        | sys_rst                                                                                                                                                                        |                8 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine2_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_north/routing_buffer/p_1_in                                                                                                        | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/north_buffer/read_pointer[1]_i_1__29_n_0                                                                                      | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |               10 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/north_buffer/read_pointer[1]_i_1__8_n_0                                                                                       | sys_rst                                                                                                                                                                        |                8 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |               10 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine7_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                6 |             23 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | leds_count[0]_i_1_n_0                                                                                                                                                          |                6 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_south/routing_buffer/p_1_in                                                                                                        | sys_rst                                                                                                                                                                        |                8 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine6_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                6 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/north_buffer/read_pointer[1]_i_1__19_n_0                                                                                      | sys_rst                                                                                                                                                                        |                8 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/north_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine5_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                6 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/south_buffer/p_1_in                                                                                                   | sys_rst                                                                                                                                                                        |                9 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/south_buffer/p_1_in                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             23 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine4_pipe_valid_sink_ready                                                                                                                                                 | sys_rst                                                                                                                                                                        |                6 |             23 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_north/routing_buffer/p_1_in                                                                                                        | sys_rst                                                                                                                                                                        |                7 |             23 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip32_value10                                                                                                                                                                        | k7ddrphy_bitslip39_value1                                                                                                                                                      |               10 |             24 |
|  sys_clk                                                                                                        | ethphy_sys_counter_ce                                                                                                                                                                             | ethphy_sys_counter[0]_i_1_n_0                                                                                                                                                  |                6 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip16_value10                                                                                                                                                                        | k7ddrphy_bitslip23_value1                                                                                                                                                      |               11 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip0_value30                                                                                                                                                                         | k7ddrphy_bitslip7_value3                                                                                                                                                       |                8 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip56_value10                                                                                                                                                                        | k7ddrphy_bitslip63_value1                                                                                                                                                      |               13 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip40_value10                                                                                                                                                                        | k7ddrphy_bitslip47_value1                                                                                                                                                      |               12 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip48_value10                                                                                                                                                                        | k7ddrphy_bitslip55_value1                                                                                                                                                      |               10 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip24_value10                                                                                                                                                                        | k7ddrphy_bitslip31_value1                                                                                                                                                      |                9 |             24 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip8_value10                                                                                                                                                                         | k7ddrphy_bitslip15_value1                                                                                                                                                      |               12 |             24 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                |                                                                                                                                                                                |               10 |             26 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_iBus_cmd_ready                                                                                           |                                                                                                                                                                                |                7 |             26 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_iBus_cmd_ready                                                                                           |                                                                                                                                                                                |                5 |             26 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                |                                                                                                                                                                                |               10 |             26 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                                                                                                                                    |                7 |             27 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[21]_0                              |               15 |             27 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip5_value00                                                                                                                                                                         | k7ddrphy_bitslip47_value0                                                                                                                                                      |               14 |             27 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip7_value00                                                                                                                                                                         | k7ddrphy_bitslip63_value0                                                                                                                                                      |               15 |             27 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/iArbiter_bmb_cmd_ready                                                                                               |                                                                                                                                                                                |                5 |             27 |
|  eth_rx_clk                                                                                                     |                                                                                                                                                                                                   | eth_rx_rst                                                                                                                                                                     |               11 |             27 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip4_value00                                                                                                                                                                         | k7ddrphy_bitslip39_value0                                                                                                                                                      |               15 |             27 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_arbitration_isValid_reg_3[0]                                               |                                                                                                                                                                                |               15 |             29 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_arbitration_isValid_reg_0[0]                                               |                                                                                                                                                                                |               15 |             29 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/data[1][29]_i_1__13_n_0                                                                                             | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/data[2][29]_i_1__13_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data[0][29]_i_1__0_n_0                                                                                              | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data[2][29]_i_1__3_n_0                                                                                              | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data[3][29]_i_1__3_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data[0][29]_i_1__8_n_0                                                                                         | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data[1][29]_i_1__8_n_0                                                                                         | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/data[2][29]_i_1__8_n_0                                                                                         | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data[0][29]_i_1__3_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data                                                                                                                | sys_rst                                                                                                                                                                        |                5 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/data[0][29]_i_1__13_n_0                                                                                             | sys_rst                                                                                                                                                                        |                6 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/data[1][29]_i_1__3_n_0                                                                                              | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/data[3][29]_i_1__13_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/data                                                                                                                | sys_rst                                                                                                                                                                        |               13 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data[1][29]_i_1__0_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data[3][29]_i_1__0_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/data[3][29]_i_1__6_n_0                                                                                              | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/data[1][29]_i_1__6_n_0                                                                                              | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/data[2][29]_i_1__0_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/data[2][29]_i_1__6_n_0                                                                                              | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_west/data[0][29]_i_1__7_n_0                                                                                              | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_west/data[3][29]_i_1__10_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data[0][29]_i_1__11_n_0                                                                                        | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/data                                                                                                                | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data[1][29]_i_1__11_n_0                                                                                        | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/data[2][29]_i_1_n_0                                                                                                 | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/data[1][29]_i_1_n_0                                                                                                 | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/data[3][29]_i_1_n_0                                                                                                 | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_west/data[0][29]_i_1__10_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/data[2][29]_i_1__11_n_0                                                                                        | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_west/data[1][29]_i_1__10_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_west/data[2][29]_i_1__10_n_0                                                                                             | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data[2][29]_i_1__2_n_0                                                                                              | sys_rst                                                                                                                                                                        |                6 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data[2][29]_i_1__1_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data[1][29]_i_1__1_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/data[0][29]_i_1__1_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/data[3][29]_i_1__9_n_0                                                                                              | sys_rst                                                                                                                                                                        |                6 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/data[2][29]_i_1__9_n_0                                                                                              | sys_rst                                                                                                                                                                        |                6 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/data[1][29]_i_1__9_n_0                                                                                              | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data[1][29]_i_1__2_n_0                                                                                              | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/data                                                                                                                | sys_rst                                                                                                                                                                        |                9 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/data[3][29]_i_1__2_n_0                                                                                              | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/Merge/read_en_a_reg_0                                                                                                         |                                                                                                                                                                                |               12 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/Merge/dout[29]_i_1__1_n_0                                                                                                     | sys_rst                                                                                                                                                                        |                9 |             30 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               14 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_west/data[1][29]_i_1__7_n_0                                                                                              | sys_rst                                                                                                                                                                        |               12 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_west/data[2][29]_i_1__7_n_0                                                                                              | sys_rst                                                                                                                                                                        |               13 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             30 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               13 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/forward_east/Merge/dout[29]_i_1__9_n_0                                                                                             | sys_rst                                                                                                                                                                        |               13 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/Merge/dout[29]_i_1__2_n_0                                                                                                     | sys_rst                                                                                                                                                                        |               10 |             30 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip6_value00                                                                                                                                                                         | k7ddrphy_bitslip55_value0                                                                                                                                                      |               17 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/Merge/dout[29]_i_1__8_n_0                                                                                                     | sys_rst                                                                                                                                                                        |                8 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/Merge/dout[29]_i_1_n_0                                                                                                        | sys_rst                                                                                                                                                                        |                9 |             30 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]                   |                                                                                                                                                                                |               11 |             30 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip1_value00                                                                                                                                                                         | k7ddrphy_bitslip15_value0                                                                                                                                                      |               18 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                6 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data[1][29]_i_1__5_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_packet_wdata0_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               13 |             30 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip2_value00                                                                                                                                                                         | k7ddrphy_bitslip23_value0                                                                                                                                                      |               17 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data[0][29]_i_1__5_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/data[2][29]_i_1__5_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip0_value00                                                                                                                                                                         | k7ddrphy_bitslip7_value2                                                                                                                                                       |               17 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data[0][29]_i_1__14_n_0                                                                                        | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data[1][29]_i_1__14_n_0                                                                                        | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data[2][29]_i_1__14_n_0                                                                                        | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/data                                                                                                           | sys_rst                                                                                                                                                                        |                9 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_east/Merge/dout[29]_i_1__3_n_0                                                                                                     | sys_rst                                                                                                                                                                        |               14 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/routing_buffer/data[2][29]_i_1__4_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_west/Merge/dout[29]_i_1__0_n_0                                                                                                     | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_east/data                                                                                                                | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/routing_buffer/data[0][29]_i_1__15_n_0                                                                                        | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/routing_buffer/data[2][29]_i_1__15_n_0                                                                                        | sys_rst                                                                                                                                                                        |                7 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_west/Merge/dout[29]_i_1__5_n_0                                                                                                     | sys_rst                                                                                                                                                                        |               10 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_east/data[2][29]_i_1__12_n_0                                                                                             | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_east/data[1][29]_i_1__12_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_east/data[3][29]_i_1__12_n_0                                                                                             | sys_rst                                                                                                                                                                        |                7 |             30 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]                   |                                                                                                                                                                                |                8 |             30 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/Merge/dout[29]_i_1__7_n_0                                                                                                     | sys_rst                                                                                                                                                                        |               11 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_west/data[3][29]_i_1__7_n_0                                                                                              | sys_rst                                                                                                                                                                        |               13 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/routing_buffer/data[1][29]_i_1__15_n_0                                                                                        | sys_rst                                                                                                                                                                        |                8 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/routing_buffer/data[0][29]_i_1__4_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/routing_buffer/data[1][29]_i_1__4_n_0                                                                                         | sys_rst                                                                                                                                                                        |                7 |             30 |
|  sys_clk                                                                                                        | k7ddrphy_bitslip3_value00                                                                                                                                                                         | k7ddrphy_bitslip31_value0                                                                                                                                                      |               17 |             30 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               14 |             31 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/Merge/read_en_a_i_1_n_0                                                                                                       | sys_rst                                                                                                                                                                        |               11 |             31 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               14 |             31 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_23                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               15 |             31 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_cores_1_cpu_externalInterrupt_plic_target_ie_23                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |               14 |             31 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/Merge/read_en_a_i_1__0_n_0                                                                                                    | sys_rst                                                                                                                                                                        |               10 |             31 |
|  sys_clk                                                                                                        | sdblock2mem_wishbonedmawriter_base_storage[31]_i_1_n_0                                                                                                                                            | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata50_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg_0[0]                                                 |                                                                                                                                                                                |               12 |             32 |
|  sys_clk                                                                                                        | sdmem2block_dma_base_storage[63]_i_1_n_0                                                                                                                                                          | sys_rst                                                                                                                                                                        |               14 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               22 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/forward_west/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               13 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_west/read_pointer[1]_i_1__0_n_0                                                                                          | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | soclinux_bus_errors                                                                                                                                                                               | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | sdmem2block_dma_base_storage[31]_i_1_n_0                                                                                                                                                          | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | sdmem2block_dma_offset_sdmem2blockdma_resetinserter_next_value_ce                                                                                                                                 | sdmem2block_dma_offset                                                                                                                                                         |                6 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine3_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata60_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg      |                                                                                                                                                                                |                5 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_2[0]                                             |                                                                                                                                                                                |                8 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/forward_east/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                               |                                                                                                                                                                                |               20 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata100_re                                                                                                                                                         | sys_rst                                                                                                                                                                        |               11 |             32 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/scheduler_set                                                                                                              | sys_rst                                                                                                                                                                        |               24 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg_0                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg           |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1__0_n_0                            |                                                                                                                                                                                |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_0_2_i_1__0_n_0                                     |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_0_2_i_1__0_n_0                                     |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_hadException_reg[0]                                                      |                                                                                                                                                                                |               14 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/p_1_in                                                                                                              | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector3_wrdata_storage[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               16 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_west/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine5_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/scheduler_set                                                                                                              | sys_rst                                                                                                                                                                        |               29 |             32 |
|  sys_clk                                                                                                        | sdblock2mem_wishbonedmawriter_base_storage[63]_i_1_n_0                                                                                                                                            | sys_rst                                                                                                                                                                        |               13 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata30_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_wrdata_storage[63]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               12 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine1_wrport_we                                                                                                                                                             |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector3_wrdata_storage[95]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               13 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/p_1_in                                                                                                              | sys_rst                                                                                                                                                                        |               10 |             32 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/scheduler_set                                                                                                              | sys_rst                                                                                                                                                                        |               31 |             32 |
|  sys_clk                                                                                                        | soclinux_dat_w_wishbone2csr_next_value_ce0                                                                                                                                                        |                                                                                                                                                                                |               16 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                            |               13 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_wrdata_storage[95]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               14 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                                                                                                                            |               12 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank8_dma_length0_re                                                                                                                                                             | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector3_wrdata_storage[63]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               11 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface12_bank_bus_dat_r[31]_i_1_n_0                                                                                                                           |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector1_wrdata_storage[63]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               16 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank12_reload0_re                                                                                                                                                                | sys_rst                                                                                                                                                                        |                7 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata00_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               13 |             32 |
|  sys_clk                                                                                                        | datar_timeout_sdphydatar_next_value_ce1                                                                                                                                                           | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface8_bank_bus_dat_r[31]_i_1_n_0                                                                                                                            |               13 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface6_bank_bus_dat_r[31]_i_1_n_0                                                                                                                            |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_timer_load_storage[31]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata40_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               11 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/p_1_in                                                                                                              | sys_rst                                                                                                                                                                        |               13 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                               |                                                                                                                                                                                |               22 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                    |                                                                                                                                                                                |               19 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/tick_generation/cnt2_next                                                                                                                                                                 | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank6_block_count0_re                                                                                                                                                            | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector2_wrdata_storage[63]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               19 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector2_wrdata_storage[95]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               14 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/forward_east/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_n_0                                                                                                                            |               13 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface10_bank_bus_dat_r[31]_i_1_n_0                                                                                                                           |               22 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | p_128_in                                                                                                                                                                       |                9 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |                9 |             32 |
|  eth_tx_clk                                                                                                     | soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0                                                                                                         | eth_tx_rst                                                                                                                                                                     |               14 |             32 |
|  eth_tx_clk                                                                                                     | soclinux_ethmac_tx_crc_ce                                                                                                                                                                         | soclinux_ethmac_tx_crc_reg                                                                                                                                                     |               11 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata10_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               15 |             32 |
|  sys_clk                                                                                                        | soclinux_ethmac_pulsesynchronizer1_o                                                                                                                                                              | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                                |                                                                                                                                                                                |               14 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/forward_east/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | sdcore_data_count_sdcore_fsm_next_value_ce3                                                                                                                                                       | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | soclinux_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce                                                                                                            | sys_rst                                                                                                                                                                        |                9 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector2_wrdata_storage[127]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                |               17 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank5_dma_length0_re                                                                                                                                                             | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank6_cmd_argument0_re                                                                                                                                                           | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine7_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector1_wrdata_storage[95]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               18 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                            |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | soclinux_timer_update_value_re                                                                                                                                                                    | sys_rst                                                                                                                                                                        |                6 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               20 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_east/routing_buffer/p_1_in                                                                                                         | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine6_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_wrdata_storage[127]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                |               16 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine4_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | soclinux_ethmac_pulsesynchronizer0_o                                                                                                                                                              | sys_rst                                                                                                                                                                        |                8 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine2_wrport_we__0                                                                                                                                                          |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_bankmachine0_wrport_we                                                                                                                                                             |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata90_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               13 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_west/read_pointer[1]_i_1__31_n_0                                                                                         | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank0_scratch0_re                                                                                                                                                                | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | csr_bankarray_interface11_bank_bus_dat_r[31]_i_1_n_0                                                                                                                           |               20 |             32 |
|  sys_clk                                                                                                        | cmdr_timeout_sdphycmdr_next_value_ce0                                                                                                                                                             | sys_rst                                                                                                                                                                        |                7 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata70_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata20_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_4                                                  |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_1                                                  |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_0                                                  |                                                                                                                                                                                |                5 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_17                                                 |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8_2                                                     |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_10                                                 |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_3                                                  |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[4]_1                                                     |                                                                                                                                                                                |                5 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_18                                                 |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_19                                                 |                                                                                                                                                                                |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_16                                                 |                                                                                                                                                                                |               11 |             32 |
|  eth_rx_clk                                                                                                     | soclinux_ethmac_liteethmaccrc32checker_crc_ce                                                                                                                                                     | soclinux_ethmac_liteethmaccrc32checker_syncfifo_level                                                                                                                          |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_20                                                 |                                                                                                                                                                                |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[6]_3                                                     |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_21                                                 |                                                                                                                                                                                |                7 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                   |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_22                                                 |                                                                                                                                                                                |                9 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[7]_3                                                     |                                                                                                                                                                                |                7 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_23                                                 |                                                                                                                                                                                |                7 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_2                                                  |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rValid_reg_2[0]                                                                  |                                                                                                                                                                                |               23 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[7]_1                                                     |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8_3[0]                                                  |                                                                                                                                                                                |                5 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8_3[1]                                                  |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_0[1]                                              |                                                                                                                                                                                |                7 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_0[0]                                              |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | csr_bankarray_csrbank11_param_wdata80_re                                                                                                                                                          | sys_rst                                                                                                                                                                        |               12 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_11                                                 |                                                                                                                                                                                |                4 |             32 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]_1                                                                                      | sys_rst                                                                                                                                                                        |               27 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector3_wrdata_storage[127]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                |               13 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_12                                                 |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_13                                                 |                                                                                                                                                                                |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_14                                                 |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector2_wrdata_storage[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                |               15 |             32 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector1_wrdata_storage[127]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                |               15 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[4]_3                                                     |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_15                                                 |                                                                                                                                                                                |                9 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/p_1_in                                                                                                              | sys_rst                                                                                                                                                                        |               15 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_7                                                  |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                   |                                                                                                                                                                                |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                   |                                                                                                                                                                                |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_0[0]                                             |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                   |                                                                                                                                                                                |               13 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg[0]                                                   |                                                                                                                                                                                |               15 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                   |                                                                                                                                                                                |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result[31]_i_1__0_n_0                                         |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                               |                                                                                                                                                                                |               15 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_8                                                  |                                                                                                                                                                                |                5 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/read_pointer[1]_i_1__41_n_0                                                                                         | sys_rst                                                                                                                                                                        |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_reg_0_63_0_2_i_1_n_0                                        |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_1_tags_reg_0_63_0_2_i_1_n_0                                        |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg_0[0]                                                 |                                                                                                                                                                                |               11 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_west/read_pointer[1]_i_1__10_n_0                                                                                         | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                   |                                                                                                                                                                                |               14 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                   |                                                                                                                                                                                |               15 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                   |                                                                                                                                                                                |               14 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/E[0]                                                                 | sdblock2mem_wishbonedmawriter_offset[31]_i_1_n_0                                                                                                                               |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/CsrPlugin_mtval                                                                                |                                                                                                                                                                                |               13 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                   |                                                                                                                                                                                |               12 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                   |                                                                                                                                                                                |               13 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                   |                                                                                                                                                                                |               10 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_0[0] |                                                                                                                                                                                |                8 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                    |                                                                                                                                                                                |               17 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_6                                                  |                                                                                                                                                                                |                4 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_west/read_pointer[1]_i_1__21_n_0                                                                                         | sys_rst                                                                                                                                                                        |               13 |             32 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_east/p_1_in                                                                                                              | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/socbushandler1_grant_reg                                             | sys_rst                                                                                                                                                                        |               11 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_5                                                  |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8_0                                                     |                                                                                                                                                                                |                6 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]_9                                                  |                                                                                                                                                                                |                4 |             32 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[6]_1                                                     |                                                                                                                                                                                |                4 |             32 |
| ~snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/scheduler_set                                                                                                              | sys_rst                                                                                                                                                                        |               32 |             33 |
|  sys_clk                                                                                                        | soclinux_ethmac_read                                                                                                                                                                              |                                                                                                                                                                                |               14 |             34 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_fullmemorywe_state_reg[1]_0                                                          |                                                                                                                                                                                |                9 |             34 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_fullmemorywe_state_reg[1]                                                            |                                                                                                                                                                                |                9 |             34 |
|  eth_tx_clk                                                                                                     |                                                                                                                                                                                                   |                                                                                                                                                                                |               12 |             34 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_bmb_arbiter/memory_arbiter/peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg |               16 |             34 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | p_133_in                                                                                                                                                                       |               10 |             36 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/when_DataCache_l824                                                                |                                                                                                                                                                                |               17 |             37 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_adr_wishbone2csr_next_value_ce1                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/FSM_onehot_soclinux_wishbone2csr_state_reg[1]                              |               10 |             38 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/when_DataCache_l824                                                                |                                                                                                                                                                                |               14 |             38 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/rempty_reg_1                                                                                                      |                                                                                                                                                                                |               10 |             40 |
|  snn_clk_clk                                                                                                    | SNN_3x2/RANCNetworkGrid_3x2_ins/load_neuron_inst_fifo/async_fifo_ins/rptr_empty/rempty_reg_0                                                                                                      |                                                                                                                                                                                |               10 |             40 |
|  sys_clk                                                                                                        | SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[7]_0                                                                                                                                    |                                                                                                                                                                                |               10 |             40 |
|  sys_clk                                                                                                        | SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[6]_0                                                                                                                                    |                                                                                                                                                                                |               10 |             40 |
|  sys_clk                                                                                                        | SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wfull_reg_0                                                                                                                                      |                                                                                                                                                                                |               10 |             40 |
|  sys_clk                                                                                                        | SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wfull_reg_1                                                                                                                                      |                                                                                                                                                                                |               10 |             40 |
|  eth_rx_clk                                                                                                     |                                                                                                                                                                                                   |                                                                                                                                                                                |               16 |             41 |
|  sys_clk                                                                                                        | mem_1_reg_0_63_0_2_i_4_n_0                                                                                                                                                                        |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                          |                                                                                                                                                                                |               13 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_192_255_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_320_383_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_256_319_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                     |                                                                                                                                                                                |               15 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                     |                                                                                                                                                                                |               14 |             44 |
|  sys_clk                                                                                                        | mem_1_reg_320_383_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1__0_n_0                                       |                                                                                                                                                                                |               16 |             44 |
|  sys_clk                                                                                                        | mem_1_reg_256_319_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_1_reg_64_127_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_1_reg_128_191_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_1_reg_192_255_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1__0_n_0                                       |                                                                                                                                                                                |               13 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1_n_0                                          |                                                                                                                                                                                |               13 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                     |                                                                                                                                                                                |               19 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                     |                                                                                                                                                                                |               19 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_0_63_0_2_i_4_n_0                                                                                                                                                                        |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_64_127_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | mem_2_reg_128_191_0_2_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                |               11 |             44 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1__0_n_0                                       |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1__0_n_0                                       |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                     |                                                                                                                                                                                |               25 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                     |                                                                                                                                                                                |               23 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                     |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                     |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1_n_0                                          |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                          |                                                                                                                                                                                |               22 |             46 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_sources_0_valid                                                                     |                                                                                                                                                                                |               15 |             51 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_sources_1_valid                                                                     |                                                                                                                                                                                |               13 |             51 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8_1                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_2                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/_zz_cores_1_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                       |                                                                                                                                                                                |               23 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_7                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[7]_2                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[7]_0                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_3                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[6]_0                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[4]_0                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_0                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_6                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | sdcore_crc16_inserter_crc3_reg0                                                                                                                                                |               20 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/_zz_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                       |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[6]_2                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_1                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_mask_reg[4]_2                                                     |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_4                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_socbushandler_count_reg_rep__8                                                       |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[11]_5                                                 |                                                                                                                                                                                |               16 |             64 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                                   |                                                                                                                                                                                |               26 |             65 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2_io_mem_cmd_ready                                                                   |                                                                                                                                                                                |               25 |             66 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                        |                                                                                                                                                                                |               12 |             96 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_0_5_i_1_n_0                                              |                                                                                                                                                                                |               12 |             96 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                        |                                                                                                                                                                                |               12 |             96 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/E[0]                                                                                   |                                                                                                                                                                                |               29 |             99 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/rsp_s2mPipe_rValid_reg[0]                                                              |                                                                                                                                                                                |               32 |            100 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_invalidationMonitor_logic/_zz_dBusNonCoherent_bmb_rsp_valid_1_reg                                                |                                                                                                                                                                                |               31 |            100 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/rsp_ready                                                                                     |                                                                                                                                                                                |               38 |            100 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusNonCoherent_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                 |                                                                                                                                                                                |               27 |            105 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                     |                                                                                                                                                                                |               44 |            107 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_bmb_arbiter/memory_arbiter/E[0]                                                                     |                                                                                                                                                                                |               27 |            114 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_arbiter/memory_arbiter/E[0]                                                                         |                                                                                                                                                                                |               20 |            116 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready                                                                      |                                                                                                                                                                                |               22 |            116 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready                                                                      |                                                                                                                                                                                |               22 |            116 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_arbiter/memory_arbiter/dBusCoherent_bmb_cmd_rValid_reg[0]                                           |                                                                                                                                                                                |               23 |            116 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/smp_exclusiveMonitor_logic/logic_cmdArbiter/E[0]                                                                     |                                                                                                                                                                                |               30 |            118 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_cmd_ready                                                                                           |                                                                                                                                                                                |               29 |            118 |
|  sys_clk                                                                                                        | sdcore_cmd_response_status_sdcore_fsm_next_value_ce8                                                                                                                                              | sys_rst                                                                                                                                                                        |               30 |            128 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready                  |                                                                                                                                                                                |               44 |            134 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready                  |                                                                                                                                                                                |               45 |            134 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/E[0]                                                                                          |                                                                                                                                                                                |               47 |            141 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/memory_MulDivIterativePlugin_div_done_reg                              |                                                                                                                                                                                |               83 |            198 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                      |                                                                                                                                                                                |               76 |            198 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/stageB_request_isAmo_reg_0                                             |                                                                                                                                                                                |               92 |            225 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/E[0]                                                                               |                                                                                                                                                                                |               81 |            225 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              |                                                                                                                                                                                |               88 |            227 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l922_1                                                              |                                                                                                                                                                                |               98 |            228 |
|  SNN_3x2/packet_loader/spike_winc_next                                                                          |                                                                                                                                                                                                   |                                                                                                                                                                                |               87 |            250 |
|  sys_clk                                                                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                     |                                                                                                                                                                                |              126 |            280 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_loader/p_0_in                                                                                                                                                                      |                                                                                                                                                                                |               42 |            336 |
| ~snn_clk_clk                                                                                                    |                                                                                                                                                                                                   | sys_rst                                                                                                                                                                        |              173 |            344 |
|  RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/csram_wen                                         |                                                                                                                                                                                                   |                                                                                                                                                                                |              154 |            368 |
|  RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/csram_wen                                         |                                                                                                                                                                                                   |                                                                                                                                                                                |              129 |            368 |
|  RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/csram_wen                                         |                                                                                                                                                                                                   |                                                                                                                                                                                |              141 |            368 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/dest_ptr_reg[2]_0[0]                                                                                                                                                  | sys_rst                                                                                                                                                                        |              110 |            368 |
|  RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/csram_wen                                         |                                                                                                                                                                                                   |                                                                                                                                                                                |              158 |            368 |
|  RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/csram_wen                                         |                                                                                                                                                                                                   |                                                                                                                                                                                |              158 |            368 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/FDPE_1[0]                                                                                                                                                             |                                                                                                                                                                                |              137 |            376 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/FDPE_1_3[0]                                                                                                                                                           |                                                                                                                                                                                |              111 |            376 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/FDPE_1_0[0]                                                                                                                                                           |                                                                                                                                                                                |              117 |            376 |
|  snn_clk_clk                                                                                                    | SNN_3x2/next_core_sync_inst/FDPE_1_1[0]                                                                                                                                                           |                                                                                                                                                                                |              108 |            376 |
|  sys_clk                                                                                                        | SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/wptr_full/p_0_in                                                                                                                        |                                                                                                                                                                                |               62 |            496 |
|  snn_clk_clk                                                                                                    | SNN_3x2/packet_loader/E[0]                                                                                                                                                                        |                                                                                                                                                                                |               99 |            500 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/systemCd_logic_outputReset                                                                        |              181 |            506 |
|  sys_clk                                                                                                        | soclinux_sdram_phaseinjector0_rddata_status[127]_i_1_n_0                                                                                                                                          | sys_rst                                                                                                                                                                        |              166 |            512 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   | sys_rst                                                                                                                                                                        |              333 |            898 |
|  sys_clk                                                                                                        |                                                                                                                                                                                                   |                                                                                                                                                                                |             1167 |           3256 |
|  snn_clk_clk                                                                                                    |                                                                                                                                                                                                   | sys_rst                                                                                                                                                                        |             6819 |          20988 |
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


