/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [2:0] _02_;
  wire [14:0] _03_;
  reg [5:0] _04_;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_84z;
  wire celloutsig_0_96z;
  wire [6:0] celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~celloutsig_0_28z;
  assign celloutsig_0_5z = ~celloutsig_0_21z;
  assign celloutsig_0_27z = ~celloutsig_0_13z[5];
  assign celloutsig_1_1z = ~celloutsig_1_0z[19];
  assign celloutsig_0_11z = ~celloutsig_0_10z[6];
  assign celloutsig_0_15z = ~celloutsig_0_14z[9];
  assign celloutsig_0_1z = ~_00_;
  assign celloutsig_0_7z = ~(celloutsig_0_3z[8] ^ in_data[78]);
  assign celloutsig_0_96z = ~(celloutsig_0_40z[5] ^ celloutsig_0_32z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z[5] ^ in_data[80]);
  assign celloutsig_0_24z = ~(in_data[7] ^ celloutsig_0_3z[4]);
  assign celloutsig_0_33z = ~(celloutsig_0_10z[0] ^ celloutsig_0_27z);
  reg [14:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 15'h0000;
    else _17_ <= in_data[20:6];
  assign { _00_, _03_[13:3], celloutsig_0_21z, _03_[1:0] } = _17_;
  reg [5:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 6'h00;
    else _18_ <= { celloutsig_0_2z[3:2], celloutsig_0_2z };
  assign _01_[5:0] = _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_51z, celloutsig_0_1z, celloutsig_0_51z };
  reg [18:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 19'h00000;
    else _20_ <= celloutsig_1_0z[18:0];
  assign out_data[146:128] = _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_3z = ~ _03_[12:4];
  assign celloutsig_0_40z = ~ { celloutsig_0_13z[7:4], celloutsig_0_2z };
  assign celloutsig_0_77z = ~ celloutsig_0_3z[5:0];
  assign celloutsig_0_6z = ~ in_data[58:54];
  assign celloutsig_0_84z = ~ { _04_[3], celloutsig_0_59z, celloutsig_0_27z };
  assign celloutsig_0_97z = ~ { celloutsig_0_77z[1], celloutsig_0_84z, _02_ };
  assign celloutsig_1_0z = ~ in_data[159:138];
  assign celloutsig_1_2z = ~ celloutsig_1_0z[18:9];
  assign celloutsig_1_9z = ~ { celloutsig_1_2z[6:1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_13z = ~ { _00_, _03_[13:5] };
  assign celloutsig_0_14z = ~ in_data[92:81];
  assign celloutsig_0_25z = ~ celloutsig_0_10z[11:8];
  assign celloutsig_0_2z = ~ in_data[69:66];
  assign celloutsig_0_59z = ~^ { celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_16z };
  assign celloutsig_1_3z = ~^ celloutsig_1_0z[15:11];
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z[8:7], celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_0z[11:6], celloutsig_1_9z };
  assign celloutsig_0_9z = ~^ { in_data[22:14], _01_[5:0] };
  assign celloutsig_0_16z = ~^ in_data[55:33];
  assign celloutsig_0_26z = ~^ { celloutsig_0_3z[2:0], celloutsig_0_12z[14:5], celloutsig_0_12z[10:6], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_10z[8:4], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_0_32z = ~^ in_data[15:3];
  assign celloutsig_0_36z = ~^ { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_10z[11:3], celloutsig_0_10z[3], celloutsig_0_10z[4], celloutsig_0_10z[0], celloutsig_0_9z, celloutsig_0_25z };
  assign { celloutsig_0_10z[4], celloutsig_0_10z[0], celloutsig_0_10z[3], celloutsig_0_10z[11:5] } = ~ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, _03_[7:3], celloutsig_0_21z, _03_[1] };
  assign { celloutsig_0_12z[5], celloutsig_0_12z[10:6], celloutsig_0_12z[14:11] } = ~ { celloutsig_0_11z, celloutsig_0_6z, in_data[61:58] };
  assign { _03_[14], _03_[2] } = { _00_, celloutsig_0_21z };
  assign celloutsig_0_10z[2:1] = { celloutsig_0_10z[3], celloutsig_0_10z[4] };
  assign celloutsig_0_12z[4:0] = celloutsig_0_12z[10:6];
  assign { out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
