{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731092437345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731092437345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 02:00:35 2024 " "Processing started: Sat Nov 09 02:00:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731092437345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731092437345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731092437345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731092440388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv 3 1 " "Found 3 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opcode_type (SystemVerilog) " "Found design unit 2: opcode_type (SystemVerilog)" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440551 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/immgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731092440588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731092440588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731092440675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctr_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctr_unit\"" {  } { { "../src/singlecycle.sv" "ctr_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731092440739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pr_cnt " "Elaborating entity \"pc\" for hierarchy \"pc:pr_cnt\"" {  } { { "../src/singlecycle.sv" "pr_cnt" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731092440750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "../src/singlecycle.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731092440761 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "184 0 2047 inst_mem.sv(14) " "Verilog HDL warning at inst_mem.sv(14): number of words (184) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1731092440773 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_mem.sv(11) " "Net \"imem.data_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731092441392 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_mem.sv(11) " "Net \"imem.waddr_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731092441392 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_mem.sv(11) " "Net \"imem.we_a\" at inst_mem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731092441392 "|singlecycle|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_files " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_files\"" {  } { { "../src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731092441400 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "0 1 31 0 register_array regfile.sv(22) " "Verilog HDL error at regfile.sv(22): index 0 cannot fall outside the declared range \[1:31\] for dimension 0 of array \"register_array\"" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 22 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Quartus II" 0 -1 1731092441402 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "regfile:reg_files " "Can't elaborate user hierarchy \"regfile:reg_files\"" {  } { { "../src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 83 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731092441403 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731092442258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 09 02:00:42 2024 " "Processing ended: Sat Nov 09 02:00:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731092442258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731092442258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731092442258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731092442258 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731092442861 ""}
