

================================================================
== Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_b_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %inStream_b_V_id_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_b_V_last_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %inStream_b_V_user_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_strb_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_keep_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 15 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fold_input_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_input_ch"   --->   Operation 16 'read' 'fold_input_ch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %rhs_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_1 = load i4 %rhs_V"   --->   Operation 19 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp_eq  i4 %i_V_1, i4 %fold_input_ch_read" [src/yolo_acc.cpp:25]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%i_V = add i4 %i_V_1, i4 1"   --->   Operation 21 'add' 'i_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.split, void %VITIS_LOOP_42_2.loopexit.exitStub" [src/yolo_acc.cpp:25]   --->   Operation 22 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_acc.cpp:28]   --->   Operation 23 'specpipeline' 'specpipeline_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/yolo_acc.cpp:27]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/yolo_acc.cpp:25]   --->   Operation 25 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %bias_en_read, void %for.inc, void %if.then" [src/yolo_acc.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i4 %i_V_1"   --->   Operation 27 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln25 = store i4 %i_V, i4 %rhs_V" [src/yolo_acc.cpp:25]   --->   Operation 28 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [src/yolo_acc.cpp:25]   --->   Operation 29 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 30 'read' 'empty' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i94 %empty"   --->   Operation 31 'extractvalue' 'p_0' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V = trunc i64 %p_0"   --->   Operation 32 'trunc' 'tmp_data_sub_data_0_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 16, i32 31"   --->   Operation 33 'partselect' 'tmp_data_sub_data_1_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 32, i32 47"   --->   Operation 34 'partselect' 'tmp_data_sub_data_2_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 48, i32 63"   --->   Operation 35 'partselect' 'tmp_data_sub_data_3_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1494, i2 0"   --->   Operation 36 'bitconcatenate' 'ret_V_9' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %ret_V_9"   --->   Operation 37 'zext' 'zext_ln541' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541" [src/yolo_acc.cpp:33]   --->   Operation 38 'getelementptr' 'kernel_bias_fp_V_addr' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln33 = store i16 %tmp_data_sub_data_0_V, i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:33]   --->   Operation 39 'store' 'store_ln33' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_V = or i5 %ret_V_9, i5 1"   --->   Operation 40 'or' 'ret_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %ret_V"   --->   Operation 41 'zext' 'zext_ln541_1' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_1 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_1" [src/yolo_acc.cpp:34]   --->   Operation 42 'getelementptr' 'kernel_bias_fp_V_addr_1' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln34 = store i16 %tmp_data_sub_data_1_V, i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V_7 = or i5 %ret_V_9, i5 2"   --->   Operation 44 'or' 'ret_V_7' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %ret_V_7"   --->   Operation 45 'zext' 'zext_ln541_2' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_2 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_2" [src/yolo_acc.cpp:35]   --->   Operation 46 'getelementptr' 'kernel_bias_fp_V_addr_2' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln35 = store i16 %tmp_data_sub_data_2_V, i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = (bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_8 = or i5 %ret_V_9, i5 3"   --->   Operation 48 'or' 'ret_V_8' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i5 %ret_V_8"   --->   Operation 49 'zext' 'zext_ln541_3' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_3 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_3" [src/yolo_acc.cpp:36]   --->   Operation 50 'getelementptr' 'kernel_bias_fp_V_addr_3' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln36 = store i16 %tmp_data_sub_data_3_V, i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:36]   --->   Operation 51 'store' 'store_ln36' <Predicate = (bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [src/yolo_acc.cpp:37]   --->   Operation 52 'br' 'br_ln37' <Predicate = (bias_en_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('rhs.V') [11]  (0 ns)
	'load' operation ('i.V') on local variable 'rhs.V' [25]  (0 ns)
	'add' operation ('i.V') [27]  (1.74 ns)
	'store' operation ('store_ln25', src/yolo_acc.cpp:25) of variable 'i.V' on local variable 'rhs.V' [60]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	axis read operation ('empty') on port 'inStream_b_V_data_V' [35]  (0 ns)
	'store' operation ('store_ln33', src/yolo_acc.cpp:33) of variable 'tmp.data.sub_data_0.V' on array 'kernel_bias_fp_V' [45]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'or' operation ('ret.V') [50]  (0 ns)
	'getelementptr' operation ('kernel_bias_fp_V_addr_2', src/yolo_acc.cpp:35) [52]  (0 ns)
	'store' operation ('store_ln35', src/yolo_acc.cpp:35) of variable 'tmp.data.sub_data_2.V' on array 'kernel_bias_fp_V' [53]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
