

================================================================
== Vivado HLS Report for 'A_IO_L2_in_tail'
================================================================
* Date:           Sun Mar 22 14:27:04 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.463 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|      120| 0.315 us | 0.600 us |   63|  120|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_tra_fu_117  |A_IO_L2_in_intra_tra  |        1|       10|  5.000 ns | 50.000 ns |    1|   10|   none  |
        |grp_A_IO_L2_in_inter_tra_fu_125  |A_IO_L2_in_inter_tra  |        4|        4| 20.000 ns | 20.000 ns |    4|    4|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       60|      108|  30 ~ 54 |          -|          -|     2|    no    |
        | + Loop 1.1      |       28|       52|  14 ~ 26 |          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       12|       24|  6 ~ 12  |          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%intra_trans_en_0 = alloca i1"   --->   Operation 7 'alloca' 'intra_trans_en_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.59ns)   --->   "%local_A_ping_0_V = alloca [2 x i128], align 8" [src/kernel_xilinx.cpp:171]   --->   Operation 10 'alloca' 'local_A_ping_0_V' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%local_A_pong_0_V = alloca [2 x i128], align 8" [src/kernel_xilinx.cpp:172]   --->   Operation 11 'alloca' 'local_A_pong_0_V' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i1 false, i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:181]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.preheader12" [src/kernel_xilinx.cpp:181]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c0_prev = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %c0, %.preheader12.loopexit ]"   --->   Operation 14 'phi' 'c0_prev' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%icmp_ln181 = icmp eq i2 %c0_prev, -2" [src/kernel_xilinx.cpp:181]   --->   Operation 15 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.23ns)   --->   "%c0 = add i2 %c0_prev, 1" [src/kernel_xilinx.cpp:181]   --->   Operation 17 'add' 'c0' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %4, label %.preheader11.preheader" [src/kernel_xilinx.cpp:181]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader11" [src/kernel_xilinx.cpp:182]   --->   Operation 19 'br' <Predicate = (!icmp_ln181)> <Delay = 0.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%intra_trans_en_0_loa_3 = load i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:207]   --->   Operation 20 'load' 'intra_trans_en_0_loa_3' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa_3)" [src/kernel_xilinx.cpp:207]   --->   Operation 21 'call' <Predicate = (icmp_ln181)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%c1_prev = phi i2 [ %c1, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]"   --->   Operation 22 'phi' 'c1_prev' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln182 = icmp eq i2 %c1_prev, -2" [src/kernel_xilinx.cpp:182]   --->   Operation 23 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 24 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.23ns)   --->   "%c1 = add i2 %c1_prev, 1" [src/kernel_xilinx.cpp:182]   --->   Operation 25 'add' 'c1' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.preheader12.loopexit, label %.preheader.preheader" [src/kernel_xilinx.cpp:182]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:183]   --->   Operation 27 'br' <Predicate = (!icmp_ln182)> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 28 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.61>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%arb_2 = phi i1 [ %xor_ln199, %3 ], [ false, %.preheader.preheader ]" [src/kernel_xilinx.cpp:199]   --->   Operation 29 'phi' 'arb_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%c2_prev = phi i2 [ %c2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'c2_prev' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.34ns)   --->   "%icmp_ln183 = icmp eq i2 %c2_prev, -2" [src/kernel_xilinx.cpp:183]   --->   Operation 31 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.23ns)   --->   "%c2 = add i2 %c2_prev, 1" [src/kernel_xilinx.cpp:183]   --->   Operation 33 'add' 'c2' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %.preheader11.loopexit, label %0" [src/kernel_xilinx.cpp:183]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%intra_trans_en_0_loa = load i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:196]   --->   Operation 35 'load' 'intra_trans_en_0_loa' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %arb_2, label %2, label %1" [src/kernel_xilinx.cpp:191]   --->   Operation 36 'br' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.60ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra([2 x i128]* %local_A_pong_0_V, i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:192]   --->   Operation 37 'call' <Predicate = (!icmp_ln183 & !arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:193]   --->   Operation 38 'call' <Predicate = (!icmp_ln183 & !arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [2/2] (0.60ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra([2 x i128]* %local_A_ping_0_V, i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:195]   --->   Operation 39 'call' <Predicate = (!icmp_ln183 & arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [2/2] (0.61ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_pong_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:196]   --->   Operation 40 'call' <Predicate = (!icmp_ln183 & arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader11"   --->   Operation 41 'br' <Predicate = (icmp_ln183)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra([2 x i128]* %local_A_pong_0_V, i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:192]   --->   Operation 42 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:193]   --->   Operation 43 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %3" [src/kernel_xilinx.cpp:194]   --->   Operation 44 'br' <Predicate = (!arb_2)> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_tra([2 x i128]* %local_A_ping_0_V, i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:195]   --->   Operation 45 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_pong_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa)" [src/kernel_xilinx.cpp:196]   --->   Operation 46 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 47 'br' <Predicate = (arb_2)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.12ns)   --->   "%xor_ln199 = xor i1 %arb_2, true" [src/kernel_xilinx.cpp:199]   --->   Operation 48 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.60ns)   --->   "store i1 true, i1* %intra_trans_en_0" [src/kernel_xilinx.cpp:183]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:183]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_tra([2 x i128]* %local_A_ping_0_V, i64* %fifo_A_local_out_V_V, i1 zeroext %intra_trans_en_0_loa_3)" [src/kernel_xilinx.cpp:207]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:212]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
intra_trans_en_0       (alloca           ) [ 0111110]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
local_A_ping_0_V       (alloca           ) [ 0011111]
local_A_pong_0_V       (alloca           ) [ 0011110]
store_ln181            (store            ) [ 0000000]
br_ln181               (br               ) [ 0111110]
c0_prev                (phi              ) [ 0010000]
icmp_ln181             (icmp             ) [ 0011110]
empty                  (speclooptripcount) [ 0000000]
c0                     (add              ) [ 0111110]
br_ln181               (br               ) [ 0000000]
br_ln182               (br               ) [ 0011110]
intra_trans_en_0_loa_3 (load             ) [ 0000001]
c1_prev                (phi              ) [ 0001000]
icmp_ln182             (icmp             ) [ 0011110]
empty_109              (speclooptripcount) [ 0000000]
c1                     (add              ) [ 0011110]
br_ln182               (br               ) [ 0000000]
br_ln183               (br               ) [ 0011110]
br_ln0                 (br               ) [ 0111110]
arb_2                  (phi              ) [ 0000110]
c2_prev                (phi              ) [ 0000100]
icmp_ln183             (icmp             ) [ 0011110]
empty_110              (speclooptripcount) [ 0000000]
c2                     (add              ) [ 0011110]
br_ln183               (br               ) [ 0000000]
intra_trans_en_0_loa   (load             ) [ 0000010]
br_ln191               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0011110]
call_ln192             (call             ) [ 0000000]
call_ln193             (call             ) [ 0000000]
br_ln194               (br               ) [ 0000000]
call_ln195             (call             ) [ 0000000]
call_ln196             (call             ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
xor_ln199              (xor              ) [ 0011110]
store_ln183            (store            ) [ 0000000]
br_ln183               (br               ) [ 0011110]
call_ln207             (call             ) [ 0000000]
ret_ln212              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_local_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_intra_tra"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_tra"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="intra_trans_en_0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="intra_trans_en_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="local_A_ping_0_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_0_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_A_pong_0_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_0_V/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="c0_prev_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="1"/>
<pin id="74" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c0_prev (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="c0_prev_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_prev/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="c1_prev_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="1"/>
<pin id="85" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c1_prev (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="c1_prev_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_prev/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="arb_2_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_2 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="arb_2_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_2/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="c2_prev_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c2_prev (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="c2_prev_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_prev/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_A_IO_L2_in_intra_tra_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="64" slack="0"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln207/2 call_ln193/4 call_ln196/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_A_IO_L2_in_inter_tra_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="128" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln192/4 call_ln195/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="intra_trans_en_0_loa_3/2 intra_trans_en_0_loa/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln181_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln181_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="c0_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln182_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="c1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln183_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln199_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln199/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln183_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="4"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="intra_trans_en_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="intra_trans_en_0 "/>
</bind>
</comp>

<comp id="198" class="1005" name="c0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c0 "/>
</bind>
</comp>

<comp id="203" class="1005" name="intra_trans_en_0_loa_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_0_loa_3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="c1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="intra_trans_en_0_loa_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_0_loa "/>
</bind>
</comp>

<comp id="229" class="1005" name="xor_ln199_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln199 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="76" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="76" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="87" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="87" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="110" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="110" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="94" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="60" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="201"><net_src comp="147" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="206"><net_src comp="132" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="214"><net_src comp="159" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="222"><net_src comp="171" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="227"><net_src comp="132" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="232"><net_src comp="177" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_local_out_V_V | {2 4 5 6 }
 - Input state : 
	Port: A_IO_L2_in_tail : fifo_A_in_V_V | {4 5 }
  - Chain level:
	State 1
		store_ln181 : 1
	State 2
		icmp_ln181 : 1
		c0 : 1
		br_ln181 : 2
		call_ln207 : 1
	State 3
		icmp_ln182 : 1
		c1 : 1
		br_ln182 : 2
	State 4
		icmp_ln183 : 1
		c2 : 1
		br_ln183 : 2
		br_ln191 : 1
		call_ln193 : 1
		call_ln196 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_A_IO_L2_in_intra_tra_fu_117 |  0.603  |    28   |   130   |
|          | grp_A_IO_L2_in_inter_tra_fu_125 |  0.603  |    5    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln181_fu_141        |    0    |    0    |    8    |
|   icmp   |        icmp_ln182_fu_153        |    0    |    0    |    8    |
|          |        icmp_ln183_fu_165        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |            c0_fu_147            |    0    |    0    |    3    |
|    add   |            c1_fu_159            |    0    |    0    |    3    |
|          |            c2_fu_171            |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln199_fu_177        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  1.206  |    33   |   185   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|local_A_ping_0_V|    0   |   256  |    4   |    0   |
|local_A_pong_0_V|    0   |   256  |    4   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   512  |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         arb_2_reg_94         |    1   |
|        c0_prev_reg_72        |    2   |
|          c0_reg_198          |    2   |
|        c1_prev_reg_83        |    2   |
|          c1_reg_211          |    2   |
|        c2_prev_reg_106       |    2   |
|          c2_reg_219          |    2   |
|intra_trans_en_0_loa_3_reg_203|    1   |
| intra_trans_en_0_loa_reg_224 |    1   |
|   intra_trans_en_0_reg_188   |    1   |
|       xor_ln199_reg_229      |    1   |
+------------------------------+--------+
|             Total            |   17   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|           arb_2_reg_94          |  p0  |   2  |   1  |    2   ||    9    |
| grp_A_IO_L2_in_intra_tra_fu_117 |  p3  |   3  |   1  |    3   ||    15   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |    5   || 1.22025 ||    24   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   33   |   185  |    -   |
|   Memory  |    0   |    -   |   512  |    8   |    0   |
|Multiplexer|    -   |    1   |    -   |   24   |    -   |
|  Register |    -   |    -   |   17   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   562  |   217  |    0   |
+-----------+--------+--------+--------+--------+--------+
