{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcvu9p-flgb2104-2-i",
      "name": "emu",
      "pfm_name": "xilinx:aws-vu9p-f1:shell-v04261818:201920.1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "static_region": {
        "clk_reset_wizard": {
          "ddr0_ui_clk": "",
          "kernel2_clk": "",
          "kernel_clk": ""
        },
        "connect_to_es": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "connect_to_es_cu": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_pc": ""
          },
          "s02_couplers": {
            "auto_pc": ""
          },
          "s03_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "s00_mmu": "",
          "s01_mmu": "",
          "s02_mmu": "",
          "s03_mmu": ""
        },
        "dma_pcie_clk": "",
        "embedded_schedular": {
          "CuDmaController_0": "",
          "axi_intc_0": "",
          "cuisr_0": "",
          "embedded_scheduler_hw_0": "",
          "sim_embedded_scheduler_sw_0": "",
          "xlconcat_0": "",
          "xlconstant_0": ""
        },
        "psr_dma_pcie_aclk": "",
        "sim_ddr_1": "",
        "icn_pass_0": "",
        "sim_xdma_0": "",
        "sim_copy_kernel_0": "",
        "sim_copy_kernel_1": "",
        "sim_copy_kernel_2": "",
        "sim_copy_kernel_3": ""
      },
      "dynamic_region": ""
    },
    "components": {
      "static_region": {
        "interface_ports": {
          "C0_DDR_SAXI_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "userpf_control_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "ddr_default_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "ddr_default_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "irq_cu": {
            "type": "intr",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_reset_wizard": {
            "ports": {
              "clkwiz_kernel2_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel_rst": {
                "type": "rst",
                "direction": "O"
              },
              "ddr_default_clk": {
                "type": "clk",
                "direction": "O"
              },
              "ddr_default_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel2_clk": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "ddr0_ui_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_ddr0_ui_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300120048"
                  }
                }
              },
              "kernel2_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel2_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "500000000"
                  }
                }
              },
              "kernel_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300000000"
                  }
                }
              }
            },
            "nets": {
              "ddr0_ui_clk_clk": {
                "ports": [
                  "ddr0_ui_clk/clk",
                  "ddr_default_clk"
                ]
              },
              "ddr0_ui_clk_sync_rst": {
                "ports": [
                  "ddr0_ui_clk/sync_rst",
                  "ddr_default_rst"
                ]
              },
              "kernel2_clk_sync_rst": {
                "ports": [
                  "kernel2_clk/sync_rst",
                  "clkwiz_kernel2_rst"
                ]
              },
              "kernel_clk_sync_rst": {
                "ports": [
                  "kernel_clk/sync_rst",
                  "clkwiz_kernel_rst"
                ]
              },
              "kernel_clk_clk": {
                "ports": [
                  "kernel_clk/clk",
                  "clkwiz_kernel_clk"
                ]
              },
              "kernel2_clk_clk": {
                "ports": [
                  "kernel2_clk/clk",
                  "clkwiz_kernel2_clk"
                ]
              }
            }
          },
          "connect_to_es": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "connect_to_es_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "connect_to_es_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "connect_to_es_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "connect_to_es_cu": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_cu_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "6"
                  },
                  "NUM_SI": {
                    "value": "4"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s00_mmu_0"
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s01_mmu_0"
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s02_mmu_0"
              },
              "s03_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s03_mmu_0"
              }
            },
            "interface_nets": {
              "S01_AXI_1": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_mmu/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m02_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_mmu/S_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_mmu/S_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_mmu/S_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "s00_mmu_M_AXI": {
                "interface_ports": [
                  "s00_mmu/M_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m04_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m05_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s03_mmu_M_AXI": {
                "interface_ports": [
                  "s03_mmu/M_AXI",
                  "s03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_cu_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s03_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "s00_mmu/aclk",
                  "s01_mmu/aclk",
                  "s02_mmu/aclk",
                  "s03_mmu/aclk"
                ]
              },
              "connect_to_es_cu_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s03_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "s00_mmu/aresetn",
                  "s01_mmu/aresetn",
                  "s02_mmu/aresetn",
                  "s03_mmu/aresetn"
                ]
              }
            }
          },
          "dma_pcie_clk": {
            "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
            "xci_name": "emu_dma_pcie_clk_0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000.0"
              }
            }
          },
          "embedded_schedular": {
            "interface_ports": {
              "MAXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SAXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "host": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CQDma": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CUDma_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_a": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "irq_cu": {
                "type": "intr",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "in2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "CuDmaController_0": {
                "vlnv": "xilinx.com:ip:shell_utils_cudma_controller:1.0",
                "xci_name": "emu_CuDmaController_0_0"
              },
              "axi_intc_0": {
                "vlnv": "xilinx.com:ip:axi_intc:4.1",
                "xci_name": "emu_axi_intc_0_0",
                "parameters": {
                  "C_HAS_FAST": {
                    "value": "0"
                  },
                  "C_IRQ_ACTIVE": {
                    "value": "1"
                  },
                  "C_IRQ_IS_LEVEL": {
                    "value": "1"
                  },
                  "C_KIND_OF_INTR": {
                    "value": "0xFFFFFFFC"
                  },
                  "C_KIND_OF_LVL": {
                    "value": "0xFFFFFFFF"
                  }
                }
              },
              "cuisr_0": {
                "vlnv": "xilinx.com:ip:shell_utils_cuisr:1.0",
                "xci_name": "emu_cuisr_0_0"
              },
              "embedded_scheduler_hw_0": {
                "vlnv": "xilinx.com:ip:shell_utils_embedded_scheduler_hw:1.0",
                "xci_name": "emu_embedded_scheduler_hw_0_0"
              },
              "sim_embedded_scheduler_sw_0": {
                "vlnv": "xilinx.com:xilinx:sim_embedded_scheduler_sw:2.1",
                "xci_name": "emu_sim_embedded_scheduler_sw_0_0"
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "emu_xlconcat_0_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "emu_xlconstant_0_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "s_axi_0",
                  "axi_intc_0/s_axi"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "m_axi_CUDma_0",
                  "CuDmaController_0/m_axi_CUDma"
                ]
              },
              "cuisr_0_m_axi_a": {
                "interface_ports": [
                  "m_axi_a",
                  "cuisr_0/m_axi_a"
                ]
              },
              "SAXI_1": {
                "interface_ports": [
                  "SAXI",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "m_axi_CQDma",
                  "CuDmaController_0/m_axi_CQDma"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "host",
                  "embedded_scheduler_hw_0/host"
                ]
              },
              "sim_embedded_scheduler_sw_0_maxi_lite_mb": {
                "interface_ports": [
                  "MAXI",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb"
                ]
              }
            },
            "nets": {
              "CuDmaController_0_ap_done": {
                "ports": [
                  "CuDmaController_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cudma"
                ]
              },
              "axi_intc_0_irq": {
                "ports": [
                  "axi_intc_0/irq",
                  "sim_embedded_scheduler_sw_0/irq"
                ]
              },
              "cuisr_0_ap_done": {
                "ports": [
                  "cuisr_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cuisr"
                ]
              },
              "dma_pcie_aclk_clk": {
                "ports": [
                  "clk",
                  "CuDmaController_0/ap_clk",
                  "axi_intc_0/s_axi_aclk",
                  "cuisr_0/ap_clk",
                  "embedded_scheduler_hw_0/clk",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aclk",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aclk"
                ]
              },
              "dma_pcie_aclk_sync_rst": {
                "ports": [
                  "reset_n",
                  "CuDmaController_0/ap_rst_n",
                  "axi_intc_0/s_axi_aresetn",
                  "cuisr_0/ap_rst_n",
                  "embedded_scheduler_hw_0/reset_n",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aresetn",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aresetn"
                ]
              },
              "embedded_scheduler_hw_0_CqBaseAddress": {
                "ports": [
                  "embedded_scheduler_hw_0/CqBaseAddress",
                  "CuDmaController_0/CqBaseAddress"
                ]
              },
              "embedded_scheduler_hw_0_CuDmaQueue_reg": {
                "ports": [
                  "embedded_scheduler_hw_0/CuDmaQueue_reg",
                  "CuDmaController_0/CuDmaQueue"
                ]
              },
              "embedded_scheduler_hw_0_NoofSlots": {
                "ports": [
                  "embedded_scheduler_hw_0/NoofSlots",
                  "CuDmaController_0/NoOfSlots"
                ]
              },
              "embedded_scheduler_hw_0_SlotSize": {
                "ports": [
                  "embedded_scheduler_hw_0/SlotSize",
                  "CuDmaController_0/SlotSize"
                ]
              },
              "embedded_scheduler_hw_0_ap_offset_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/Offset",
                  "cuisr_0/Offset"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cudma": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cudma",
                  "CuDmaController_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cuisr",
                  "cuisr_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_irq_cu_completion": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_cu_completion",
                  "xlconcat_0/In1"
                ]
              },
              "embedded_scheduler_hw_0_irq_slotavailable": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_slotavailable",
                  "xlconcat_0/In0"
                ]
              },
              "IN2_0": {
                "ports": [
                  "in2",
                  "xlconcat_0/In2"
                ]
              },
              "irq_cu_1": {
                "ports": [
                  "irq_cu",
                  "embedded_scheduler_hw_0/irq_cu"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "axi_intc_0/intr"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "embedded_scheduler_hw_0/irq_ack"
                ]
              }
            }
          },
          "psr_dma_pcie_aclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_dma_pcie_aclk_0"
          },
          "sim_ddr_1": {
            "vlnv": "xilinx.com:user:sim_ddr:3.0",
            "xci_name": "emu_sim_ddr_1_0",
            "parameters": {
              "C0_A00_BASE_ADDR": {
                "value": "0x0"
              },
              "C0_A00_HIGH_ADDR": {
                "value": "0x0000000400000000"
              },
              "C0_APP_ADDR_WIDTH": {
                "value": "31"
              },
              "C0_APP_DATA_WIDTH": {
                "value": "512"
              },
              "C0_BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0_BANK_WIDTH": {
                "value": "2"
              },
              "C0_COLUMN_WIDTH": {
                "value": "10"
              },
              "C0_DATA_WIDTH": {
                "value": "72"
              },
              "C0_DDR_SAXI_ADDR_WIDTH": {
                "value": "34"
              },
              "C0_DDR_SAXI_BASEADDR": {
                "value": "0x0000000000000000"
              },
              "C0_DDR_SAXI_DATA_WIDTH": {
                "value": "512"
              },
              "C0_DDR_SAXI_HIGHADDR": {
                "value": "0x0000000400000000"
              },
              "C0_MEMORY_PART": {
                "value": "MTA18ASF2G72PZ-2G3"
              },
              "C0_MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0_RANK_WIDTH": {
                "value": "1"
              },
              "C0_ROW_WIDTH": {
                "value": "17"
              },
              "C0_SIZE": {
                "value": "16GB"
              },
              "C0_TIMEPERIOD_PS": {
                "value": "833"
              },
              "C0_TYPE": {
                "value": "ddr4"
              },
              "C0_tCK": {
                "value": "833"
              },
              "C0_tCKE": {
                "value": "0"
              },
              "C0_tFAW": {
                "value": "16"
              },
              "C0_tMRD": {
                "value": "2"
              },
              "C0_tRAS": {
                "value": "39"
              },
              "C0_tRCD": {
                "value": "17"
              },
              "C0_tREFI": {
                "value": "9363"
              },
              "C0_tRFC": {
                "value": "421"
              },
              "C0_tRP": {
                "value": "17"
              },
              "C0_tRRD_L": {
                "value": "6"
              },
              "C0_tRRD_S": {
                "value": "4"
              },
              "C0_tRTP": {
                "value": "10"
              },
              "C0_tWR": {
                "value": "19"
              },
              "C0_tWTR_L": {
                "value": "10"
              },
              "C0_tWTR_S": {
                "value": "4"
              },
              "C_NUMBER_OF_GLOBAL_MEMORIES": {
                "value": "1"
              }
            }
          },
          "icn_pass_0": {
            "vlnv": "xilinx.com:ip:xtlm_simple_interconnect:1.0",
            "xci_name": "emu_icn_pass_0_0",
            "parameters": {
              "C_M00_AXI_ADDR_WIDTH": {
                "value": "34"
              },
              "C_M00_AXI_DATA_WIDTH": {
                "value": "512"
              },
              "C_NUM_MI": {
                "value": "1"
              },
              "C_NUM_SI": {
                "value": "1"
              },
              "C_S00_AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "C_S00_AXI_DATA_WIDTH": {
                "value": "512"
              }
            }
          },
          "sim_xdma_0": {
            "vlnv": "xilinx.com:xilinx:sim_xdma:3.0",
            "xci_name": "emu_sim_xdma_0_0",
            "parameters": {
              "C_M_AXICTRL_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXICTRL_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXIMM_ARUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_AWUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_DATA_WIDTH": {
                "value": "32"
              }
            }
          },
          "sim_copy_kernel_0": {
            "vlnv": "xilinx.com:hls:sim_copy_kernel:1.0",
            "xci_name": "emu_sim_copy_kernel_0_0"
          },
          "sim_copy_kernel_1": {
            "vlnv": "xilinx.com:hls:sim_copy_kernel:1.0",
            "xci_name": "emu_sim_copy_kernel_1_0"
          },
          "sim_copy_kernel_2": {
            "vlnv": "xilinx.com:hls:sim_copy_kernel:1.0",
            "xci_name": "emu_sim_copy_kernel_2_0"
          },
          "sim_copy_kernel_3": {
            "vlnv": "xilinx.com:hls:sim_copy_kernel:1.0",
            "xci_name": "emu_sim_copy_kernel_3_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "C0_DDR_SAXI_0",
              "icn_pass_0/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "icn_pass_0/M00_AXI",
              "sim_ddr_1/C0_DDR_SAXI"
            ]
          },
          "connect_to_es_M02_AXI": {
            "interface_ports": [
              "connect_to_es/M02_AXI",
              "embedded_schedular/s_axi_0"
            ]
          },
          "data_M_AXI_0_1_conn": {
            "interface_ports": [
              "data_M_AXI_0",
              "sim_xdma_0/M_AXIMM"
            ]
          },
          "data_M_AXI_4_1_conn": {
            "interface_ports": [
              "data_M_AXI_4",
              "sim_copy_kernel_3/m_axi_gmem"
            ]
          },
          "connect_to_es_M00_AXI": {
            "interface_ports": [
              "connect_to_es/M00_AXI",
              "embedded_schedular/host"
            ]
          },
          "connect_to_es_cu_M05_AXI": {
            "interface_ports": [
              "sim_copy_kernel_3/s_axi_control",
              "connect_to_es_cu/M05_AXI"
            ]
          },
          "embedded_schedular_MAXI": {
            "interface_ports": [
              "connect_to_es_cu/S03_AXI",
              "embedded_schedular/MAXI"
            ]
          },
          "embedded_schedular_m_axi_a": {
            "interface_ports": [
              "connect_to_es_cu/S01_AXI",
              "embedded_schedular/m_axi_a"
            ]
          },
          "data_M_AXI_3_1_conn": {
            "interface_ports": [
              "data_M_AXI_3",
              "sim_copy_kernel_2/m_axi_gmem"
            ]
          },
          "embedded_schedular_m_axi_CUDma_0": {
            "interface_ports": [
              "connect_to_es_cu/S02_AXI",
              "embedded_schedular/m_axi_CUDma_0"
            ]
          },
          "sim_xdma_0_M_AXICTRL": {
            "interface_ports": [
              "connect_to_es_cu/S00_AXI",
              "sim_xdma_0/M_AXICTRL"
            ]
          },
          "embedded_schedular_m_axi_CQDma": {
            "interface_ports": [
              "connect_to_es/S01_AXI",
              "embedded_schedular/m_axi_CQDma"
            ]
          },
          "data_M_AXI_1_1_conn": {
            "interface_ports": [
              "data_M_AXI_1",
              "sim_copy_kernel_0/m_axi_gmem"
            ]
          },
          "connect_to_es_cu_M01_AXI": {
            "interface_ports": [
              "userpf_control_M_AXI",
              "connect_to_es_cu/M01_AXI"
            ]
          },
          "connect_to_es_cu_M00_AXI": {
            "interface_ports": [
              "connect_to_es/S00_AXI",
              "connect_to_es_cu/M00_AXI"
            ]
          },
          "connect_to_es_M01_AXI": {
            "interface_ports": [
              "connect_to_es/M01_AXI",
              "embedded_schedular/SAXI"
            ]
          },
          "data_M_AXI_2_1_conn": {
            "interface_ports": [
              "data_M_AXI_2",
              "sim_copy_kernel_1/m_axi_gmem"
            ]
          },
          "connect_to_es_cu_M03_AXI": {
            "interface_ports": [
              "sim_copy_kernel_1/s_axi_control",
              "connect_to_es_cu/M03_AXI"
            ]
          },
          "connect_to_es_cu_M04_AXI": {
            "interface_ports": [
              "sim_copy_kernel_2/s_axi_control",
              "connect_to_es_cu/M04_AXI"
            ]
          },
          "connect_to_es_cu_M02_AXI": {
            "interface_ports": [
              "sim_copy_kernel_0/s_axi_control",
              "connect_to_es_cu/M02_AXI"
            ]
          }
        },
        "nets": {
          "sim_copy_kernel_0_interrupt": {
            "ports": [
              "sim_copy_kernel_0/interrupt",
              "embedded_schedular/in2"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel2_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_clk",
              "clkwiz_kernel2_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_clk",
              "clkwiz_kernel_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel2_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_rst",
              "clkwiz_kernel2_rst_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_rst",
              "clkwiz_kernel_rst_0"
            ]
          },
          "clk_reset_wizard_ddr_default_clk": {
            "ports": [
              "clk_reset_wizard/ddr_default_clk",
              "ddr_default_clk_0",
              "sim_ddr_1/c0_ddr_saxi_aclk",
              "icn_pass_0/s00_axi_aclk",
              "icn_pass_0/m00_axi_aclk",
              "sim_ddr_1/c0_ui_clk",
              "sim_ddr_1/s_xdma_axi_aclk"
            ]
          },
          "clk_reset_wizard_ddr_default_rst": {
            "ports": [
              "clk_reset_wizard/ddr_default_rst",
              "ddr_default_rst_0",
              "sim_ddr_1/c0_ddr_saxi_aresetn",
              "icn_pass_0/s00_axi_aresetn",
              "icn_pass_0/m00_axi_aresetn",
              "sim_ddr_1/s_xdma_axi_aresetn"
            ]
          },
          "pcie_dma_aclk": {
            "ports": [
              "dma_pcie_clk/clk",
              "dma_pcie_aclk",
              "connect_to_es/ACLK",
              "connect_to_es/M00_ACLK",
              "connect_to_es/M01_ACLK",
              "connect_to_es/M02_ACLK",
              "connect_to_es/S00_ACLK",
              "connect_to_es/S01_ACLK",
              "connect_to_es_cu/ACLK",
              "connect_to_es_cu/M00_ACLK",
              "connect_to_es_cu/M01_ACLK",
              "connect_to_es_cu/M02_ACLK",
              "connect_to_es_cu/M03_ACLK",
              "connect_to_es_cu/M04_ACLK",
              "connect_to_es_cu/M05_ACLK",
              "connect_to_es_cu/S00_ACLK",
              "connect_to_es_cu/S01_ACLK",
              "connect_to_es_cu/S02_ACLK",
              "connect_to_es_cu/S03_ACLK",
              "embedded_schedular/clk",
              "psr_dma_pcie_aclk/slowest_sync_clk",
              "sim_xdma_0/m_axictrl_aclk",
              "sim_xdma_0/m_aximm_aclk",
              "sim_copy_kernel_0/ap_clk",
              "sim_copy_kernel_1/ap_clk",
              "sim_copy_kernel_2/ap_clk",
              "sim_copy_kernel_3/ap_clk"
            ]
          },
          "pcie_dma": {
            "ports": [
              "dma_pcie_clk/sync_rst",
              "psr_dma_pcie_aclk/ext_reset_in"
            ]
          },
          "irq_cu_1": {
            "ports": [
              "irq_cu",
              "embedded_schedular/irq_cu"
            ]
          },
          "psr_dma_pcie_aclk_mb_reset": {
            "ports": [
              "psr_dma_pcie_aclk/interconnect_aresetn",
              "dma_pcie_arst",
              "connect_to_es/ARESETN",
              "connect_to_es/M00_ARESETN",
              "connect_to_es/M01_ARESETN",
              "connect_to_es/M02_ARESETN",
              "connect_to_es/S00_ARESETN",
              "connect_to_es/S01_ARESETN",
              "connect_to_es_cu/ARESETN",
              "connect_to_es_cu/M00_ARESETN",
              "connect_to_es_cu/M01_ARESETN",
              "connect_to_es_cu/M02_ARESETN",
              "connect_to_es_cu/M03_ARESETN",
              "connect_to_es_cu/M04_ARESETN",
              "connect_to_es_cu/M05_ARESETN",
              "connect_to_es_cu/S00_ARESETN",
              "connect_to_es_cu/S01_ARESETN",
              "connect_to_es_cu/S02_ARESETN",
              "connect_to_es_cu/S03_ARESETN",
              "embedded_schedular/reset_n",
              "sim_xdma_0/m_axictrl_aresetn",
              "sim_xdma_0/m_aximm_aresetn",
              "sim_copy_kernel_0/ap_rst_n",
              "sim_copy_kernel_1/ap_rst_n",
              "sim_copy_kernel_2/ap_rst_n",
              "sim_copy_kernel_3/ap_rst_n"
            ]
          }
        }
      },
      "dynamic_region": {
        "vlnv": "xilinx.com:module_ref:pfm_dynamic:1.0",
        "reference_info": {
          "ref_type": "bd",
          "ref_name": "pfm_dynamic",
          "boundary_crc": "0x1996589A1F50A483",
          "post_compiled_compname": "pfm_dynamic"
        },
        "interface_ports": {
          "C0_DDR_MAXI_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "C0_DDR_MAXI_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300120048",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "34",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_ddr0_ui_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "C0_DDR_MAXI_0_awaddr",
                "direction": "O",
                "left": "33",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "C0_DDR_MAXI_0_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "C0_DDR_MAXI_0_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "C0_DDR_MAXI_0_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "C0_DDR_MAXI_0_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "C0_DDR_MAXI_0_awvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "C0_DDR_MAXI_0_awready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "C0_DDR_MAXI_0_wdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "C0_DDR_MAXI_0_wstrb",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "C0_DDR_MAXI_0_wlast",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "C0_DDR_MAXI_0_wvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "C0_DDR_MAXI_0_wready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "C0_DDR_MAXI_0_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "C0_DDR_MAXI_0_bvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "C0_DDR_MAXI_0_bready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "C0_DDR_MAXI_0_araddr",
                "direction": "O",
                "left": "33",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "C0_DDR_MAXI_0_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "C0_DDR_MAXI_0_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "C0_DDR_MAXI_0_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "C0_DDR_MAXI_0_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "C0_DDR_MAXI_0_arvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "C0_DDR_MAXI_0_arready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "C0_DDR_MAXI_0_rdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "C0_DDR_MAXI_0_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "C0_DDR_MAXI_0_rlast",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "C0_DDR_MAXI_0_rvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "C0_DDR_MAXI_0_rready",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "data_M_AXI_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "data_M_AXI_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "data_M_AXI_0_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "data_M_AXI_0_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "data_M_AXI_0_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "data_M_AXI_0_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "data_M_AXI_0_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "data_M_AXI_0_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "data_M_AXI_0_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "data_M_AXI_0_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "data_M_AXI_0_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "data_M_AXI_0_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "data_M_AXI_0_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "data_M_AXI_0_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "data_M_AXI_0_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "data_M_AXI_0_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "data_M_AXI_0_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "data_M_AXI_0_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "data_M_AXI_0_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "data_M_AXI_0_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "data_M_AXI_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "data_M_AXI_0_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "data_M_AXI_0_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "data_M_AXI_0_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "data_M_AXI_0_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "data_M_AXI_0_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "data_M_AXI_0_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "data_M_AXI_0_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "data_M_AXI_0_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "data_M_AXI_0_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "data_M_AXI_0_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "data_M_AXI_0_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "data_M_AXI_0_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "data_M_AXI_0_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "data_M_AXI_0_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "data_M_AXI_0_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "data_M_AXI_0_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "data_M_AXI_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "data_M_AXI_0_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "data_M_AXI_0_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "data_M_AXI_0_rready",
                "direction": "I"
              }
            }
          },
          "data_M_AXI_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "data_M_AXI_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "data_M_AXI_1_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "data_M_AXI_1_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "data_M_AXI_1_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "data_M_AXI_1_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "data_M_AXI_1_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "data_M_AXI_1_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "data_M_AXI_1_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "data_M_AXI_1_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "data_M_AXI_1_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "data_M_AXI_1_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "data_M_AXI_1_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "data_M_AXI_1_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "data_M_AXI_1_wdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "data_M_AXI_1_wstrb",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "data_M_AXI_1_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "data_M_AXI_1_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "data_M_AXI_1_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "data_M_AXI_1_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "data_M_AXI_1_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "data_M_AXI_1_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "data_M_AXI_1_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "data_M_AXI_1_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "data_M_AXI_1_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "data_M_AXI_1_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "data_M_AXI_1_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "data_M_AXI_1_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "data_M_AXI_1_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "data_M_AXI_1_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "data_M_AXI_1_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "data_M_AXI_1_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "data_M_AXI_1_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "data_M_AXI_1_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "data_M_AXI_1_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "data_M_AXI_1_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "data_M_AXI_1_rdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "data_M_AXI_1_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "data_M_AXI_1_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "data_M_AXI_1_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "data_M_AXI_1_rready",
                "direction": "I"
              }
            }
          },
          "data_M_AXI_2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "data_M_AXI_2",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "data_M_AXI_2_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "data_M_AXI_2_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "data_M_AXI_2_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "data_M_AXI_2_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "data_M_AXI_2_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "data_M_AXI_2_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "data_M_AXI_2_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "data_M_AXI_2_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "data_M_AXI_2_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "data_M_AXI_2_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "data_M_AXI_2_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "data_M_AXI_2_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "data_M_AXI_2_wdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "data_M_AXI_2_wstrb",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "data_M_AXI_2_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "data_M_AXI_2_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "data_M_AXI_2_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "data_M_AXI_2_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "data_M_AXI_2_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "data_M_AXI_2_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "data_M_AXI_2_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "data_M_AXI_2_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "data_M_AXI_2_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "data_M_AXI_2_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "data_M_AXI_2_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "data_M_AXI_2_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "data_M_AXI_2_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "data_M_AXI_2_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "data_M_AXI_2_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "data_M_AXI_2_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "data_M_AXI_2_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "data_M_AXI_2_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "data_M_AXI_2_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "data_M_AXI_2_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "data_M_AXI_2_rdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "data_M_AXI_2_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "data_M_AXI_2_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "data_M_AXI_2_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "data_M_AXI_2_rready",
                "direction": "I"
              }
            }
          },
          "data_M_AXI_3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "data_M_AXI_3",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "data_M_AXI_3_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "data_M_AXI_3_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "data_M_AXI_3_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "data_M_AXI_3_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "data_M_AXI_3_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "data_M_AXI_3_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "data_M_AXI_3_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "data_M_AXI_3_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "data_M_AXI_3_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "data_M_AXI_3_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "data_M_AXI_3_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "data_M_AXI_3_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "data_M_AXI_3_wdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "data_M_AXI_3_wstrb",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "data_M_AXI_3_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "data_M_AXI_3_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "data_M_AXI_3_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "data_M_AXI_3_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "data_M_AXI_3_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "data_M_AXI_3_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "data_M_AXI_3_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "data_M_AXI_3_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "data_M_AXI_3_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "data_M_AXI_3_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "data_M_AXI_3_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "data_M_AXI_3_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "data_M_AXI_3_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "data_M_AXI_3_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "data_M_AXI_3_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "data_M_AXI_3_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "data_M_AXI_3_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "data_M_AXI_3_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "data_M_AXI_3_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "data_M_AXI_3_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "data_M_AXI_3_rdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "data_M_AXI_3_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "data_M_AXI_3_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "data_M_AXI_3_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "data_M_AXI_3_rready",
                "direction": "I"
              }
            }
          },
          "data_M_AXI_4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "data_M_AXI_4",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "data_M_AXI_4_awid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "data_M_AXI_4_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "data_M_AXI_4_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "data_M_AXI_4_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "data_M_AXI_4_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "data_M_AXI_4_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "data_M_AXI_4_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "data_M_AXI_4_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "data_M_AXI_4_awregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "data_M_AXI_4_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "data_M_AXI_4_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "data_M_AXI_4_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "data_M_AXI_4_wdata",
                "direction": "I",
                "left": "511",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "data_M_AXI_4_wstrb",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "data_M_AXI_4_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "data_M_AXI_4_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "data_M_AXI_4_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "data_M_AXI_4_bid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "data_M_AXI_4_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "data_M_AXI_4_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "data_M_AXI_4_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "data_M_AXI_4_arid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "data_M_AXI_4_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "data_M_AXI_4_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "data_M_AXI_4_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "data_M_AXI_4_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "data_M_AXI_4_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "data_M_AXI_4_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "data_M_AXI_4_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "data_M_AXI_4_arregion",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "data_M_AXI_4_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "data_M_AXI_4_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "data_M_AXI_4_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "data_M_AXI_4_rid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "data_M_AXI_4_rdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "data_M_AXI_4_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "data_M_AXI_4_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "data_M_AXI_4_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "data_M_AXI_4_rready",
                "direction": "I"
              }
            }
          },
          "userpf_control_M_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "userpf_control_M_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "userpf_control_M_AXI_awaddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "userpf_control_M_AXI_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "userpf_control_M_AXI_awvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "userpf_control_M_AXI_awready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "userpf_control_M_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "userpf_control_M_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "userpf_control_M_AXI_wvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "userpf_control_M_AXI_wready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "userpf_control_M_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "userpf_control_M_AXI_bvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BREADY": {
                "physical_name": "userpf_control_M_AXI_bready",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "userpf_control_M_AXI_araddr",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "userpf_control_M_AXI_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "userpf_control_M_AXI_arvalid",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "userpf_control_M_AXI_arready",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "userpf_control_M_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "userpf_control_M_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "userpf_control_M_AXI_rvalid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "userpf_control_M_AXI_rready",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "emu_kernel2_clk_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "500000000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "emu_kernel_clk_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "userpf_control_M_AXI:userpf_control_M_AXI_slr1:userpf_control_M_AXI_slr2:data_M_AXI_0:data_M_AXI_1:data_M_AXI_2:data_M_AXI_3:data_M_AXI_4",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "dma_pcie_arst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_dma_pcie_clk_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "irq_cu": {
            "type": "intr",
            "direction": "O",
            "left": "127",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "128",
                "value_src": "constant"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ddr_default_clk_0": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "C0_DDR_MAXI_0",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "ddr_default_rst_0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "emu_ddr0_ui_clk_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "300120048",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              }
            }
          },
          "ddr_default_rst_0": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "data_M_AXI_0": {
              "address_blocks": {
                "Mem0": {
                  "base_address": "0x0400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x0400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem1": {
                  "base_address": "0x4000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM00_AXI_MEM00;/memory_subsystem/S00_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem2": {
                  "base_address": "0x4800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM02_AXI_MEM00;/memory_subsystem/S02_AXI/M02_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x4800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem3": {
                  "base_address": "0x4C00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM03_AXI_MEM00;/memory_subsystem/S03_AXI/M03_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x4C00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem4": {
                  "base_address": "0x5000000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem5": {
                  "base_address": "0x5000020000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000020000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem6": {
                  "base_address": "0x5000040000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000040000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "data_M_AXI_1": {
              "address_blocks": {
                "Mem0": {
                  "base_address": "0x0400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x0400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem1": {
                  "base_address": "0x4000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM00_AXI_MEM00;/memory_subsystem/S00_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem2": {
                  "base_address": "0x4800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM02_AXI_MEM00;/memory_subsystem/S02_AXI/M02_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x4800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem3": {
                  "base_address": "0x4C00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM03_AXI_MEM00;/memory_subsystem/S03_AXI/M03_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x4C00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem4": {
                  "base_address": "0x5000000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem5": {
                  "base_address": "0x5000020000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000020000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem6": {
                  "base_address": "0x5000040000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000040000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "data_M_AXI_2": {
              "address_blocks": {
                "Mem0": {
                  "base_address": "0x0400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x0400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem1": {
                  "base_address": "0x4000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM00_AXI_MEM00;/memory_subsystem/S00_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem2": {
                  "base_address": "0x4800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM02_AXI_MEM00;/memory_subsystem/S02_AXI/M02_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x4800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem3": {
                  "base_address": "0x4C00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM03_AXI_MEM00;/memory_subsystem/S03_AXI/M03_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x4C00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem4": {
                  "base_address": "0x5000000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem5": {
                  "base_address": "0x5000020000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000020000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem6": {
                  "base_address": "0x5000040000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000040000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "data_M_AXI_3": {
              "address_blocks": {
                "Mem0": {
                  "base_address": "0x0400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x0400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem1": {
                  "base_address": "0x4000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM00_AXI_MEM00;/memory_subsystem/S00_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem2": {
                  "base_address": "0x4800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM02_AXI_MEM00;/memory_subsystem/S02_AXI/M02_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x4800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem3": {
                  "base_address": "0x4C00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM03_AXI_MEM00;/memory_subsystem/S03_AXI/M03_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x4C00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem4": {
                  "base_address": "0x5000000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem5": {
                  "base_address": "0x5000020000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000020000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem6": {
                  "base_address": "0x5000040000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000040000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "data_M_AXI_4": {
              "address_blocks": {
                "Mem0": {
                  "base_address": "0x0400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM01_AXI_MEM00;/memory_subsystem/S01_AXI/M01_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S01_AXI;NONE;NONE": {
                      "base_address": "0x0400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem1": {
                  "base_address": "0x4000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM00_AXI_MEM00;/memory_subsystem/S00_AXI/M00_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x4000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem2": {
                  "base_address": "0x4800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM02_AXI_MEM00;/memory_subsystem/S02_AXI/M02_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S02_AXI;NONE;NONE": {
                      "base_address": "0x4800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem3": {
                  "base_address": "0x4C00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_MEM03_AXI_MEM00;/memory_subsystem/S03_AXI/M03_AXI_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S03_AXI;NONE;NONE": {
                      "base_address": "0x4C00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem4": {
                  "base_address": "0x5000000000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM00;/memory_subsystem/S00_AXI/PLRAM_MEM00;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem5": {
                  "base_address": "0x5000020000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM01;/memory_subsystem/S00_AXI/PLRAM_MEM01;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000020000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "Mem6": {
                  "base_address": "0x5000040000",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_memory_subsystem_PLRAM_MEM02;/memory_subsystem/S00_AXI/PLRAM_MEM02;xilinx.com:ip:sdx_memory_subsystem:1.0;/memory_subsystem;S00_AXI;NONE;NONE": {
                      "base_address": "0x5000040000",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "userpf_control_M_AXI": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0x1C000000",
                  "range": "16M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr0_Reg;/slr0/to_delete_kernel_ctrl_0/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr0/to_delete_kernel_ctrl_0;S_AXI;NONE;NONE": {
                      "base_address": "0x1C000000",
                      "range": "16M",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                },
                "Reg1": {
                  "base_address": "0x1D000000",
                  "range": "16M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr1_Reg;/slr1/to_delete_kernel_ctrl_1/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr1/to_delete_kernel_ctrl_1;S_AXI;NONE;NONE": {
                      "base_address": "0x1D000000",
                      "range": "16M",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                },
                "Reg2": {
                  "base_address": "0x1E000000",
                  "range": "16M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_axi_userpf_slr2_Reg;/slr2/to_delete_kernel_ctrl_2/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/slr2/to_delete_kernel_ctrl_2;S_AXI;NONE;NONE": {
                      "base_address": "0x1E000000",
                      "range": "16M",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "C0_DDR_MAXI_0": {
              "range": "16G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "sta_dy_data4": {
        "interface_ports": [
          "static_region/data_M_AXI_4",
          "dynamic_region/data_M_AXI_4"
        ]
      },
      "sta_dy_data1": {
        "interface_ports": [
          "static_region/data_M_AXI_1",
          "dynamic_region/data_M_AXI_1"
        ]
      },
      "sta_dy_data2": {
        "interface_ports": [
          "static_region/data_M_AXI_2",
          "dynamic_region/data_M_AXI_2"
        ]
      },
      "sta_dy_ddr1": {
        "interface_ports": [
          "static_region/C0_DDR_SAXI_0",
          "dynamic_region/C0_DDR_MAXI_0"
        ]
      },
      "sta_dy_data3": {
        "interface_ports": [
          "static_region/data_M_AXI_3",
          "dynamic_region/data_M_AXI_3"
        ]
      },
      "sta_dy_data0": {
        "interface_ports": [
          "static_region/data_M_AXI_0",
          "dynamic_region/data_M_AXI_0"
        ]
      },
      "sta_dy_ctrl0": {
        "interface_ports": [
          "static_region/userpf_control_M_AXI",
          "dynamic_region/userpf_control_M_AXI"
        ]
      }
    },
    "nets": {
      "irq_cu_conn": {
        "ports": [
          "dynamic_region/irq_cu",
          "static_region/irq_cu"
        ]
      },
      "static_region_clkwiz_kernel2_clk_0": {
        "ports": [
          "static_region/clkwiz_kernel2_clk_0",
          "dynamic_region/clkwiz_kernel2_clk_0"
        ]
      },
      "static_region_clkwiz_kernel_clk_0": {
        "ports": [
          "static_region/clkwiz_kernel_clk_0",
          "dynamic_region/clkwiz_kernel_clk_0"
        ]
      },
      "static_region_clkwiz_kernel2_rst_0": {
        "ports": [
          "static_region/clkwiz_kernel2_rst_0",
          "dynamic_region/clkwiz_kernel2_rst_0"
        ]
      },
      "static_region_clkwiz_kernel_rst_0": {
        "ports": [
          "static_region/clkwiz_kernel_rst_0",
          "dynamic_region/clkwiz_kernel_rst_0"
        ]
      },
      "static_region_dma_pcie_aclk": {
        "ports": [
          "static_region/dma_pcie_aclk",
          "dynamic_region/dma_pcie_aclk"
        ]
      },
      "static_region_dma_pcie_arst": {
        "ports": [
          "static_region/dma_pcie_arst",
          "dynamic_region/dma_pcie_arst"
        ]
      },
      "static_region_ddr_default_clk_0": {
        "ports": [
          "static_region/ddr_default_clk_0",
          "dynamic_region/ddr_default_clk_0"
        ]
      },
      "static_region_ddr_default_rst_0": {
        "ports": [
          "static_region/ddr_default_rst_0",
          "dynamic_region/ddr_default_rst_0"
        ]
      }
    },
    "addressing": {
      "/static_region/embedded_schedular/CuDmaController_0": {
        "address_spaces": {
          "m_axi_CQDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          },
          "m_axi_CUDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_ctrl_dr_cudma": {
                "address_block": "/dynamic_region/userpf_control_M_AXI/Reg0",
                "offset": "0x1C000000",
                "range": "64M"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/cuisr_0": {
        "address_spaces": {
          "m_axi_a": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_ctrl_dr_cuisr0": {
                "address_block": "/dynamic_region/userpf_control_M_AXI/Reg0",
                "offset": "0x1C000000",
                "range": "64M"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0": {
        "address_spaces": {
          "maxi_lite_mb": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_ctrl_dr_mb": {
                "address_block": "/dynamic_region/userpf_control_M_AXI/Reg0",
                "offset": "0x1C000000",
                "range": "64M"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/sim_xdma_0": {
        "address_spaces": {
          "M_AXIMM": {
            "range": "16E",
            "width": "32"
          },
          "M_AXICTRL": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_ctrl_dr": {
                "address_block": "/dynamic_region/userpf_control_M_AXI/Reg0",
                "offset": "0x000000001C000000",
                "range": "64M"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x0000000000180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x0000000000190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/sim_copy_kernel_0": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "range": "16E",
            "width": "32"
          }
        }
      },
      "/static_region/sim_copy_kernel_1": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "range": "16E",
            "width": "32"
          }
        }
      },
      "/static_region/sim_copy_kernel_2": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "range": "16E",
            "width": "32"
          }
        }
      },
      "/static_region/sim_copy_kernel_3": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "range": "16E",
            "width": "32"
          }
        }
      },
      "/dynamic_region": {
        "address_spaces": {
          "C0_DDR_MAXI_0": {
            "range": "16G",
            "width": "32"
          }
        }
      }
    }
  }
}