$date
	Sun Oct 23 08:45:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#393467
b11000 !
1"
#393470
b11000 &
b11000 %
1$
#393471
0"
#393474
b1100 &
b1100 %
#393478
b110 &
b110 %
#393482
b11 &
b11 %
#393486
b1010 &
b1010 %
#393490
b101 &
b101 %
#393494
b10000 &
b10000 %
#393498
b1000 &
b1000 %
#393502
b100 &
b100 %
#393506
b10 &
b10 %
#393510
b1 &
1#
b1 %
#393514
b0 &
b0 %
0#
0$
#1441745
b1000 !
1"
#1441746
b1000 &
b1000 %
1$
#1441747
0"
#1441750
b100 &
b100 %
#1441754
b10 &
b10 %
#1441758
b1 &
1#
b1 %
#1441762
b0 &
b0 %
0#
0$
#2429323
b10101 !
1"
#2429326
b10101 &
b10101 %
1$
#2429327
0"
#2429330
b1000000 &
b1000000 %
#2429334
b100000 &
b100000 %
#2429338
b10000 &
b10000 %
#2429342
b1000 &
b1000 %
#2429346
b100 &
b100 %
#2429350
b10 &
b10 %
#2429354
b1 &
b1 %
1#
#2429358
b0 &
0#
b0 %
0$
#4500012
