// Seed: 4172544164
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2
    , id_5,
    input tri1 id_3
);
  always_comb @(-1 < id_1) begin : LABEL_0
    id_5 = -1'b0 | 1'b0;
  end
  assign id_5 = $signed(63);
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7
);
  assign id_1 = 1;
  always_ff @(posedge -1) begin : LABEL_0
    id_1 <= id_0;
  end
  assign id_4 = 1'b0;
  assign id_4 = 1;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_6
  );
  assign id_5 = -1;
endmodule
