---
layout: post
title: Readings in Parallel Computer Architecture 
date: 2016-01-24
categories: [computer science]
tags: [parallel computing]

---


# Readings in Parallel Computer Architecture

<h3 class="sectionedit2" id="reading_list_in_reverse_order">Reading List (in reverse order)</h3>
<div class="level3">

</div>

<h4 id="section1232014">12/3/2014</h4>
<div class="level4">
<ul>
<li class="level1"><div class="li"> Christian Jacobi, Timothy J. Slegel, Dan F. Greiner: Transactional Memory Architecture and Implementation for IBM System Z. MICRO 2010.</div>
</li>
<li class="level1"><div class="li"> Jae-Woong Chung, Luke Yen, Stephan Diestelhorst, Martin Pohlack, Michael Hohmuth, David Christie, Dan Grossman: ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory. MICRO 2010.</div>
</li>
<li class="level1"><div class="li"> Jack B. Dennis, David Misunas: A Preliminary Architecture for a Basic Data Flow Processor. ISCA 1974.</div>
</li>
<li class="level1"><div class="li"> James E. Smith, G. E. Dermer, B. D. Vanderwarn, S. D. Klinger, C. M. Rozewski, D. L. Fowler, K. R. Scidmore, James Laudon: The ZS-1 Central Processor. ASPLOS 1987.</div>
</li>
<li class="level1"><div class="li"> James E. Smith: Decoupled access/execute computer architectures. ISCA 1982</div>
</li>
</ul>

</div>

<h4 id="section11182014">11/18/2014</h4>
<div class="level4">

<p>
Review required for the following two paper, due on Monday, Nov 17.
</p>
<ul>
<li class="level1"><div class="li"> <strong>Justin Meza et al., “Memory Errors at Scale: What the Trends Across a Billion-User Web Services Company Foretell”, under submission. (Sent through email, please do not distribute)</strong></div>
</li>
<li class="level1"><div class="li"> <strong><a href="https://www.usenix.org/legacy/event/sec08/tech/full_papers/halderman/halderman.pdf" class="urlextern" target="_blank" title="https://www.usenix.org/legacy/event/sec08/tech/full_papers/halderman/halderman.pdf" rel="nofollow">J. Alex Halderman et al., "Lest We Remember: Cold Boot Attacks on Encryption Keys", USENIX Security Symposium 2008.</a></strong></div>
</li>
</ul>

</div>

<h4 id="section11132014">11/13/2014</h4>
<div class="level4">

<p>
Reviews required for both papers, due on Wednesday, Nov 12.
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://dl.acm.org/citation.cfm?id=2503257" class="urlextern" target="_blank" title="http://dl.acm.org/citation.cfm?id=2503257" rel="nofollow">Sridharan et al., "Feng shui of supercomputer memory: positional effects in DRAM and SRAM faults", SC 2013.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="https://www.cs.cmu.edu/~bianca/fast07.pdf" class="urlextern" target="_blank" title="https://www.cs.cmu.edu/~bianca/fast07.pdf" rel="nofollow">Bianca Schroeder, Garth A. Gibson, "Disk Failures in the Real World: What Does an MTTF of 1, 000, 000 Hours Mean to You?", FAST 2007.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.pdl.cmu.edu/PDL-FTP/associated/dsn06.pdf" class="urlextern" target="_blank" title="http://www.pdl.cmu.edu/PDL-FTP/associated/dsn06.pdf" rel="nofollow">Bianca Schroeder, Garth A. Gibson, "A large-scale study of failures in high-performance computing systems", DSN 2006.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.toronto.edu/~hwang/papers/asplos2012.pdf" class="urlextern" target="_blank" title="http://www.cs.toronto.edu/~hwang/papers/asplos2012.pdf" rel="nofollow">Andy A. Hwang, et al., "Cosmic rays don't strike twice: understanding the nature of DRAM errors and the implications for system design", ASPLOS 2012.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://static.googleusercontent.com/media/research.google.com/en/us/pubs/archive/35162.pdf" class="urlextern" target="_blank" title="http://static.googleusercontent.com/media/research.google.com/en/us/pubs/archive/35162.pdf" rel="nofollow">Bianca Schroeder et al., "DRAM Errors in the Wild: A Large-Scale Field Study", SIGMETRICS 2009.</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="https://www.cs.princeton.edu/~appel/papers/memerr.pdf" class="urlextern" target="_blank" title="https://www.cs.princeton.edu/~appel/papers/memerr.pdf" rel="nofollow">Sudhakar Govindavajhala, Andrew W. Appel, "Using Memory Errors to Attack a Virtual Machine", SP 2003.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="https://www.usenix.org/legacy/event/sec08/tech/full_papers/halderman/halderman.pdf" class="urlextern" target="_blank" title="https://www.usenix.org/legacy/event/sec08/tech/full_papers/halderman/halderman.pdf" rel="nofollow">J. Alex Halderman et al., "Lest We Remember: Cold Boot Attacks on Encryption Keys", USENIX Security Symposium 2008.</a></div>
</li>
</ul>
</li>
</ul>

</div>

<h4 id="section11122014">11/12/2014</h4>
<div class="level4">

<p>
Reviews required for both papers, due on Tuesday, Nov 11.
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://users.ece.utexas.edu/~merez/vecc_asplos_2010.pdf" class="urlextern" target="_blank" title="http://users.ece.utexas.edu/~merez/vecc_asplos_2010.pdf" rel="nofollow">Doe Hyun Yoon, Mattan Erez, "Virtualized and flexible ECC for main memory", ASPLOS 2010.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://ece.umd.edu/courses/enee759h.S2003/references/ibm_chipkill.pdf" class="urlextern" target="_blank" title="http://ece.umd.edu/courses/enee759h.S2003/references/ibm_chipkill.pdf" rel="nofollow">T. J. Dell, “A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory,” IBM Microelectronics Division, 1997.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://static.googleusercontent.com/media/research.google.com/en/us/pubs/archive/35162.pdf" class="urlextern" target="_blank" title="http://static.googleusercontent.com/media/research.google.com/en/us/pubs/archive/35162.pdf" rel="nofollow">Bianca Schroeder et al., "DRAM Errors in the Wild: A Large-Scale Field Study", SIGMETRICS 2009.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://research.microsoft.com/pubs/144888/eurosys84-nightingale.pdf" class="urlextern" target="_blank" title="http://research.microsoft.com/pubs/144888/eurosys84-nightingale.pdf" rel="nofollow">Edmund B. Nightingale et al., "Cycles, cells and platters: an empirical analysisof hardware failures on a million consumer PCs", EuroSys 2011.</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="http://passat.crhc.illinois.edu/rakeshk/hpca13.pdf" class="urlextern" target="_blank" title="http://passat.crhc.illinois.edu/rakeshk/hpca13.pdf" rel="nofollow">Xun Jian, Rakesh Kumar, "Adaptive Reliability Chipkill Correct (ARCC)", HPCA 2013.</a></strong></div>
</li>
</ul>

</div>

<h4 id="section1152014">11/5/2014</h4>
<div class="level4">

</div>

<h4 id="section10312014">10/31/2014</h4>
<div class="level4">

<p>
Review required for the following two papers, due on Friday, Oct 31.
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" class="urlextern" target="_blank" title="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" rel="nofollow">Maurice Herlihy and J. Eliot B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures", ISCA 1993.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://web.mit.edu/~mmt/Public/Knight86.pdf" class="urlextern" target="_blank" title="http://web.mit.edu/~mmt/Public/Knight86.pdf" rel="nofollow">Tom Knight, "An achitecture for mostly functional languages", LFP 1986.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.rice.edu/~alc/old/comp520/papers/SW91.pdf" class="urlextern" target="_blank" title="http://www.cs.rice.edu/~alc/old/comp520/papers/SW91.pdf" rel="nofollow">Frank Schmuck, Jim Wyllie, "Experience with transactions in QuickSilver", SOSP 1991.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://cs.brown.edu/~mph/AspnesH90/p340-aspnes.pdf" class="urlextern" target="_blank" title="http://cs.brown.edu/~mph/AspnesH90/p340-aspnes.pdf" rel="nofollow">James Aspnes, Maurice Herlihy, "Wait-Free Data Structures in the Asynchronous PRAM Model", SPAA 1990.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://cs.brown.edu/~mph/Herlihy91/p124-herlihy.pdf" class="urlextern" target="_blank" title="http://cs.brown.edu/~mph/Herlihy91/p124-herlihy.pdf" rel="nofollow">Maurice Herlihy, "Wait-free synchronization", TOPLAS 1991.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" class="urlextern" target="_blank" title="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" rel="nofollow">Maurice Herlihy, J. Eliot B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures", ISCA 1993.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://csl.stanford.edu/~christos/publications/2006.bliss.taco.pdf" class="urlextern" target="_blank" title="http://csl.stanford.edu/~christos/publications/2006.bliss.taco.pdf" rel="nofollow">Ahmad Zmily and Christos Kozyrakis, "Block-Aware Instruction Set Architecture", TACO 2006.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://web.stanford.edu/class/cs343/resources/crusoe.pdf" class="urlextern" target="_blank" title="http://web.stanford.edu/class/cs343/resources/crusoe.pdf" rel="nofollow">Alexander Klaiber, "The Technology Behind Crusoe™ Processors", 2000.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://courses.cs.vt.edu/cs5204/fall11-kafura/Papers/TransactionalMemory/TM-Book-V2.pdf.pdf" class="urlextern" target="_blank" title="http://courses.cs.vt.edu/cs5204/fall11-kafura/Papers/TransactionalMemory/TM-Book-V2.pdf.pdf" rel="nofollow">J. Larus and R. Rajwar. Transactional Memory. Synthesis Lectures on Computer Architecture (Ch. 1 &amp; 2).</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.binghamton.edu/~dima/cs580a/spec_wake_micro00.pdf" class="urlextern" target="_blank" title="http://www.cs.binghamton.edu/~dima/cs580a/spec_wake_micro00.pdf" rel="nofollow">Jared Stark, Mary D. Brown, Yale N. Patt, "On pipelining dynamic instruction scheduling logic", MICRO 2000.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.christianjacobi.de/publications/jsg12_tx.pdf" class="urlextern" target="_blank" title="http://www.christianjacobi.de/publications/jsg12_tx.pdf" rel="nofollow">Christian Jacobi, et al., "Transactional Memory Architecture and Implementation for IBM System Z", MICRO 2012.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=931895" class="urlextern" target="_blank" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=931895" rel="nofollow">Sanjay J. Patel et al., “rePLay: a hardware framework for dynamic optimization,” IEEE TC, June 2001.</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="http://www.cs.cmu.edu/~tcm/tcm_papers/isca00.pdf" class="urlextern" target="_blank" title="http://www.cs.cmu.edu/~tcm/tcm_papers/isca00.pdf" rel="nofollow">J. Gregory Steffan et al., "A Scalable Approach to Thread-Level Speculation", ISCA 2000.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="ftp://ftp.cs.wisc.edu/sohi/papers/1992/isca.esw.pdf" class="urlextern" target="_blank" title="ftp://ftp.cs.wisc.edu/sohi/papers/1992/isca.esw.pdf" rel="nofollow">Manoj Franklin, Gurindar S. Sohi, "The expandable split window paradigm for exploiting fine-grain parallelsim", ISCA 1992.</a></div>
</li>
<li class="level2"><div class="li"> <a href="ftp://ftp.cs.wisc.edu/sohi/papers/1995/isca.multiscalar.pdf" class="urlextern" target="_blank" title="ftp://ftp.cs.wisc.edu/sohi/papers/1995/isca.multiscalar.pdf" rel="nofollow">Sohi et al., “Multiscalar Processors,” ISCA 1995.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.cmu.edu/~colohan/papers/tls_isca00.pdf" class="urlextern" target="_blank" title="http://www.cs.cmu.edu/~colohan/papers/tls_isca00.pdf" rel="nofollow">Steffan et al., “A Scalable Approach to Thread-Level Speculation,” ISCA 2000.</a></div>
</li>
<li class="level2"><div class="li"> <a href="https://homes.cs.washington.edu/~luisceze/publications/isca06_bulk.pdf" class="urlextern" target="_blank" title="https://homes.cs.washington.edu/~luisceze/publications/isca06_bulk.pdf" rel="nofollow">Luis Ceze et al., "Bulk Disambiguation of Speculative Threads in Multiprocessors", ISCA 2006.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.princeton.edu/~rblee/ELE572Papers/DynamicMultithreadingProc_akkary.pdf?q=tilde/rblee/ELE572Papers/DynamicMultithreadingProc_akkary.pdf" class="urlextern" target="_blank" title="http://www.princeton.edu/~rblee/ELE572Papers/DynamicMultithreadingProc_akkary.pdf?q=tilde/rblee/ELE572Papers/DynamicMultithreadingProc_akkary.pdf" rel="nofollow">Akkary and Driscoll, “A dynamic multithreading processor,” MICRO 1998.</a></div>
</li>
</ul>
</li>
</ul>

<p>
Required videos for module 2.5.* in <a href="http://www.ece.cmu.edu/~ece740/f13/doku.php?id=schedule#schedule" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece740/f13/doku.php?id=schedule#schedule" rel="nofollow">18-740</a>:
</p>
<div class="table sectionedit3"><table class="inline">
	<tbody><tr class="row0">
		<td class="col0"> 9/25 Wed. </td><td class="col1"> 2.5.1 Speculation </td><td class="col2"> <a href="http://www.ece.cmu.edu/~ece742/f14/files/onur-740-fall13-module2.5-speculation.pdf" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece742/f14/files/onur-740-fall13-module2.5-speculation.pdf" rel="nofollow">pdf</a>, <a href="http://www.ece.cmu.edu/~ece742/f14/files/onur-740-fall13-module2.5-speculation.pptx" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece742/f14/files/onur-740-fall13-module2.5-speculation.pptx" rel="nofollow">pptx</a>, <a href="https://www.youtube.com/watch?v=g3IF8DTtr8c" class="urlextern" target="_blank" title="https://www.youtube.com/watch?v=g3IF8DTtr8c" rel="nofollow">YouTube</a><a href="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=dbb3baf9-c85e-4007-8c71-1e3204fe9907" class="urlextern" target="_blank" title="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=dbb3baf9-c85e-4007-8c71-1e3204fe9907" rel="nofollow">Panopto</a> </td><td class="col3" rowspan="4"> <a href="http://www.ece.cmu.edu/~ece740/f13/doku.php?id=readings#module_2-5" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece740/f13/doku.php?id=readings#module_2-5" rel="nofollow">readings</a> </td>
	</tr>
	<tr class="row1">
		<td class="col0"> 9/27 Fri. </td><td class="col1"> 2.5.2 Speculation </td><td class="col2"> <a href="https://www.youtube.com/watch?v=FqHk4bxrI8Y" class="urlextern" target="_blank" title="https://www.youtube.com/watch?v=FqHk4bxrI8Y" rel="nofollow">video</a> <a href="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=bf92ac2b-5fb5-4896-9bbd-6cb216a16cdd" class="urlextern" target="_blank" title="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=bf92ac2b-5fb5-4896-9bbd-6cb216a16cdd" rel="nofollow">Panopto</a> </td>
	</tr>
	<tr class="row2">
		<td class="col0" rowspan="2"> 9/30 Mon. </td><td class="col1"> 2.5.3 Speculation </td><td class="col2"> <a href="https://www.youtube.com/watch?v=uhyNTy8hvDs" class="urlextern" target="_blank" title="https://www.youtube.com/watch?v=uhyNTy8hvDs" rel="nofollow">video</a> <a href="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=7dbc66b0-b245-45ba-b047-09a84427676a" class="urlextern" target="_blank" title="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=7dbc66b0-b245-45ba-b047-09a84427676a" rel="nofollow">Panopto</a> </td>
	</tr>
	<tr class="row3">
		<td class="col0"> 2.5.4 Speculation </td><td class="col1"> <a href="https://www.youtube.com/watch?v=McMyefc8CCE" class="urlextern" target="_blank" title="https://www.youtube.com/watch?v=McMyefc8CCE" rel="nofollow">video</a> <a href="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=e9eddf7c-c5c0-4ab4-a731-30852d601506" class="urlextern" target="_blank" title="http://cmu.vid.acatar.com/Panopto/Pages/Viewer/Default.aspx?id=e9eddf7c-c5c0-4ab4-a731-30852d601506" rel="nofollow">Panopto</a> </td>
	</tr>
</tbody></table></div>

<p>
Related readings:
</p>
<ul>
<li class="level1"><div class="li"> <a href="ftp://ftp.cs.wisc.edu/sohi/papers/1995/isca.multiscalar.pdf" class="urlextern" target="_blank" title="ftp://ftp.cs.wisc.edu/sohi/papers/1995/isca.multiscalar.pdf" rel="nofollow">Sohi et al., “Multiscalar Processors,” ISCA 1995.</a></div>
</li>
<li class="level1"><div class="li"> <a href="http://classes.soe.ucsc.edu/cmpe202/Spring13/papers/12a.pdf" class="urlextern" target="_blank" title="http://classes.soe.ucsc.edu/cmpe202/Spring13/papers/12a.pdf" rel="nofollow">Zhou, “Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window,” PACT 2005.</a></div>
</li>
<li class="level1"><div class="li"> <a href="http://pages.cs.wisc.edu/~rajwar/papers/micro01.pdf" class="urlextern" target="_blank" title="http://pages.cs.wisc.edu/~rajwar/papers/micro01.pdf" rel="nofollow">Rajwar and Goodman, “Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution,” MICRO 2001.</a></div>
</li>
</ul>

</div>

<h4 id="section10162014">10/16/2014</h4>
<div class="level4">

<p>
Consistency II – Review required (one out of two) due on Wednesday night
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://www.eecg.toronto.edu/~moshovos/research/store-wait-free.pdf" class="urlextern" target="_blank" title="http://www.eecg.toronto.edu/~moshovos/research/store-wait-free.pdf" rel="nofollow">Wenisch et al., "Mechanisms for Store-wait–free Multiprocessors", ISCA 2007</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" class="urlextern" target="_blank" title="http://www.cs.utexas.edu/~pingali/CS395T/2009fa/lectures/herlihy93transactional.pdf" rel="nofollow">Herlihy et al., "Transactional Memory: Architectural Support for Lock-Free Data Structures", ISCA 1993.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.cmu.edu/~tcm/tcm_papers/isca00.pdf" class="urlextern" target="_blank" title="http://www.cs.cmu.edu/~tcm/tcm_papers/isca00.pdf" rel="nofollow">Steffan et al., "A Scalable Approach to Thread-Level Speculation", ISCA 2000.</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="https://homes.cs.washington.edu/~luisceze/publications/isca07_bulksc.pdf" class="urlextern" target="_blank" title="https://homes.cs.washington.edu/~luisceze/publications/isca07_bulksc.pdf" rel="nofollow">Ceze et al., "BulkSC: Bulk Enforcement of Sequential Consistency", ISCA 2007.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="https://homes.cs.washington.edu/~luisceze/publications/isca06_bulk.pdf" class="urlextern" target="_blank" title="https://homes.cs.washington.edu/~luisceze/publications/isca06_bulk.pdf" rel="nofollow">Ceze et al., "Bulk Disambiguation of Speculative Threads in Multiprocessors", ISCA 2006.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media=rajwar01.pdf" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media=rajwar01.pdf" rel="nofollow">Rajwar and Goodman, “Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution”, MICRO 2001.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media=herlihy93.pdf" class="urlextern" target="_blank" title="http://www.ece.cmu.edu/~ece740/f13/lib/exe/fetch.php?media=herlihy93.pdf" rel="nofollow">Herlihy and Moss, “Transactional Memory: Architectural Support for Lock-Free Data Structures”, ISCA 1993.</a></div>
</li>
</ul>
</li>
</ul>

</div>

<h4 id="section10142014">10/14/2014</h4>
<div class="level4">

<p>
Background lecture and paper (required reading, no need to review):
</p>
<ul>
<li class="level1"><div class="li"> <a href="https://www.youtube.com/watch?v=Mq24MXW4g3U" class="urlextern" target="_blank" title="https://www.youtube.com/watch?v=Mq24MXW4g3U" rel="nofollow">Consistency &amp; Coherence Lecture</a></div>
</li>
<li class="level1"><div class="li"> <a href="http://courses.cs.washington.edu/courses/cse548/10wi/Lamport.pdf" class="urlextern" target="_blank" title="http://courses.cs.washington.edu/courses/cse548/10wi/Lamport.pdf" rel="nofollow">Leslie Lamport, "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs", IEEE Trans. Computers 28(9): 690-691 (1979)</a></div>
</li>
</ul>

<p>
Consistency I – Required review (one out of two) due on Monday night
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://hpc.cs.tsinghua.edu.cn/research/zwm/reading/prof/2a.pdf" class="urlextern" target="_blank" title="http://hpc.cs.tsinghua.edu.cn/research/zwm/reading/prof/2a.pdf" rel="nofollow">Gharachorloo et al., "Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors", ISCA 1990.</a></strong></div>
</li>
<li class="level1"><div class="li"> <strong><a href="https://courses.engr.illinois.edu/cs533/sp2012/reading_list/gharachorloo91two.pdf" class="urlextern" target="_blank" title="https://courses.engr.illinois.edu/cs533/sp2012/reading_list/gharachorloo91two.pdf" rel="nofollow">Gharachorloo et al., "Two Techniques to Enhance the Performance of Memory Consistency Models", ICPP 1991.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://www.csd.uoc.gr/~hy460/pdf/kung.pdf" class="urlextern" target="_blank" title="http://www.csd.uoc.gr/~hy460/pdf/kung.pdf" rel="nofollow">Kung et al., "On Optimistic Methods for Concurrency Control", TODS 1981.</a></div>
</li>
<li class="level2"><div class="li"> <a href="https://engineering.purdue.edu/~vpai/Publications/ranganathan-spaa97.pdf" class="urlextern" target="_blank" title="https://engineering.purdue.edu/~vpai/Publications/ranganathan-spaa97.pdf" rel="nofollow">Ranganathan et al., "Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models", SPAA 1997.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.cs.arizona.edu/~gniady/papers/isca99_scrc.pdf" class="urlextern" target="_blank" title="http://www.cs.arizona.edu/~gniady/papers/isca99_scrc.pdf" rel="nofollow">Gniady et al., "Is SC + ILP = RC?", ISCA 1999.</a></div>
</li>
</ul>
</li>
</ul>

<p>
Recommended book
</p>
<ul>
<li class="level1"><div class="li"> <a href="http://www.morganclaypool.com/doi/pdfplus/10.2200/S00346ED1V01Y201104CAC016" class="urlextern" target="_blank" title="http://www.morganclaypool.com/doi/pdfplus/10.2200/S00346ED1V01Y201104CAC016" rel="nofollow">A Primer on Memory Consistency and Cache Coherence, Chapters 1, 3, 4, 5</a></div>
</li>
</ul>

<p>
Further reading in a different area (system level consistency)
</p>
<ul>
<li class="level1"><div class="li"> <a href="http://sns.cs.princeton.edu/docs/eiger-nsdi13.pdf" class="urlextern" target="_blank" title="http://sns.cs.princeton.edu/docs/eiger-nsdi13.pdf" rel="nofollow">Lloyd et al., "Stronger Semantics for Low-Latency Geo-Replicated Storage", NSDI 2013.</a></div>
</li>
</ul>

</div>

<h4 id="section1092014">10/9/2014</h4>
<div class="level4">

<p>
Amirali's Literature Survey
</p>
<ul>
<li class="level1"><div class="li"> <a href="http://www.cs.utah.edu/events/thememoryforum/mike.pdf" class="urlextern" target="_blank" title="http://www.cs.utah.edu/events/thememoryforum/mike.pdf" rel="nofollow">Connor et al., "Highlights of the high-bandwidth memory (HBM) standard", Memory Forum 2014.</a></div>
</li>
<li class="level1"><div class="li"> <a href="https://cs.uwaterloo.ca/~brecht/courses/702/Possible-Readings/multiprocessor/tlb-consistency-computer-1990.pdf" class="urlextern" target="_blank" title="https://cs.uwaterloo.ca/~brecht/courses/702/Possible-Readings/multiprocessor/tlb-consistency-computer-1990.pdf" rel="nofollow">Teller et al., "Translation-Lookaside Buffer Consistency", Computer 1990.</a></div>
</li>
<li class="level1"><div class="li"> <a href="http://research.cs.wisc.edu/multifacet/papers/isca13_direct_segment.pdf" class="urlextern" target="_blank" title="http://research.cs.wisc.edu/multifacet/papers/isca13_direct_segment.pdf" rel="nofollow">Basu et al., "Efficient virtual memroy support in big memory servers", ISCA 2013.</a></div>
</li>
</ul>

<p>
Jiyuan's Paper Discussion: (required 1 out of 3 reviews)
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://mercury.pr.erau.edu/~davisb22/papers/burst_scheduling_hpca13.pdf" class="urlextern" target="_blank" title="http://mercury.pr.erau.edu/~davisb22/papers/burst_scheduling_hpca13.pdf" rel="nofollow">Shao et al., "A Burst Scheduling Access Reordering Mechanism", HPCA 2007.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://users.ece.cmu.edu/~omutlu/pub/dram-aware-caches-TR-HPS-2010-002.pdf" class="urlextern" target="_blank" title="http://users.ece.cmu.edu/~omutlu/pub/dram-aware-caches-TR-HPS-2010-002.pdf" rel="nofollow">Lee et al., "DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems", HPS 2010.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://lca.ece.utexas.edu/people/kaseridis/papers/ISCA_2010.pdf" class="urlextern" target="_blank" title="http://lca.ece.utexas.edu/people/kaseridis/papers/ISCA_2010.pdf" rel="nofollow">http://lca.ece.utexas.edu/people/kaseridis/papers/ISCA_2010.pdf</a></div>
</li>
<li class="level2"><div class="li"> <a href="/~ece742/f14/doku.php?id=firm:fair_and_high-performance_memory_control_for_persistent_memory_systems" class="wikilink2" title="firm:fair_and_high-performance_memory_control_for_persistent_memory_systems" rel="nofollow"> Fair and High-Performance Memory Control for Persistent Memory Systems"</a></div>
</li>
<li class="level2"><div class="li"> <a href="/~ece742/f14/doku.php?id=adaptive_history-based_memory_schedulers" class="wikilink2" title="adaptive_history-based_memory_schedulers" rel="nofollow">Adaptive History-Based Memory Schedulers</a></div>
</li>
<li class="level2"><div class="li"> <a href="/~ece742/f14/doku.php?id=self_optimizing_memory_controllers:a_reinforcement_learning_approach" class="wikilink2" title="self_optimizing_memory_controllers:a_reinforcement_learning_approach" rel="nofollow"> A Reinforcement Learning Approach"</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="http://www.cs.cmu.edu/~chensm/LBA_reading_group/papers/3Ddram-isca08.pdf" class="urlextern" target="_blank" title="http://www.cs.cmu.edu/~chensm/LBA_reading_group/papers/3Ddram-isca08.pdf" rel="nofollow">Loh et al., "3D-Stacked Memory Architectures for Multi-Core Processors", ISCA 2008.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="http://users.ece.gatech.edu/~moin/papers/micro12.pdf" class="urlextern" target="_blank" title="http://users.ece.gatech.edu/~moin/papers/micro12.pdf" rel="nofollow">Qureshi et al., "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", MICRO 2012.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://sampa.cs.washington.edu/papers/micro06_mshr.pdf" class="urlextern" target="_blank" title="http://sampa.cs.washington.edu/papers/micro06_mshr.pdf" rel="nofollow">Tuck et al., "Scalable Cache Miss Handling for High Memory Level Parallelism", MICRO 2006.</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://comparch.gatech.edu/hparch/papers/sim_isca13.pdf" class="urlextern" target="_blank" title="http://comparch.gatech.edu/hparch/papers/sim_isca13.pdf" rel="nofollow">Sim et al., "Resilient die-stacked DRAM caches", ISCA 2013.</a></div>
</li>
</ul>
</li>
<li class="level1"><div class="li"> <strong><a href="http://www.dongpingzhang.com/wordpress/wp-content/uploads/2013/06/MSPC6-Zhang.pdf" class="urlextern" target="_blank" title="http://www.dongpingzhang.com/wordpress/wp-content/uploads/2013/06/MSPC6-Zhang.pdf" rel="nofollow">Zhang et al., "A New Perspective on Processing-in-memory Architecture Design", MSPC 2013.</a></strong></div>
<ul>
<li class="level2"><div class="li"> <a href="https://www.google.com/url?sa=t&amp;rct=j&amp;q=&amp;esrc=s&amp;source=web&amp;cd=1&amp;ved=0CB4QFjAA&amp;url=http%3A%2F%2Fisca2010.inria.fr%2Fmedia%2Fslides%2FISCA_Needle_A_0610.pptx&amp;ei=9kE9VMOuMtLCsATIuIGQCQ&amp;usg=AFQjCNGfI_qA9tHBnR8pJo50uRNYvgVEBw&amp;sig2=OTCWpdAXmMmekm9jun8uBg&amp;bvm=bv.77161500,d.cWc&amp;cad=rja" class="urlextern" target="_blank" title="https://www.google.com/url?sa=t&amp;rct=j&amp;q=&amp;esrc=s&amp;source=web&amp;cd=1&amp;ved=0CB4QFjAA&amp;url=http%3A%2F%2Fisca2010.inria.fr%2Fmedia%2Fslides%2FISCA_Needle_A_0610.pptx&amp;ei=9kE9VMOuMtLCsATIuIGQCQ&amp;usg=AFQjCNGfI_qA9tHBnR8pJo50uRNYvgVEBw&amp;sig2=OTCWpdAXmMmekm9jun8uBg&amp;bvm=bv.77161500,d.cWc&amp;cad=rja" rel="nofollow">Dally et al., "Moving the needle Computer Architecture Research in Academe and Industry", ISCA keynote 2010.</a></div>
</li>
</ul>
</li>
</ul>

</div>

<h4 id="section1072014">10/7/2014</h4>
<div class="level4">

<p>
Hui: (required 1 out of 3 reviews)
</p>
<ul>
<li class="level1"><div class="li"> <strong><a href="http://tinker.cc.gatech.edu/pdfs/MICRO44_Jesse_Beu.pdf" class="urlextern" target="_blank" title="http://tinker.cc.gatech.edu/pdfs/MICRO44_Jesse_Beu.pdf" rel="nofollow">Beu et al., "Manager-Client Pairing: A Framework for Implementing Coherence Hierarchies", MICRO 2011.</a></strong></div>
</li>
<li class="level1"><div class="li"> <strong><a href="http://research.cs.wisc.edu/multifacet/papers/hpca14_quick_release.pdf" class="urlextern" target="_blank" title="http://research.cs.wisc.edu/multifacet/papers/hpca14_quick_release.pdf" rel="nofollow">Hechtman et al., "Quick Release: A Throughput-oriented Approach to Release Consistency on GPUs", HPCA 2014.</a></strong></div>
</li>
<li class="level1"><div class="li"> <strong><a href="http://dl.acm.org/citation.cfm?id=2541982" class="urlextern" target="_blank" title="http://dl.acm.org/citation.cfm?id=2541982" rel="nofollow">Voskuilen et al., "High-Performance Fractal Coherence", ASPLOS 2014.</a></strong></div>
</li>
</ul>

</div>

<h4 id="section1022014">10/2/2014</h4>
<div class="level4">

<p>
Required review for the Memory Forum paper:
</p>
<div class="table sectionedit4"><table class="inline">
	<tbody><tr class="row0">
		<th class="col0"> Due 9/28/2014 </th><td class="col1"> <a href="http://www.cs.utah.edu/events/thememoryforum/kang.pdf" class="urlextern" target="_blank" title="http://www.cs.utah.edu/events/thememoryforum/kang.pdf" rel="nofollow">Kang et al., "Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling", Memory Forum 2014.</a> </td>
	</tr>
	<tr class="row1">
		<th class="col0"> </th><td class="col1"> [[<a href="http://users.ece.cmu.edu/~omutlu/pub/salp-dram_isca12.pdf" class="urlextern" target="_blank" title="http://users.ece.cmu.edu/~omutlu/pub/salp-dram_isca12.pdf" rel="nofollow">http://users.ece.cmu.edu/~omutlu/pub/salp-dram_isca12.pdf</a>
