--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5786 paths analyzed, 740 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.217ns.
--------------------------------------------------------------------------------

Paths for end point Left_debounce/Flip3/Q (SLICE_X65Y76.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_1 (FF)
  Destination:          Left_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.773 - 0.815)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_1 to Left_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.CQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_1
    SLICE_X36Y65.A1      net (fanout=1)        1.187   pulse1000/cnt/Q<1>
    SLICE_X36Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>1
                                                       pulse1000/pulse_int<15>2
    SLICE_X32Y65.D3      net (fanout=1)        0.860   pulse1000/pulse_int<15>1
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X65Y76.CE      net (fanout=46)       2.184   pulse_1000
    SLICE_X65Y76.CLK     Tceck                 0.205   Left_debounce/Flip3/Q
                                                       Left_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (0.909ns logic, 4.231ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Left_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.773 - 0.815)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Left_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_0
    SLICE_X33Y65.A3      net (fanout=1)        1.162   pulse1000/cnt/Q<0>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X65Y76.CE      net (fanout=46)       2.184   pulse_1000
    SLICE_X65Y76.CLK     Tceck                 0.205   Left_debounce/Flip3/Q
                                                       Left_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (0.909ns logic, 4.144ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Left_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (1.356 - 1.484)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Left_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.DQ      Tcko                  0.456   pulse1000/cnt/Q<10>
                                                       pulse1000/cnt/Q_10
    SLICE_X33Y65.A1      net (fanout=1)        0.956   pulse1000/cnt/Q<10>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X65Y76.CE      net (fanout=46)       2.184   pulse_1000
    SLICE_X65Y76.CLK     Tceck                 0.205   Left_debounce/Flip3/Q
                                                       Left_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.909ns logic, 3.938ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point Center_debounce/Flip1/Q (SLICE_X15Y106.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_1 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.110ns (1.507 - 1.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_1 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.CQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_1
    SLICE_X36Y65.A1      net (fanout=1)        1.187   pulse1000/cnt/Q<1>
    SLICE_X36Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>1
                                                       pulse1000/pulse_int<15>2
    SLICE_X32Y65.D3      net (fanout=1)        0.860   pulse1000/pulse_int<15>1
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y106.CE     net (fanout=46)       2.115   pulse_1000
    SLICE_X15Y106.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (0.909ns logic, 4.162ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.110ns (1.507 - 1.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_0
    SLICE_X33Y65.A3      net (fanout=1)        1.162   pulse1000/cnt/Q<0>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y106.CE     net (fanout=46)       2.115   pulse_1000
    SLICE_X15Y106.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (0.909ns logic, 4.075ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (1.507 - 1.631)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.DQ      Tcko                  0.456   pulse1000/cnt/Q<10>
                                                       pulse1000/cnt/Q_10
    SLICE_X33Y65.A1      net (fanout=1)        0.956   pulse1000/cnt/Q<10>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y106.CE     net (fanout=46)       2.115   pulse_1000
    SLICE_X15Y106.CLK    Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.909ns logic, 3.869ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Up_debounce/Flip3/Q (SLICE_X64Y78.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_1 (FF)
  Destination:          Up_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.776 - 0.815)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_1 to Up_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.CQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_1
    SLICE_X36Y65.A1      net (fanout=1)        1.187   pulse1000/cnt/Q<1>
    SLICE_X36Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>1
                                                       pulse1000/pulse_int<15>2
    SLICE_X32Y65.D3      net (fanout=1)        0.860   pulse1000/pulse_int<15>1
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X64Y78.CE      net (fanout=46)       2.056   pulse_1000
    SLICE_X64Y78.CLK     Tceck                 0.205   Up_debounce/Flip3/Q
                                                       Up_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (0.909ns logic, 4.103ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_0 (FF)
  Destination:          Up_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.776 - 0.815)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_0 to Up_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.456   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_0
    SLICE_X33Y65.A3      net (fanout=1)        1.162   pulse1000/cnt/Q<0>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X64Y78.CE      net (fanout=46)       2.056   pulse_1000
    SLICE_X64Y78.CLK     Tceck                 0.205   Up_debounce/Flip3/Q
                                                       Up_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.909ns logic, 4.016ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Up_debounce/Flip3/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (1.359 - 1.484)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Up_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.DQ      Tcko                  0.456   pulse1000/cnt/Q<10>
                                                       pulse1000/cnt/Q_10
    SLICE_X33Y65.A1      net (fanout=1)        0.956   pulse1000/cnt/Q<10>
    SLICE_X33Y65.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X32Y65.D2      net (fanout=1)        0.798   pulse1000/pulse_int<15>
    SLICE_X32Y65.D       Tilo                  0.124   pulse1000/cnt/count<6>
                                                       pulse1000/pulse_int<15>3
    SLICE_X64Y78.CE      net (fanout=46)       2.056   pulse_1000
    SLICE_X64Y78.CLK     Tceck                 0.205   Up_debounce/Flip3/Q
                                                       Up_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (0.909ns logic, 3.810ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_2 (SLICE_X53Y65.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_2 (FF)
  Destination:          pulse1000/cnt/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.257ns (0.771 - 0.514)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_2 to pulse1000/cnt/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.141   pulse1000/cnt/count<3>
                                                       pulse1000/cnt/count_2
    SLICE_X53Y65.D5      net (fanout=2)        0.295   pulse1000/cnt/count<2>
    SLICE_X53Y65.CLK     Tah         (-Th)     0.047   pulse1000/cnt/Q<2>
                                                       pulse1000/cnt/Q_2_rstpot
                                                       pulse1000/cnt/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.094ns logic, 0.295ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point pulsetrain/cnt/Q_15 (SLICE_X66Y72.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulsetrain/cnt/count_15 (FF)
  Destination:          pulsetrain/cnt/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulsetrain/cnt/count_15 to pulsetrain/cnt/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y72.DQ      Tcko                  0.141   pulsetrain/cnt/count<15>
                                                       pulsetrain/cnt/count_15
    SLICE_X66Y72.D5      net (fanout=2)        0.091   pulsetrain/cnt/count<15>
    SLICE_X66Y72.CLK     Tah         (-Th)     0.076   pulsetrain/cnt/Q<15>
                                                       pulsetrain/cnt/Q_15_rstpot
                                                       pulsetrain/cnt/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.065ns logic, 0.091ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point pulsetrain/cnt/Q_19 (SLICE_X66Y73.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulsetrain/cnt/count_19 (FF)
  Destination:          pulsetrain/cnt/Q_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulsetrain/cnt/count_19 to pulsetrain/cnt/Q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.DQ      Tcko                  0.141   pulsetrain/cnt/count<19>
                                                       pulsetrain/cnt/count_19
    SLICE_X66Y73.D5      net (fanout=2)        0.091   pulsetrain/cnt/count<19>
    SLICE_X66Y73.CLK     Tah         (-Th)     0.076   pulsetrain/cnt/Q<19>
                                                       pulsetrain/cnt/Q_19_rstpot
                                                       pulsetrain/cnt/Q_19
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.065ns logic, 0.091ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulsetrain/cnt/count<11>/CLK
  Logical resource: pulsetrain/cnt/count_10/CK
  Location pin: SLICE_X67Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulsetrain/cnt/count<11>/CLK
  Logical resource: pulsetrain/cnt/count_10/CK
  Location pin: SLICE_X67Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.217|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5786 paths, 0 nets, and 1068 connections

Design statistics:
   Minimum period:   5.217ns{1}   (Maximum frequency: 191.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 07 15:00:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



