/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [12:0] _02_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  reg [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  reg [9:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  reg [11:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_66z;
  wire [14:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [23:0] celloutsig_0_75z;
  wire [20:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_23z ? celloutsig_0_28z[2] : celloutsig_0_15z);
  assign celloutsig_0_35z = !(celloutsig_0_8z ? celloutsig_0_16z : celloutsig_0_32z[1]);
  assign celloutsig_0_37z = !(celloutsig_0_30z[2] ? celloutsig_0_23z : celloutsig_0_34z[6]);
  assign celloutsig_0_4z = !(in_data[12] ? in_data[12] : celloutsig_0_2z);
  assign celloutsig_0_48z = !(celloutsig_0_33z[1] ? celloutsig_0_9z[4] : celloutsig_0_20z);
  assign celloutsig_0_62z = !(celloutsig_0_13z ? celloutsig_0_36z[3] : celloutsig_0_9z[23]);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? in_data[56] : celloutsig_0_4z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[0] ? celloutsig_1_0z[2] : celloutsig_1_0z[1]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? in_data[125] : in_data[151]);
  assign celloutsig_1_12z = !(celloutsig_1_10z[20] ? celloutsig_1_2z : _00_);
  assign celloutsig_0_11z = !(in_data[6] ? celloutsig_0_8z : celloutsig_0_7z);
  assign celloutsig_0_23z = !(celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_2z);
  assign celloutsig_0_51z = ~celloutsig_0_5z;
  assign celloutsig_1_4z = ~in_data[142];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_11z = ~celloutsig_1_8z[4];
  assign celloutsig_1_14z = ~celloutsig_1_8z[9];
  assign celloutsig_0_12z = ~celloutsig_0_8z;
  assign celloutsig_0_17z = ~celloutsig_0_13z;
  assign celloutsig_0_19z = ~celloutsig_0_7z;
  assign celloutsig_1_5z = ~((celloutsig_1_0z[2] | celloutsig_1_1z) & (celloutsig_1_0z[0] | celloutsig_1_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_5z | in_data[62]) & (celloutsig_0_12z | celloutsig_0_8z));
  assign celloutsig_0_20z = ~((celloutsig_0_11z | celloutsig_0_10z[0]) & (celloutsig_0_17z | celloutsig_0_6z));
  assign celloutsig_0_24z = ~((celloutsig_0_9z[24] | celloutsig_0_15z) & (celloutsig_0_22z | celloutsig_0_6z));
  assign celloutsig_0_44z = celloutsig_0_18z | ~(celloutsig_0_13z);
  assign celloutsig_0_52z = celloutsig_0_40z[8] | ~(celloutsig_0_9z[8]);
  assign celloutsig_0_73z = celloutsig_0_34z[6] | ~(celloutsig_0_4z);
  assign celloutsig_0_8z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_1z = in_data[2] | ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_6z | ~(celloutsig_0_13z);
  assign celloutsig_0_16z = celloutsig_0_2z | ~(celloutsig_0_10z[4]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(in_data[47]);
  reg [4:0] _35_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _35_ <= 5'h00;
    else _35_ <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign { _01_[4:2], _00_, _01_[0] } = _35_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 13'h0000;
    else _02_ <= { in_data[16:9], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[94:83] > in_data[32:21];
  assign celloutsig_0_45z = { celloutsig_0_43z[3:2], celloutsig_0_16z, celloutsig_0_31z } > { celloutsig_0_29z[2:0], celloutsig_0_22z };
  assign celloutsig_0_5z = { celloutsig_0_3z[5:0], celloutsig_0_2z, celloutsig_0_1z } > in_data[45:38];
  assign celloutsig_0_56z = { celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_12z } > celloutsig_0_34z[4:0];
  assign celloutsig_0_6z = { celloutsig_0_3z[4:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_3z[7:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_16z = { in_data[124:122], celloutsig_1_0z } > { celloutsig_1_9z[1:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_9z[4:0], celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_22z = { in_data[74], celloutsig_0_3z } > celloutsig_0_10z[12:4];
  assign celloutsig_0_3z = { in_data[89:84], celloutsig_0_1z, celloutsig_0_1z } * in_data[47:40];
  assign celloutsig_0_39z = { celloutsig_0_10z[12:6], celloutsig_0_27z } * celloutsig_0_9z[20:13];
  assign celloutsig_1_9z = { celloutsig_1_8z[8], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } * in_data[179:174];
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_0z } * celloutsig_1_9z[4:0];
  assign celloutsig_0_57z = ~ { celloutsig_0_54z[6], celloutsig_0_43z };
  assign celloutsig_0_66z = ~ { celloutsig_0_33z[1:0], celloutsig_0_30z, celloutsig_0_37z };
  assign celloutsig_0_10z = ~ { celloutsig_0_9z[24:13], celloutsig_0_4z };
  assign celloutsig_0_28z = ~ _02_[10:3];
  assign celloutsig_0_30z = { _02_[10:9], celloutsig_0_17z } <<< { _02_[5], celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_32z = celloutsig_0_29z[7:1] <<< { celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_31z };
  assign celloutsig_0_36z = celloutsig_0_32z[4:1] <<< celloutsig_0_28z[6:3];
  assign celloutsig_0_42z = { celloutsig_0_3z[5:2], celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_6z } <<< in_data[84:68];
  assign celloutsig_0_43z = in_data[54:51] <<< { in_data[47], celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_0_75z = { celloutsig_0_40z[8:6], celloutsig_0_31z, celloutsig_0_73z, celloutsig_0_42z, celloutsig_0_5z, celloutsig_0_13z } <<< { celloutsig_0_39z[4:0], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_52z, celloutsig_0_56z, celloutsig_0_68z };
  assign celloutsig_1_10z = in_data[155:134] <<< { in_data[161:144], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[74:58], celloutsig_0_3z } <<< { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_15z } <<< { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_26z = { celloutsig_0_25z[4:1], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_11z } <<< celloutsig_0_9z[19:13];
  assign celloutsig_0_34z = { in_data[38:35], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_11z } - { celloutsig_0_3z[6:5], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_54z = { celloutsig_0_34z[6], celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_37z } - { celloutsig_0_40z[11], celloutsig_0_40z[11], celloutsig_0_40z[8:3] };
  assign celloutsig_0_68z = { celloutsig_0_57z[2:0], celloutsig_0_46z } - { celloutsig_0_66z[3:0], celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_51z, celloutsig_0_56z, celloutsig_0_51z, celloutsig_0_37z, celloutsig_0_44z, celloutsig_0_13z };
  assign celloutsig_0_76z = { in_data[93:84], celloutsig_0_62z, celloutsig_0_39z, celloutsig_0_48z, celloutsig_0_8z } - { celloutsig_0_32z[5:1], celloutsig_0_40z[15:11], celloutsig_0_40z[11], celloutsig_0_40z[11], celloutsig_0_40z[8:0] };
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_12z) | celloutsig_0_13z);
  assign celloutsig_0_18z = ~((celloutsig_0_12z & celloutsig_0_0z) | celloutsig_0_8z);
  assign celloutsig_0_27z = ~((celloutsig_0_13z & celloutsig_0_24z) | celloutsig_0_17z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_33z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_33z = { celloutsig_0_10z[12:11], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_12z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_46z = 12'h000;
    else if (clkin_data[128]) celloutsig_0_46z = { celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_8z, celloutsig_0_25z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[160]) celloutsig_1_0z = in_data[105:103];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_29z = 8'h00;
    else if (!clkin_data[128]) celloutsig_0_29z = { celloutsig_0_26z[3:1], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_20z };
  assign { celloutsig_0_40z[8:2], celloutsig_0_40z[0], celloutsig_0_40z[15:11], celloutsig_0_40z[1] } = ~ { celloutsig_0_32z, celloutsig_0_31z, _02_[12:9], celloutsig_0_16z, celloutsig_0_15z };
  assign { celloutsig_1_8z[4:0], celloutsig_1_8z[10:8] } = ~ { _01_[4:2], _00_, _01_[0], celloutsig_1_0z };
  assign _01_[1] = _00_;
  assign celloutsig_0_40z[10:9] = { celloutsig_0_40z[11], celloutsig_0_40z[11] };
  assign celloutsig_1_8z[7:5] = celloutsig_1_8z[10:8];
  assign { out_data[128], out_data[100:96], out_data[55:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
