
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c6288.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ../sample_circuits/c6288.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ../sample_circuits/c6288.ckt: 0.0s 0.1s

#FAULT COVERAGE RESULTS :
#number of test vectors = 202
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 16968
#total gate fault coverage = 97.65%
#number of equivalent gate faults (collapsed) = 17312
#number of equivalent detected faults = 16921
#equivalent gate fault coverage = 97.74%

T'00100111111011001100011000011111 1'
T'10111111110001100111111111111101 1'
T'11010001101100101111011011100111 1'
T'11101100110101001101110111111110 1'
T'01110111010111010110111100101011 1'
T'10110110000111111100111100010000 1'
T'11011011110101011111111111111110 1'
T'00111010111111101011111111111110 0'
T'11100101000111101111001111011110 1'
T'11101111110110111011001011010100 1'
T'11010101000101001011111111100100 1'
T'00101110010001001100101011000111 1'
T'11001011101001001011011110111011 1'
T'11110110010011011011111010000010 1'
T'01100100111011101100110011110000 1'
T'11110111001010001111101111101001 1'
T'11111111111101001111111111111010 1'
T'11011011001010110111101011110001 1'
T'10011111110110110010000110110110 1'
T'11000001111110111011000010111010 1'
T'11010101010001111100111011101000 1'
T'11111100111011101110000100011001 1'
T'11111100000000011111100000000001 1'
T'10111111000100101111111100000100 1'
T'11111111100101111111110010001000 1'
T'11111111101101111111111111100101 1'
T'10110110100101001111111110000110 1'
T'11011011111010001111111111110001 1'
T'11111110011110001111111111111100 1'
T'11111111111111011111111111111110 1'
T'11110111111101111100010011001101 1'
T'11111000011110111101101000011011 1'
T'11111110011110111111010101101011 1'
T'11111111001000111111110110100001 1'
T'11111111001100011111111101001001 1'
T'11111111100100111111111101000000 1'
T'11111111111111111111111111111010 1'
T'01111111111111010000000000001100 1'
T'01100110000110110110100101010011 1'
T'01011111011011010001011010010010 1'
T'01011100000100010101101100110011 1'
T'11110111101011110011111101001001 1'
T'11110111100010010111111101001000 1'
T'11111010111101110101111111101110 1'
T'11111110101111010101111111111110 1'
T'11111111010111110101111111111110 1'
T'11000001000011001111111111111110 0'
T'10001100000011001111111111111110 0'
T'10101101001001110000000000001101 0'
T'11111010000000011111001111011010 1'
T'11101000101110111110110110011111 1'
T'10000111000010111000100101011010 1'
T'11111111111111111111111111111000 1'
T'11111111111110111111111111111101 1'
T'11111111110010111111111111000111 1'
T'11111111010101111111111000011110 1'
T'11101010001000011100111001011011 1'
T'11111111111101011111111111110001 1'
T'11111111111110111111111111100101 1'
T'11111110111010111111111111001000 1'
T'11111110111100111111111111110010 1'
T'11111011101010011111111110011111 1'
T'01111111111111101111111111111111 0'
T'00010111111111101111111111111110 0'
T'11110111111111110000000001111111 1'
T'11111111111110101111111111111110 1'
T'11111111101001111111111011010110 1'
T'01111111111111101111111111111110 0'
T'11111111000101100111101111111011 1'
T'11111110011001111111101101011000 1'
T'11011111111110110000001111101001 1'
T'11011111111111110011110100010010 1'
T'11011100000011111111110101100011 1'
T'10111110110000010001111010110110 1'
T'10100011101001111111001111011010 1'
T'10111101100000011110011000010101 1'
T'01111111111110110000000000110000 1'
T'01111111110110110000000111011101 1'
T'11111111111111110000001111111111 1'
T'01111111101100010000011101001011 1'
T'11111111111111110000111111111110 1'
T'01111100001011010011101011011011 1'
T'11010111100110111101010100001010 1'
T'01101001100100011111101000010010 1'
T'01000001011110011100000011100111 1'
T'10001000100100110101101010111011 1'
T'11111111111011010000000100011110 1'
T'11111111010010010000001000010001 1'
T'11111100101001110000011111101110 0'
T'11110000110001010001000110111001 1'
T'11111010010010110010011011011001 1'
T'11101111011010110011110001011001 0'
T'11001100001010010100010101100001 1'
T'11000111101000110111100110001110 0'
T'10010010010011111100010001000001 1'
T'11100001100110011000001111110001 0'
T'10011111100011110101010100100110 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 97
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 16968
#total gate fault coverage = 97.65%
#number of equivalent gate faults (collapsed) = 17312
#number of equivalent detected faults = 16921
#equivalent gate fault coverage = 97.74%

#atpg: cputime for test pattern generation ../sample_circuits/c6288.ckt: 9.9s 10.1s
