Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul 26 16:13:04 2023
| Host         : DESKTOP-D7NHA9U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RPN_Module_timing_summary_routed.rpt -pb RPN_Module_timing_summary_routed.pb -rpx RPN_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : RPN_Module
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  251          inf        0.000                      0                  251           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           251 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 1.537ns (26.145%)  route 4.342ns (73.855%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     4.582 r  result_reg_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.605     5.187    result_reg0[6]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.142     5.329 r  result_reg[6]_i_1/O
                         net (fo=2, routed)           0.550     5.879    p_1_in[6]
    SLICE_X3Y11          FDRE                                         r  result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 1.645ns (28.057%)  route 4.218ns (71.943%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.538 r  result_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.538    result_reg_reg[6]_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.677 r  result_reg_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.572     5.249    result_reg0[7]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.155     5.404 r  result_reg[7]_i_2/O
                         net (fo=2, routed)           0.459     5.863    p_1_in[7]
    SLICE_X2Y12          FDRE                                         r  result_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 1.645ns (28.437%)  route 4.140ns (71.563%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.538 r  result_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.538    result_reg_reg[6]_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.677 r  result_reg_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.572     5.249    result_reg0[7]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.155     5.404 r  result_reg[7]_i_2/O
                         net (fo=2, routed)           0.381     5.785    p_1_in[7]
    SLICE_X3Y11          FDRE                                         r  result_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.628ns  (logic 1.513ns (26.884%)  route 4.115ns (73.116%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.548 r  result_reg_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.448     4.996    result_reg0[5]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.152     5.148 r  result_reg[5]_i_1/O
                         net (fo=2, routed)           0.480     5.628    p_1_in[5]
    SLICE_X0Y10          FDRE                                         r  result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.594ns  (logic 1.340ns (23.953%)  route 4.254ns (76.047%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     4.372 r  result_reg_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.407     4.780    result_reg0[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.155     4.935 r  result_reg[3]_i_1/O
                         net (fo=2, routed)           0.659     5.594    p_1_in[3]
    SLICE_X1Y12          FDRE                                         r  result_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.562ns  (logic 1.461ns (26.267%)  route 4.101ns (73.733%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     4.496 r  result_reg_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.567     5.063    result_reg0[4]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.152     5.215 r  result_reg[4]_i_1/O
                         net (fo=2, routed)           0.347     5.562    p_1_in[4]
    SLICE_X1Y10          FDRE                                         r  result_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.482ns  (logic 1.537ns (28.035%)  route 3.945ns (71.965%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     4.582 r  result_reg_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.605     5.187    result_reg0[6]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.142     5.329 r  result_reg[6]_i_1/O
                         net (fo=2, routed)           0.153     5.482    p_1_in[6]
    SLICE_X1Y11          FDRE                                         r  result_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 1.340ns (24.852%)  route 4.052ns (75.148%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     4.372 r  result_reg_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.407     4.780    result_reg0[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.155     4.935 r  result_reg[3]_i_1/O
                         net (fo=2, routed)           0.457     5.392    p_1_in[3]
    SLICE_X1Y11          FDRE                                         r  result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 1.461ns (28.017%)  route 3.754ns (71.983%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     4.496 r  result_reg_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.567     5.063    result_reg0[4]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.152     5.215 r  result_reg[4]_i_1/O
                         net (fo=2, routed)           0.000     5.215    p_1_in[4]
    SLICE_X0Y12          FDRE                                         r  result_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 1.513ns (29.388%)  route 3.635ns (70.612%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[0]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.282     0.282 r  stack_ptr_reg[0]/Q
                         net (fo=27, routed)          0.734     1.016    ptr[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.153     1.169 r  stack[0][1]_i_4/O
                         net (fo=5, routed)           0.522     1.691    stack[0][1]_i_4_n_0
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.053     1.744 r  stack[0][1]_i_2/O
                         net (fo=16, routed)          1.144     2.888    data[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.053     2.941 r  result_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     2.941    result_reg[2]_i_8_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     3.286 r  result_reg_reg[2]_i_2/O[2]
                         net (fo=2, routed)           0.787     4.073    result_reg_reg[2]_i_2_n_5
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.152     4.225 r  result_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.225    result_reg[6]_i_8_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     4.548 r  result_reg_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.448     4.996    result_reg0[5]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.152     5.148 r  result_reg[5]_i_1/O
                         net (fo=2, routed)           0.000     5.148    p_1_in[5]
    SLICE_X0Y12          FDRE                                         r  result_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.277%)  route 0.128ns (46.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  result_reg_reg[0]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  result_reg_reg[0]/Q
                         net (fo=1, routed)           0.128     0.246    result_OBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.274 r  stack[0][0]_i_1/O
                         net (fo=8, routed)           0.000     0.274    stack[0]
    SLICE_X0Y11          FDRE                                         r  stack_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.256%)  route 0.150ns (50.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  stack_ptr_reg[2]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  stack_ptr_reg[2]/Q
                         net (fo=27, routed)          0.150     0.268    ptr[2]
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.028     0.296 r  stack_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    stack_ptr[2]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  stack_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (37.004%)  route 0.218ns (62.996%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.186    result_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  stack[0][1]_i_1/O
                         net (fo=8, routed)           0.131     0.346    stack[1]
    SLICE_X4Y11          FDRE                                         r  stack_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_ptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.146ns (38.570%)  route 0.233ns (61.430%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  stack_ptr_reg[1]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  stack_ptr_reg[1]/Q
                         net (fo=26, routed)          0.233     0.351    ptr[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.028     0.379 r  stack_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    stack_ptr[1]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  stack_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.128ns (32.973%)  route 0.260ns (67.027%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.186    result_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  stack[0][1]_i_1/O
                         net (fo=8, routed)           0.174     0.388    stack[1]
    SLICE_X7Y11          FDRE                                         r  stack_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.128ns (32.687%)  route 0.264ns (67.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.186    result_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  stack[0][1]_i_1/O
                         net (fo=8, routed)           0.177     0.392    stack[1]
    SLICE_X5Y10          FDRE                                         r  stack_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.146ns (37.020%)  route 0.248ns (62.980%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  result_reg_reg[0]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  result_reg_reg[0]/Q
                         net (fo=1, routed)           0.128     0.246    result_OBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.274 r  stack[0][0]_i_1/O
                         net (fo=8, routed)           0.120     0.394    stack[0]
    SLICE_X3Y10          FDRE                                         r  stack_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.128ns (32.264%)  route 0.269ns (67.736%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.186    result_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  stack[0][1]_i_1/O
                         net (fo=8, routed)           0.182     0.397    stack[1]
    SLICE_X4Y10          FDRE                                         r  stack_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.128ns (32.035%)  route 0.272ns (67.965%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[1]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.186    result_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.214 r  stack[0][1]_i_1/O
                         net (fo=8, routed)           0.185     0.400    stack[1]
    SLICE_X5Y11          FDRE                                         r  stack_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.128ns (31.087%)  route 0.284ns (68.913%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  result_reg_reg[3]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  result_reg_reg[3]/Q
                         net (fo=1, routed)           0.120     0.220    result_OBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.028     0.248 r  stack[0][3]_i_1/O
                         net (fo=8, routed)           0.163     0.412    stack[3]
    SLICE_X5Y12          FDRE                                         r  stack_reg[2][3]/D
  -------------------------------------------------------------------    -------------------





