// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/18/2023 03:59:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clk,
	rst,
	i,
	j,
	mines_quantity,
	trigger,
	check,
	select,
	segments,
	vga_clk,
	h_sync,
	v_sync,
	sync_b,
	blank_b,
	red,
	green,
	blue);
input 	clk;
input 	rst;
input 	[2:0] i;
input 	[2:0] j;
input 	[3:0] mines_quantity;
input 	trigger;
input 	check;
input 	select;
output 	[6:0] segments;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// segments[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segments[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mines_quantity[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mines_quantity[1]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mines_quantity[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mines_quantity[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// check	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trigger	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult1~8 ;
wire \Mult1~9 ;
wire \Mult1~10 ;
wire \Mult1~11 ;
wire \Mult1~12 ;
wire \Mult1~13 ;
wire \Mult1~14 ;
wire \Mult1~15 ;
wire \Mult1~16 ;
wire \Mult1~17 ;
wire \Mult1~18 ;
wire \Mult1~19 ;
wire \Mult1~20 ;
wire \Mult1~21 ;
wire \Mult1~22 ;
wire \Mult1~23 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \mines_quantity[3]~input_o ;
wire \mines_quantity[2]~input_o ;
wire \mines_quantity[1]~input_o ;
wire \mines_quantity[0]~input_o ;
wire \display|WideOr6~0_combout ;
wire \display|WideOr5~0_combout ;
wire \display|WideOr4~0_combout ;
wire \display|WideOr3~0_combout ;
wire \display|WideOr2~0_combout ;
wire \display|WideOr1~0_combout ;
wire \display|WideOr0~0_combout ;
wire \clk~input_o ;
wire \vga_pll|divider~0_combout ;
wire \vga_pll|divider~q ;
wire \vgaCont|Add0~21_sumout ;
wire \vgaCont|Add0~6 ;
wire \vgaCont|Add0~9_sumout ;
wire \vgaCont|Add0~10 ;
wire \vgaCont|Add0~13_sumout ;
wire \vgaCont|Add0~14 ;
wire \vgaCont|Add0~17_sumout ;
wire \vgaCont|Add0~18 ;
wire \vgaCont|Add0~1_sumout ;
wire \vgaCont|Equal0~0_combout ;
wire \vgaCont|Equal0~1_combout ;
wire \vgaCont|Add0~22 ;
wire \vgaCont|Add0~25_sumout ;
wire \vgaCont|Add0~26 ;
wire \vgaCont|Add0~29_sumout ;
wire \vgaCont|x[2]~DUPLICATE_q ;
wire \vgaCont|Add0~30 ;
wire \vgaCont|Add0~33_sumout ;
wire \vgaCont|Add0~34 ;
wire \vgaCont|Add0~37_sumout ;
wire \vgaCont|Add0~38 ;
wire \vgaCont|Add0~5_sumout ;
wire \vgaCont|h_sync~0_combout ;
wire \vgaCont|Add1~21_sumout ;
wire \vgaCont|Add1~2 ;
wire \vgaCont|Add1~9_sumout ;
wire \vgaCont|Add1~10 ;
wire \vgaCont|Add1~13_sumout ;
wire \vgaCont|Add1~14 ;
wire \vgaCont|Add1~17_sumout ;
wire \vgaCont|Add1~18 ;
wire \vgaCont|Add1~5_sumout ;
wire \vgaCont|Equal1~0_combout ;
wire \vgaCont|Equal1~1_combout ;
wire \vgaCont|Add1~22 ;
wire \vgaCont|Add1~25_sumout ;
wire \vgaCont|Add1~26 ;
wire \vgaCont|Add1~29_sumout ;
wire \vgaCont|Add1~30 ;
wire \vgaCont|Add1~33_sumout ;
wire \vgaCont|Add1~34 ;
wire \vgaCont|Add1~37_sumout ;
wire \vgaCont|Add1~38 ;
wire \vgaCont|Add1~1_sumout ;
wire \vgaCont|v_sync~0_combout ;
wire \vgaCont|v_sync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \gen_grid|rectBGLeft|LessThan1~0_combout ;
wire \vgaCont|blank_b~0_combout ;
wire \vgaCont|blank_b~1_combout ;
wire \gen_grid|blue[0]~0_combout ;
wire \j[0]~input_o ;
wire \j[1]~input_o ;
wire \j[2]~input_o ;
wire \gen_grid|rectPlayer|LessThan3~0_combout ;
wire \gen_grid|rectPlayer|LessThan2~0_combout ;
wire \gen_grid|rectPlayer|LessThan2~1_combout ;
wire \gen_grid|rectPlayer|LessThan2~2_combout ;
wire \i[0]~input_o ;
wire \i[1]~input_o ;
wire \i[2]~input_o ;
wire \Mult0~12 ;
wire \Mult0~11 ;
wire \Mult0~10 ;
wire \Mult0~9 ;
wire \Mult0~8 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \gen_grid|rectPlayer|in_rectangle~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \trigger~input_o ;
wire \fsm|state~9_combout ;
wire \rst~input_o ;
wire \fsm|state~11_combout ;
wire \fsm|state.000~q ;
wire \fsm|state~10_combout ;
wire \fsm|state.001~q ;
wire \Add0~17_sumout ;
wire \Add0~21_sumout ;
wire \vgaCont|x[0]~DUPLICATE_q ;
wire \gen_grid|rectPlayer|LessThan1~0_combout ;
wire \gen_grid|rectPlayer|LessThan0~0_combout ;
wire \gen_grid|rectPlayer|LessThan0~1_combout ;
wire \Add0~9_sumout ;
wire \Add0~13_sumout ;
wire \gen_grid|rectPlayer|LessThan0~2_combout ;
wire \Add0~5_sumout ;
wire \gen_grid|rectPlayer|LessThan0~3_combout ;
wire \gen_grid|Add0~30_cout ;
wire \gen_grid|Add0~26 ;
wire \gen_grid|Add0~22 ;
wire \gen_grid|Add0~18 ;
wire \gen_grid|Add0~14 ;
wire \gen_grid|Add0~9_sumout ;
wire \gen_grid|Add0~17_sumout ;
wire \gen_grid|Add0~21_sumout ;
wire \gen_grid|Add0~25_sumout ;
wire \gen_grid|rectPlayer|LessThan1~1_combout ;
wire \gen_grid|rectPlayer|LessThan1~2_combout ;
wire \gen_grid|Add0~13_sumout ;
wire \gen_grid|rectPlayer|LessThan1~3_combout ;
wire \gen_grid|Add0~10 ;
wire \gen_grid|Add0~6 ;
wire \gen_grid|Add0~1_sumout ;
wire \gen_grid|Add0~5_sumout ;
wire \gen_grid|rectPlayer|LessThan1~4_combout ;
wire \gen_grid|Add1~30_cout ;
wire \gen_grid|Add1~26 ;
wire \gen_grid|Add1~22 ;
wire \gen_grid|Add1~18 ;
wire \gen_grid|Add1~14 ;
wire \gen_grid|Add1~10 ;
wire \gen_grid|Add1~6 ;
wire \gen_grid|Add1~1_sumout ;
wire \gen_grid|Add1~13_sumout ;
wire \gen_grid|Add1~21_sumout ;
wire \gen_grid|Add1~25_sumout ;
wire \gen_grid|rectPlayer|LessThan3~1_combout ;
wire \gen_grid|Add1~17_sumout ;
wire \gen_grid|rectPlayer|LessThan3~2_combout ;
wire \gen_grid|Add1~9_sumout ;
wire \gen_grid|rectPlayer|LessThan3~3_combout ;
wire \gen_grid|Add1~5_sumout ;
wire \gen_grid|rectPlayer|LessThan3~4_combout ;
wire \gen_grid|selectCell~0_combout ;
wire \select~input_o ;
wire \gen_grid|red[0]~0_combout ;
wire \gen_grid|Add2~4_combout ;
wire \gen_grid|Add2~2_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ;
wire \gen_grid|Add2~3_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ;
wire \vgaCont|LessThan0~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ;
wire \gen_grid|rectBGLeft|LessThan1~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ;
wire \gen_grid|Add2~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ;
wire \gen_grid|Add2~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ;
wire \gen_grid|LessThan2~1_combout ;
wire \gen_grid|LessThan2~0_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ;
wire \gen_grid|LessThan3~1_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ;
wire \gen_grid|LessThan3~0_combout ;
wire \gen_grid|LessThan1~0_combout ;
wire \gen_grid|red~1_combout ;
wire \gen_grid|red~2_combout ;
wire \gen_grid|red[1]~3_combout ;
wire \check~input_o ;
wire \gen_grid|red~4_combout ;
wire \gen_grid|red[4]~5_combout ;
wire \gen_grid|rectPlayer|in_rectangle~1_combout ;
wire \gen_grid|red~6_combout ;
wire \gen_grid|red[5]~7_combout ;
wire \gen_grid|green[1]~0_combout ;
wire \gen_grid|green[1]~1_combout ;
wire \gen_grid|green[4]~2_combout ;
wire \gen_grid|green[5]~3_combout ;
wire \gen_grid|blue[1]~1_combout ;
wire \gen_grid|blue[4]~2_combout ;
wire \gen_grid|blue[5]~3_combout ;
wire [9:0] i_aux;
wire [9:0] \vgaCont|x ;
wire [9:0] j_aux;
wire [9:0] \vgaCont|y ;

wire [63:0] \Mult0~mac_RESULTA_bus ;
wire [63:0] \Mult1~mac_RESULTA_bus ;

assign i_aux[0] = \Mult0~mac_RESULTA_bus [0];
assign i_aux[1] = \Mult0~mac_RESULTA_bus [1];
assign i_aux[2] = \Mult0~mac_RESULTA_bus [2];
assign i_aux[3] = \Mult0~mac_RESULTA_bus [3];
assign \Mult0~8  = \Mult0~mac_RESULTA_bus [4];
assign \Mult0~9  = \Mult0~mac_RESULTA_bus [5];
assign \Mult0~10  = \Mult0~mac_RESULTA_bus [6];
assign \Mult0~11  = \Mult0~mac_RESULTA_bus [7];
assign \Mult0~12  = \Mult0~mac_RESULTA_bus [8];
assign \Mult0~13  = \Mult0~mac_RESULTA_bus [9];
assign \Mult0~14  = \Mult0~mac_RESULTA_bus [10];
assign \Mult0~15  = \Mult0~mac_RESULTA_bus [11];
assign \Mult0~16  = \Mult0~mac_RESULTA_bus [12];
assign \Mult0~17  = \Mult0~mac_RESULTA_bus [13];
assign \Mult0~18  = \Mult0~mac_RESULTA_bus [14];
assign \Mult0~19  = \Mult0~mac_RESULTA_bus [15];
assign \Mult0~20  = \Mult0~mac_RESULTA_bus [16];
assign \Mult0~21  = \Mult0~mac_RESULTA_bus [17];
assign \Mult0~22  = \Mult0~mac_RESULTA_bus [18];
assign \Mult0~23  = \Mult0~mac_RESULTA_bus [19];
assign \Mult0~24  = \Mult0~mac_RESULTA_bus [20];
assign \Mult0~25  = \Mult0~mac_RESULTA_bus [21];
assign \Mult0~26  = \Mult0~mac_RESULTA_bus [22];
assign \Mult0~27  = \Mult0~mac_RESULTA_bus [23];
assign \Mult0~28  = \Mult0~mac_RESULTA_bus [24];
assign \Mult0~29  = \Mult0~mac_RESULTA_bus [25];
assign \Mult0~30  = \Mult0~mac_RESULTA_bus [26];
assign \Mult0~31  = \Mult0~mac_RESULTA_bus [27];
assign \Mult0~32  = \Mult0~mac_RESULTA_bus [28];
assign \Mult0~33  = \Mult0~mac_RESULTA_bus [29];
assign \Mult0~34  = \Mult0~mac_RESULTA_bus [30];
assign \Mult0~35  = \Mult0~mac_RESULTA_bus [31];
assign \Mult0~36  = \Mult0~mac_RESULTA_bus [32];
assign \Mult0~37  = \Mult0~mac_RESULTA_bus [33];
assign \Mult0~38  = \Mult0~mac_RESULTA_bus [34];
assign \Mult0~39  = \Mult0~mac_RESULTA_bus [35];
assign \Mult0~40  = \Mult0~mac_RESULTA_bus [36];
assign \Mult0~41  = \Mult0~mac_RESULTA_bus [37];
assign \Mult0~42  = \Mult0~mac_RESULTA_bus [38];
assign \Mult0~43  = \Mult0~mac_RESULTA_bus [39];
assign \Mult0~44  = \Mult0~mac_RESULTA_bus [40];
assign \Mult0~45  = \Mult0~mac_RESULTA_bus [41];
assign \Mult0~46  = \Mult0~mac_RESULTA_bus [42];
assign \Mult0~47  = \Mult0~mac_RESULTA_bus [43];
assign \Mult0~48  = \Mult0~mac_RESULTA_bus [44];
assign \Mult0~49  = \Mult0~mac_RESULTA_bus [45];
assign \Mult0~50  = \Mult0~mac_RESULTA_bus [46];
assign \Mult0~51  = \Mult0~mac_RESULTA_bus [47];
assign \Mult0~52  = \Mult0~mac_RESULTA_bus [48];
assign \Mult0~53  = \Mult0~mac_RESULTA_bus [49];
assign \Mult0~54  = \Mult0~mac_RESULTA_bus [50];
assign \Mult0~55  = \Mult0~mac_RESULTA_bus [51];
assign \Mult0~56  = \Mult0~mac_RESULTA_bus [52];
assign \Mult0~57  = \Mult0~mac_RESULTA_bus [53];
assign \Mult0~58  = \Mult0~mac_RESULTA_bus [54];
assign \Mult0~59  = \Mult0~mac_RESULTA_bus [55];
assign \Mult0~60  = \Mult0~mac_RESULTA_bus [56];
assign \Mult0~61  = \Mult0~mac_RESULTA_bus [57];
assign \Mult0~62  = \Mult0~mac_RESULTA_bus [58];
assign \Mult0~63  = \Mult0~mac_RESULTA_bus [59];
assign \Mult0~64  = \Mult0~mac_RESULTA_bus [60];
assign \Mult0~65  = \Mult0~mac_RESULTA_bus [61];
assign \Mult0~66  = \Mult0~mac_RESULTA_bus [62];
assign \Mult0~67  = \Mult0~mac_RESULTA_bus [63];

assign j_aux[0] = \Mult1~mac_RESULTA_bus [0];
assign j_aux[1] = \Mult1~mac_RESULTA_bus [1];
assign j_aux[2] = \Mult1~mac_RESULTA_bus [2];
assign j_aux[3] = \Mult1~mac_RESULTA_bus [3];
assign j_aux[4] = \Mult1~mac_RESULTA_bus [4];
assign j_aux[5] = \Mult1~mac_RESULTA_bus [5];
assign j_aux[6] = \Mult1~mac_RESULTA_bus [6];
assign j_aux[7] = \Mult1~mac_RESULTA_bus [7];
assign j_aux[8] = \Mult1~mac_RESULTA_bus [8];
assign \Mult1~8  = \Mult1~mac_RESULTA_bus [9];
assign \Mult1~9  = \Mult1~mac_RESULTA_bus [10];
assign \Mult1~10  = \Mult1~mac_RESULTA_bus [11];
assign \Mult1~11  = \Mult1~mac_RESULTA_bus [12];
assign \Mult1~12  = \Mult1~mac_RESULTA_bus [13];
assign \Mult1~13  = \Mult1~mac_RESULTA_bus [14];
assign \Mult1~14  = \Mult1~mac_RESULTA_bus [15];
assign \Mult1~15  = \Mult1~mac_RESULTA_bus [16];
assign \Mult1~16  = \Mult1~mac_RESULTA_bus [17];
assign \Mult1~17  = \Mult1~mac_RESULTA_bus [18];
assign \Mult1~18  = \Mult1~mac_RESULTA_bus [19];
assign \Mult1~19  = \Mult1~mac_RESULTA_bus [20];
assign \Mult1~20  = \Mult1~mac_RESULTA_bus [21];
assign \Mult1~21  = \Mult1~mac_RESULTA_bus [22];
assign \Mult1~22  = \Mult1~mac_RESULTA_bus [23];
assign \Mult1~23  = \Mult1~mac_RESULTA_bus [24];
assign \Mult1~24  = \Mult1~mac_RESULTA_bus [25];
assign \Mult1~25  = \Mult1~mac_RESULTA_bus [26];
assign \Mult1~26  = \Mult1~mac_RESULTA_bus [27];
assign \Mult1~27  = \Mult1~mac_RESULTA_bus [28];
assign \Mult1~28  = \Mult1~mac_RESULTA_bus [29];
assign \Mult1~29  = \Mult1~mac_RESULTA_bus [30];
assign \Mult1~30  = \Mult1~mac_RESULTA_bus [31];
assign \Mult1~31  = \Mult1~mac_RESULTA_bus [32];
assign \Mult1~32  = \Mult1~mac_RESULTA_bus [33];
assign \Mult1~33  = \Mult1~mac_RESULTA_bus [34];
assign \Mult1~34  = \Mult1~mac_RESULTA_bus [35];
assign \Mult1~35  = \Mult1~mac_RESULTA_bus [36];
assign \Mult1~36  = \Mult1~mac_RESULTA_bus [37];
assign \Mult1~37  = \Mult1~mac_RESULTA_bus [38];
assign \Mult1~38  = \Mult1~mac_RESULTA_bus [39];
assign \Mult1~39  = \Mult1~mac_RESULTA_bus [40];
assign \Mult1~40  = \Mult1~mac_RESULTA_bus [41];
assign \Mult1~41  = \Mult1~mac_RESULTA_bus [42];
assign \Mult1~42  = \Mult1~mac_RESULTA_bus [43];
assign \Mult1~43  = \Mult1~mac_RESULTA_bus [44];
assign \Mult1~44  = \Mult1~mac_RESULTA_bus [45];
assign \Mult1~45  = \Mult1~mac_RESULTA_bus [46];
assign \Mult1~46  = \Mult1~mac_RESULTA_bus [47];
assign \Mult1~47  = \Mult1~mac_RESULTA_bus [48];
assign \Mult1~48  = \Mult1~mac_RESULTA_bus [49];
assign \Mult1~49  = \Mult1~mac_RESULTA_bus [50];
assign \Mult1~50  = \Mult1~mac_RESULTA_bus [51];
assign \Mult1~51  = \Mult1~mac_RESULTA_bus [52];
assign \Mult1~52  = \Mult1~mac_RESULTA_bus [53];
assign \Mult1~53  = \Mult1~mac_RESULTA_bus [54];
assign \Mult1~54  = \Mult1~mac_RESULTA_bus [55];
assign \Mult1~55  = \Mult1~mac_RESULTA_bus [56];
assign \Mult1~56  = \Mult1~mac_RESULTA_bus [57];
assign \Mult1~57  = \Mult1~mac_RESULTA_bus [58];
assign \Mult1~58  = \Mult1~mac_RESULTA_bus [59];
assign \Mult1~59  = \Mult1~mac_RESULTA_bus [60];
assign \Mult1~60  = \Mult1~mac_RESULTA_bus [61];
assign \Mult1~61  = \Mult1~mac_RESULTA_bus [62];
assign \Mult1~62  = \Mult1~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \segments[0]~output (
	.i(\display|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[0]),
	.obar());
// synopsys translate_off
defparam \segments[0]~output .bus_hold = "false";
defparam \segments[0]~output .open_drain_output = "false";
defparam \segments[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \segments[1]~output (
	.i(\display|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[1]),
	.obar());
// synopsys translate_off
defparam \segments[1]~output .bus_hold = "false";
defparam \segments[1]~output .open_drain_output = "false";
defparam \segments[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \segments[2]~output (
	.i(\display|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[2]),
	.obar());
// synopsys translate_off
defparam \segments[2]~output .bus_hold = "false";
defparam \segments[2]~output .open_drain_output = "false";
defparam \segments[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \segments[3]~output (
	.i(\display|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[3]),
	.obar());
// synopsys translate_off
defparam \segments[3]~output .bus_hold = "false";
defparam \segments[3]~output .open_drain_output = "false";
defparam \segments[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \segments[4]~output (
	.i(\display|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[4]),
	.obar());
// synopsys translate_off
defparam \segments[4]~output .bus_hold = "false";
defparam \segments[4]~output .open_drain_output = "false";
defparam \segments[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \segments[5]~output (
	.i(\display|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[5]),
	.obar());
// synopsys translate_off
defparam \segments[5]~output .bus_hold = "false";
defparam \segments[5]~output .open_drain_output = "false";
defparam \segments[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \segments[6]~output (
	.i(!\display|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segments[6]),
	.obar());
// synopsys translate_off
defparam \segments[6]~output .bus_hold = "false";
defparam \segments[6]~output .open_drain_output = "false";
defparam \segments[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_pll|divider~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgaCont|h_sync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgaCont|v_sync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(\vgaCont|blank_b~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\gen_grid|red[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\gen_grid|red[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\gen_grid|red[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\gen_grid|red[5]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\gen_grid|red[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\gen_grid|red[5]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(!\gen_grid|green[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\gen_grid|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(!\gen_grid|green[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\gen_grid|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\gen_grid|green[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\gen_grid|green[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\gen_grid|green[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\gen_grid|green[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(!\gen_grid|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(!\gen_grid|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\gen_grid|blue[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\gen_grid|blue[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\gen_grid|blue[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\gen_grid|blue[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \mines_quantity[3]~input (
	.i(mines_quantity[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mines_quantity[3]~input_o ));
// synopsys translate_off
defparam \mines_quantity[3]~input .bus_hold = "false";
defparam \mines_quantity[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \mines_quantity[2]~input (
	.i(mines_quantity[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mines_quantity[2]~input_o ));
// synopsys translate_off
defparam \mines_quantity[2]~input .bus_hold = "false";
defparam \mines_quantity[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \mines_quantity[1]~input (
	.i(mines_quantity[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mines_quantity[1]~input_o ));
// synopsys translate_off
defparam \mines_quantity[1]~input .bus_hold = "false";
defparam \mines_quantity[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \mines_quantity[0]~input (
	.i(mines_quantity[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mines_quantity[0]~input_o ));
// synopsys translate_off
defparam \mines_quantity[0]~input .bus_hold = "false";
defparam \mines_quantity[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \display|WideOr6~0 (
// Equation(s):
// \display|WideOr6~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( (\mines_quantity[3]~input_o  & !\mines_quantity[2]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( 
// !\mines_quantity[3]~input_o  $ (\mines_quantity[2]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (!\mines_quantity[3]~input_o  & \mines_quantity[2]~input_o ) ) ) )

	.dataa(!\mines_quantity[3]~input_o ),
	.datab(gnd),
	.datac(!\mines_quantity[2]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr6~0 .extended_lut = "off";
defparam \display|WideOr6~0 .lut_mask = 64'h0A0A0000A5A55050;
defparam \display|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \display|WideOr5~0 (
// Equation(s):
// \display|WideOr5~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( \mines_quantity[3]~input_o  ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( (\mines_quantity[2]~input_o  & 
// !\mines_quantity[3]~input_o ) ) ) ) # ( \mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( \mines_quantity[2]~input_o  ) ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (\mines_quantity[2]~input_o  & 
// \mines_quantity[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\mines_quantity[2]~input_o ),
	.datac(!\mines_quantity[3]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr5~0 .extended_lut = "off";
defparam \display|WideOr5~0 .lut_mask = 64'h0303333330300F0F;
defparam \display|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N39
cyclonev_lcell_comb \display|WideOr4~0 (
// Equation(s):
// \display|WideOr4~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( (\mines_quantity[3]~input_o  & \mines_quantity[2]~input_o ) ) ) ) # ( \mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( 
// !\mines_quantity[3]~input_o  $ (\mines_quantity[2]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (\mines_quantity[3]~input_o  & \mines_quantity[2]~input_o ) ) ) )

	.dataa(!\mines_quantity[3]~input_o ),
	.datab(gnd),
	.datac(!\mines_quantity[2]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr4~0 .extended_lut = "off";
defparam \display|WideOr4~0 .lut_mask = 64'h0505A5A500000505;
defparam \display|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \display|WideOr3~0 (
// Equation(s):
// \display|WideOr3~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( \mines_quantity[2]~input_o  ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( !\mines_quantity[2]~input_o  ) ) ) # ( 
// \mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (!\mines_quantity[2]~input_o  & \mines_quantity[3]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (\mines_quantity[2]~input_o  & 
// !\mines_quantity[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\mines_quantity[2]~input_o ),
	.datac(!\mines_quantity[3]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr3~0 .extended_lut = "off";
defparam \display|WideOr3~0 .lut_mask = 64'h30300C0CCCCC3333;
defparam \display|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \display|WideOr2~0 (
// Equation(s):
// \display|WideOr2~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( !\mines_quantity[3]~input_o  ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( (!\mines_quantity[3]~input_o ) # 
// (!\mines_quantity[2]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (!\mines_quantity[3]~input_o  & \mines_quantity[2]~input_o ) ) ) )

	.dataa(!\mines_quantity[3]~input_o ),
	.datab(gnd),
	.datac(!\mines_quantity[2]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr2~0 .extended_lut = "off";
defparam \display|WideOr2~0 .lut_mask = 64'h0A0A0000FAFAAAAA;
defparam \display|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \display|WideOr1~0 (
// Equation(s):
// \display|WideOr1~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( !\mines_quantity[3]~input_o  ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( !\mines_quantity[2]~input_o  $ 
// (\mines_quantity[3]~input_o ) ) ) ) # ( \mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( (!\mines_quantity[2]~input_o  & !\mines_quantity[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\mines_quantity[2]~input_o ),
	.datac(!\mines_quantity[3]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr1~0 .extended_lut = "off";
defparam \display|WideOr1~0 .lut_mask = 64'h0000C0C0C3C3F0F0;
defparam \display|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \display|WideOr0~0 (
// Equation(s):
// \display|WideOr0~0_combout  = ( \mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( (!\mines_quantity[2]~input_o ) # (\mines_quantity[3]~input_o ) ) ) ) # ( !\mines_quantity[1]~input_o  & ( \mines_quantity[0]~input_o  & ( 
// (\mines_quantity[2]~input_o ) # (\mines_quantity[3]~input_o ) ) ) ) # ( \mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  ) ) # ( !\mines_quantity[1]~input_o  & ( !\mines_quantity[0]~input_o  & ( !\mines_quantity[3]~input_o  $ 
// (!\mines_quantity[2]~input_o ) ) ) )

	.dataa(!\mines_quantity[3]~input_o ),
	.datab(gnd),
	.datac(!\mines_quantity[2]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[1]~input_o ),
	.dataf(!\mines_quantity[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|WideOr0~0 .extended_lut = "off";
defparam \display|WideOr0~0 .lut_mask = 64'h5A5AFFFF5F5FF5F5;
defparam \display|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N21
cyclonev_lcell_comb \vga_pll|divider~0 (
// Equation(s):
// \vga_pll|divider~0_combout  = ( !\vga_pll|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~0 .extended_lut = "off";
defparam \vga_pll|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_pll|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N20
dffeas \vga_pll|divider (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_pll|divider~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pll|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pll|divider .is_wysiwyg = "true";
defparam \vga_pll|divider .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N0
cyclonev_lcell_comb \vgaCont|Add0~21 (
// Equation(s):
// \vgaCont|Add0~21_sumout  = SUM(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add0~22  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~21_sumout ),
	.cout(\vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~21 .extended_lut = "off";
defparam \vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N56
dffeas \vgaCont|x[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N15
cyclonev_lcell_comb \vgaCont|Add0~5 (
// Equation(s):
// \vgaCont|Add0~5_sumout  = SUM(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))
// \vgaCont|Add0~6  = CARRY(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~5_sumout ),
	.cout(\vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~5 .extended_lut = "off";
defparam \vgaCont|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N18
cyclonev_lcell_comb \vgaCont|Add0~9 (
// Equation(s):
// \vgaCont|Add0~9_sumout  = SUM(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))
// \vgaCont|Add0~10  = CARRY(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~9_sumout ),
	.cout(\vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~9 .extended_lut = "off";
defparam \vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N35
dffeas \vgaCont|x[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N21
cyclonev_lcell_comb \vgaCont|Add0~13 (
// Equation(s):
// \vgaCont|Add0~13_sumout  = SUM(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))
// \vgaCont|Add0~14  = CARRY(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~13_sumout ),
	.cout(\vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~13 .extended_lut = "off";
defparam \vgaCont|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N41
dffeas \vgaCont|x[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N24
cyclonev_lcell_comb \vgaCont|Add0~17 (
// Equation(s):
// \vgaCont|Add0~17_sumout  = SUM(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))
// \vgaCont|Add0~18  = CARRY(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~17_sumout ),
	.cout(\vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~17 .extended_lut = "off";
defparam \vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N52
dffeas \vgaCont|x[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N27
cyclonev_lcell_comb \vgaCont|Add0~1 (
// Equation(s):
// \vgaCont|Add0~1_sumout  = SUM(( \vgaCont|x [9] ) + ( GND ) + ( \vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~1 .extended_lut = "off";
defparam \vgaCont|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N24
cyclonev_lcell_comb \vgaCont|Equal0~0 (
// Equation(s):
// \vgaCont|Equal0~0_combout  = ( !\vgaCont|Add0~37_sumout  & ( (!\vgaCont|Add0~21_sumout  & (!\vgaCont|Add0~33_sumout  & (!\vgaCont|Add0~29_sumout  & !\vgaCont|Add0~25_sumout ))) ) )

	.dataa(!\vgaCont|Add0~21_sumout ),
	.datab(!\vgaCont|Add0~33_sumout ),
	.datac(!\vgaCont|Add0~29_sumout ),
	.datad(!\vgaCont|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgaCont|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N54
cyclonev_lcell_comb \vgaCont|Equal0~1 (
// Equation(s):
// \vgaCont|Equal0~1_combout  = ( \vgaCont|Add0~1_sumout  & ( \vgaCont|Equal0~0_combout  & ( (!\vgaCont|Add0~13_sumout  & (!\vgaCont|Add0~9_sumout  & (\vgaCont|Add0~17_sumout  & \vgaCont|Add0~5_sumout ))) ) ) )

	.dataa(!\vgaCont|Add0~13_sumout ),
	.datab(!\vgaCont|Add0~9_sumout ),
	.datac(!\vgaCont|Add0~17_sumout ),
	.datad(!\vgaCont|Add0~5_sumout ),
	.datae(!\vgaCont|Add0~1_sumout ),
	.dataf(!\vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgaCont|Equal0~1 .lut_mask = 64'h0000000000000008;
defparam \vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N38
dffeas \vgaCont|x[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N3
cyclonev_lcell_comb \vgaCont|Add0~25 (
// Equation(s):
// \vgaCont|Add0~25_sumout  = SUM(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))
// \vgaCont|Add0~26  = CARRY(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~25_sumout ),
	.cout(\vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~25 .extended_lut = "off";
defparam \vgaCont|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N59
dffeas \vgaCont|x[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N6
cyclonev_lcell_comb \vgaCont|Add0~29 (
// Equation(s):
// \vgaCont|Add0~29_sumout  = SUM(( \vgaCont|x[2]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add0~26  ))
// \vgaCont|Add0~30  = CARRY(( \vgaCont|x[2]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~29_sumout ),
	.cout(\vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~29 .extended_lut = "off";
defparam \vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N31
dffeas \vgaCont|x[2]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N9
cyclonev_lcell_comb \vgaCont|Add0~33 (
// Equation(s):
// \vgaCont|Add0~33_sumout  = SUM(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))
// \vgaCont|Add0~34  = CARRY(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))

	.dataa(!\vgaCont|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~33_sumout ),
	.cout(\vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~33 .extended_lut = "off";
defparam \vgaCont|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N50
dffeas \vgaCont|x[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N12
cyclonev_lcell_comb \vgaCont|Add0~37 (
// Equation(s):
// \vgaCont|Add0~37_sumout  = SUM(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))
// \vgaCont|Add0~38  = CARRY(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~37_sumout ),
	.cout(\vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~37 .extended_lut = "off";
defparam \vgaCont|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N47
dffeas \vgaCont|x[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y74_N44
dffeas \vgaCont|x[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N36
cyclonev_lcell_comb \vgaCont|h_sync~0 (
// Equation(s):
// \vgaCont|h_sync~0_combout  = ( \vgaCont|x [4] & ( \vgaCont|x [9] & ( (!\vgaCont|x [7]) # (((\vgaCont|x [5] & \vgaCont|x [6])) # (\vgaCont|x [8])) ) ) ) # ( !\vgaCont|x [4] & ( \vgaCont|x [9] & ( (!\vgaCont|x [7]) # (((!\vgaCont|x [5] & !\vgaCont|x [6])) # 
// (\vgaCont|x [8])) ) ) ) # ( \vgaCont|x [4] & ( !\vgaCont|x [9] ) ) # ( !\vgaCont|x [4] & ( !\vgaCont|x [9] ) )

	.dataa(!\vgaCont|x [5]),
	.datab(!\vgaCont|x [6]),
	.datac(!\vgaCont|x [7]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|x [4]),
	.dataf(!\vgaCont|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|h_sync~0 .extended_lut = "off";
defparam \vgaCont|h_sync~0 .lut_mask = 64'hFFFFFFFFF8FFF1FF;
defparam \vgaCont|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N0
cyclonev_lcell_comb \vgaCont|Add1~21 (
// Equation(s):
// \vgaCont|Add1~21_sumout  = SUM(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add1~22  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~21_sumout ),
	.cout(\vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~21 .extended_lut = "off";
defparam \vgaCont|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y74_N8
dffeas \vgaCont|y[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N15
cyclonev_lcell_comb \vgaCont|Add1~1 (
// Equation(s):
// \vgaCont|Add1~1_sumout  = SUM(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))
// \vgaCont|Add1~2  = CARRY(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~1_sumout ),
	.cout(\vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~1 .extended_lut = "off";
defparam \vgaCont|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N18
cyclonev_lcell_comb \vgaCont|Add1~9 (
// Equation(s):
// \vgaCont|Add1~9_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~2  ))
// \vgaCont|Add1~10  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~9_sumout ),
	.cout(\vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~9 .extended_lut = "off";
defparam \vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N53
dffeas \vgaCont|y[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N21
cyclonev_lcell_comb \vgaCont|Add1~13 (
// Equation(s):
// \vgaCont|Add1~13_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~10  ))
// \vgaCont|Add1~14  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~13_sumout ),
	.cout(\vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~13 .extended_lut = "off";
defparam \vgaCont|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N32
dffeas \vgaCont|y[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N24
cyclonev_lcell_comb \vgaCont|Add1~17 (
// Equation(s):
// \vgaCont|Add1~17_sumout  = SUM(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~14  ))
// \vgaCont|Add1~18  = CARRY(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~17_sumout ),
	.cout(\vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~17 .extended_lut = "off";
defparam \vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N11
dffeas \vgaCont|y[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N27
cyclonev_lcell_comb \vgaCont|Add1~5 (
// Equation(s):
// \vgaCont|Add1~5_sumout  = SUM(( \vgaCont|y [9] ) + ( GND ) + ( \vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~5 .extended_lut = "off";
defparam \vgaCont|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N30
cyclonev_lcell_comb \vgaCont|Equal1~0 (
// Equation(s):
// \vgaCont|Equal1~0_combout  = ( !\vgaCont|Add1~37_sumout  & ( (\vgaCont|Add1~21_sumout  & (\vgaCont|Add1~33_sumout  & (!\vgaCont|Add1~25_sumout  & \vgaCont|Add1~29_sumout ))) ) )

	.dataa(!\vgaCont|Add1~21_sumout ),
	.datab(!\vgaCont|Add1~33_sumout ),
	.datac(!\vgaCont|Add1~25_sumout ),
	.datad(!\vgaCont|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgaCont|Equal1~0 .lut_mask = 64'h0010001000000000;
defparam \vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N51
cyclonev_lcell_comb \vgaCont|Equal1~1 (
// Equation(s):
// \vgaCont|Equal1~1_combout  = ( \vgaCont|Add1~5_sumout  & ( \vgaCont|Equal1~0_combout  & ( (!\vgaCont|Add1~13_sumout  & (!\vgaCont|Add1~9_sumout  & (!\vgaCont|Add1~1_sumout  & !\vgaCont|Add1~17_sumout ))) ) ) )

	.dataa(!\vgaCont|Add1~13_sumout ),
	.datab(!\vgaCont|Add1~9_sumout ),
	.datac(!\vgaCont|Add1~1_sumout ),
	.datad(!\vgaCont|Add1~17_sumout ),
	.datae(!\vgaCont|Add1~5_sumout ),
	.dataf(!\vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgaCont|Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N59
dffeas \vgaCont|y[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N3
cyclonev_lcell_comb \vgaCont|Add1~25 (
// Equation(s):
// \vgaCont|Add1~25_sumout  = SUM(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))
// \vgaCont|Add1~26  = CARRY(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~25_sumout ),
	.cout(\vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~25 .extended_lut = "off";
defparam \vgaCont|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N38
dffeas \vgaCont|y[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N6
cyclonev_lcell_comb \vgaCont|Add1~29 (
// Equation(s):
// \vgaCont|Add1~29_sumout  = SUM(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))
// \vgaCont|Add1~30  = CARRY(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~29_sumout ),
	.cout(\vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~29 .extended_lut = "off";
defparam \vgaCont|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N47
dffeas \vgaCont|y[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N9
cyclonev_lcell_comb \vgaCont|Add1~33 (
// Equation(s):
// \vgaCont|Add1~33_sumout  = SUM(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))
// \vgaCont|Add1~34  = CARRY(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~33_sumout ),
	.cout(\vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~33 .extended_lut = "off";
defparam \vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N56
dffeas \vgaCont|y[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N12
cyclonev_lcell_comb \vgaCont|Add1~37 (
// Equation(s):
// \vgaCont|Add1~37_sumout  = SUM(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))
// \vgaCont|Add1~38  = CARRY(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~37_sumout ),
	.cout(\vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~37 .extended_lut = "off";
defparam \vgaCont|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N50
dffeas \vgaCont|y[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y74_N35
dffeas \vgaCont|y[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N36
cyclonev_lcell_comb \vgaCont|v_sync~0 (
// Equation(s):
// \vgaCont|v_sync~0_combout  = ( !\vgaCont|y [9] & ( (!\vgaCont|y [2] & (\vgaCont|y [3] & (!\vgaCont|y [4] & \vgaCont|y [1]))) ) )

	.dataa(!\vgaCont|y [2]),
	.datab(!\vgaCont|y [3]),
	.datac(!\vgaCont|y [4]),
	.datad(!\vgaCont|y [1]),
	.datae(gnd),
	.dataf(!\vgaCont|y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~0 .extended_lut = "off";
defparam \vgaCont|v_sync~0 .lut_mask = 64'h0020002000000000;
defparam \vgaCont|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \vgaCont|v_sync~1 (
// Equation(s):
// \vgaCont|v_sync~1_combout  = ( \vgaCont|y [6] & ( (!\vgaCont|y [5]) # ((!\vgaCont|v_sync~0_combout ) # ((!\vgaCont|y [8]) # (!\vgaCont|y [7]))) ) ) # ( !\vgaCont|y [6] )

	.dataa(!\vgaCont|y [5]),
	.datab(!\vgaCont|v_sync~0_combout ),
	.datac(!\vgaCont|y [8]),
	.datad(!\vgaCont|y [7]),
	.datae(gnd),
	.dataf(!\vgaCont|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~1 .extended_lut = "off";
defparam \vgaCont|v_sync~1 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \vgaCont|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N15
cyclonev_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = ( \vgaCont|v_sync~1_combout  & ( !\vgaCont|h_sync~0_combout  ) ) # ( !\vgaCont|v_sync~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|h_sync~0_combout ),
	.datad(gnd),
	.datae(!\vgaCont|v_sync~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|sync_b .extended_lut = "off";
defparam \vgaCont|sync_b .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N42
cyclonev_lcell_comb \gen_grid|rectBGLeft|LessThan1~0 (
// Equation(s):
// \gen_grid|rectBGLeft|LessThan1~0_combout  = ( !\vgaCont|x [7] & ( !\vgaCont|x [8] ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaCont|x [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectBGLeft|LessThan1~0 .extended_lut = "off";
defparam \gen_grid|rectBGLeft|LessThan1~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \gen_grid|rectBGLeft|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N51
cyclonev_lcell_comb \vgaCont|blank_b~0 (
// Equation(s):
// \vgaCont|blank_b~0_combout  = ( \vgaCont|y [8] & ( (!\vgaCont|y [9] & ((!\vgaCont|y [6]) # ((!\vgaCont|y [7]) # (!\vgaCont|y [5])))) ) ) # ( !\vgaCont|y [8] & ( !\vgaCont|y [9] ) )

	.dataa(!\vgaCont|y [9]),
	.datab(!\vgaCont|y [6]),
	.datac(!\vgaCont|y [7]),
	.datad(!\vgaCont|y [5]),
	.datae(gnd),
	.dataf(!\vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b~0 .extended_lut = "off";
defparam \vgaCont|blank_b~0 .lut_mask = 64'hAAAAAAAAAAA8AAA8;
defparam \vgaCont|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N3
cyclonev_lcell_comb \vgaCont|blank_b~1 (
// Equation(s):
// \vgaCont|blank_b~1_combout  = ( \vgaCont|blank_b~0_combout  & ( (!\vgaCont|x [9]) # (\gen_grid|rectBGLeft|LessThan1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [9]),
	.datac(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|blank_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b~1 .extended_lut = "off";
defparam \vgaCont|blank_b~1 .lut_mask = 64'h00000000CFCFCFCF;
defparam \vgaCont|blank_b~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N12
cyclonev_lcell_comb \gen_grid|blue[0]~0 (
// Equation(s):
// \gen_grid|blue[0]~0_combout  = ( \vgaCont|x [6] & ( \vgaCont|blank_b~0_combout  & ( (\gen_grid|rectBGLeft|LessThan1~0_combout  & (((!\vgaCont|x [4] & !\vgaCont|x [5])) # (\vgaCont|x [9]))) ) ) ) # ( !\vgaCont|x [6] & ( \vgaCont|blank_b~0_combout  & ( 
// (\gen_grid|rectBGLeft|LessThan1~0_combout  & ((!\vgaCont|x [9]) # ((\vgaCont|x [4] & \vgaCont|x [5])))) ) ) )

	.dataa(!\vgaCont|x [4]),
	.datab(!\vgaCont|x [9]),
	.datac(!\vgaCont|x [5]),
	.datad(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datae(!\vgaCont|x [6]),
	.dataf(!\vgaCont|blank_b~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[0]~0 .extended_lut = "off";
defparam \gen_grid|blue[0]~0 .lut_mask = 64'h0000000000CD00B3;
defparam \gen_grid|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \j[0]~input (
	.i(j[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[0]~input_o ));
// synopsys translate_off
defparam \j[0]~input .bus_hold = "false";
defparam \j[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \j[1]~input (
	.i(j[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[1]~input_o ));
// synopsys translate_off
defparam \j[1]~input .bus_hold = "false";
defparam \j[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \j[2]~input (
	.i(j[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[2]~input_o ));
// synopsys translate_off
defparam \j[2]~input .bus_hold = "false";
defparam \j[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y73_N0
cyclonev_mac \Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,gnd,vcc}),
	.ay({\j[2]~input_o ,\j[1]~input_o ,\j[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~mac .accumulate_clock = "none";
defparam \Mult1~mac .ax_clock = "none";
defparam \Mult1~mac .ax_width = 6;
defparam \Mult1~mac .ay_scan_in_clock = "none";
defparam \Mult1~mac .ay_scan_in_width = 3;
defparam \Mult1~mac .ay_use_scan_in = "false";
defparam \Mult1~mac .az_clock = "none";
defparam \Mult1~mac .bx_clock = "none";
defparam \Mult1~mac .by_clock = "none";
defparam \Mult1~mac .by_use_scan_in = "false";
defparam \Mult1~mac .bz_clock = "none";
defparam \Mult1~mac .coef_a_0 = 0;
defparam \Mult1~mac .coef_a_1 = 0;
defparam \Mult1~mac .coef_a_2 = 0;
defparam \Mult1~mac .coef_a_3 = 0;
defparam \Mult1~mac .coef_a_4 = 0;
defparam \Mult1~mac .coef_a_5 = 0;
defparam \Mult1~mac .coef_a_6 = 0;
defparam \Mult1~mac .coef_a_7 = 0;
defparam \Mult1~mac .coef_b_0 = 0;
defparam \Mult1~mac .coef_b_1 = 0;
defparam \Mult1~mac .coef_b_2 = 0;
defparam \Mult1~mac .coef_b_3 = 0;
defparam \Mult1~mac .coef_b_4 = 0;
defparam \Mult1~mac .coef_b_5 = 0;
defparam \Mult1~mac .coef_b_6 = 0;
defparam \Mult1~mac .coef_b_7 = 0;
defparam \Mult1~mac .coef_sel_a_clock = "none";
defparam \Mult1~mac .coef_sel_b_clock = "none";
defparam \Mult1~mac .delay_scan_out_ay = "false";
defparam \Mult1~mac .delay_scan_out_by = "false";
defparam \Mult1~mac .enable_double_accum = "false";
defparam \Mult1~mac .load_const_clock = "none";
defparam \Mult1~mac .load_const_value = 0;
defparam \Mult1~mac .mode_sub_location = 0;
defparam \Mult1~mac .negate_clock = "none";
defparam \Mult1~mac .operand_source_max = "input";
defparam \Mult1~mac .operand_source_may = "input";
defparam \Mult1~mac .operand_source_mbx = "input";
defparam \Mult1~mac .operand_source_mby = "input";
defparam \Mult1~mac .operation_mode = "m9x9";
defparam \Mult1~mac .output_clock = "none";
defparam \Mult1~mac .preadder_subtract_a = "false";
defparam \Mult1~mac .preadder_subtract_b = "false";
defparam \Mult1~mac .result_a_width = 64;
defparam \Mult1~mac .signed_max = "false";
defparam \Mult1~mac .signed_may = "false";
defparam \Mult1~mac .signed_mbx = "false";
defparam \Mult1~mac .signed_mby = "false";
defparam \Mult1~mac .sub_clock = "none";
defparam \Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N54
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan3~0 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan3~0_combout  = ( j_aux[0] & ( (!\vgaCont|y [0] & ((!\vgaCont|y [1]) # (j_aux[1]))) # (\vgaCont|y [0] & (!\vgaCont|y [1] & j_aux[1])) ) ) # ( !j_aux[0] & ( (!\vgaCont|y [1] & j_aux[1]) ) )

	.dataa(!\vgaCont|y [0]),
	.datab(gnd),
	.datac(!\vgaCont|y [1]),
	.datad(!j_aux[1]),
	.datae(gnd),
	.dataf(!j_aux[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan3~0 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan3~0 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \gen_grid|rectPlayer|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N54
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan2~0 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan2~0_combout  = ( \gen_grid|rectPlayer|LessThan3~0_combout  & ( (!\vgaCont|y [3] & ((!\vgaCont|y [2]) # ((j_aux[3]) # (j_aux[2])))) # (\vgaCont|y [3] & (j_aux[3] & ((!\vgaCont|y [2]) # (j_aux[2])))) ) ) # ( 
// !\gen_grid|rectPlayer|LessThan3~0_combout  & ( (!\vgaCont|y [3] & (((!\vgaCont|y [2] & j_aux[2])) # (j_aux[3]))) # (\vgaCont|y [3] & (!\vgaCont|y [2] & (j_aux[2] & j_aux[3]))) ) )

	.dataa(!\vgaCont|y [2]),
	.datab(!\vgaCont|y [3]),
	.datac(!j_aux[2]),
	.datad(!j_aux[3]),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan2~0 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan2~0 .lut_mask = 64'h08CE08CE8CEF8CEF;
defparam \gen_grid|rectPlayer|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N24
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan2~1 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan2~1_combout  = ( j_aux[4] & ( (!\vgaCont|y [5] & ((!\vgaCont|y [4]) # ((\gen_grid|rectPlayer|LessThan2~0_combout ) # (j_aux[5])))) # (\vgaCont|y [5] & (j_aux[5] & ((!\vgaCont|y [4]) # (\gen_grid|rectPlayer|LessThan2~0_combout 
// )))) ) ) # ( !j_aux[4] & ( (!\vgaCont|y [5] & (((!\vgaCont|y [4] & \gen_grid|rectPlayer|LessThan2~0_combout )) # (j_aux[5]))) # (\vgaCont|y [5] & (!\vgaCont|y [4] & (j_aux[5] & \gen_grid|rectPlayer|LessThan2~0_combout ))) ) )

	.dataa(!\vgaCont|y [5]),
	.datab(!\vgaCont|y [4]),
	.datac(!j_aux[5]),
	.datad(!\gen_grid|rectPlayer|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!j_aux[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan2~1 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan2~1 .lut_mask = 64'h0A8E0A8E8EAF8EAF;
defparam \gen_grid|rectPlayer|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N42
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan2~2 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan2~2_combout  = ( j_aux[7] & ( (!\vgaCont|y [7]) # ((!\vgaCont|y [6] & ((j_aux[6]) # (\gen_grid|rectPlayer|LessThan2~1_combout ))) # (\vgaCont|y [6] & (\gen_grid|rectPlayer|LessThan2~1_combout  & j_aux[6]))) ) ) # ( !j_aux[7] & 
// ( (!\vgaCont|y [7] & ((!\vgaCont|y [6] & ((j_aux[6]) # (\gen_grid|rectPlayer|LessThan2~1_combout ))) # (\vgaCont|y [6] & (\gen_grid|rectPlayer|LessThan2~1_combout  & j_aux[6])))) ) )

	.dataa(!\vgaCont|y [7]),
	.datab(!\vgaCont|y [6]),
	.datac(!\gen_grid|rectPlayer|LessThan2~1_combout ),
	.datad(!j_aux[6]),
	.datae(gnd),
	.dataf(!j_aux[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan2~2 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan2~2 .lut_mask = 64'h088A088AAEEFAEEF;
defparam \gen_grid|rectPlayer|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i[0]~input (
	.i(i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[0]~input_o ));
// synopsys translate_off
defparam \i[0]~input .bus_hold = "false";
defparam \i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i[1]~input (
	.i(i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[1]~input_o ));
// synopsys translate_off
defparam \i[1]~input .bus_hold = "false";
defparam \i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \i[2]~input (
	.i(i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[2]~input_o ));
// synopsys translate_off
defparam \i[2]~input .bus_hold = "false";
defparam \i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y75_N0
cyclonev_mac \Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,gnd,vcc}),
	.ay({\i[2]~input_o ,\i[1]~input_o ,\i[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mac .accumulate_clock = "none";
defparam \Mult0~mac .ax_clock = "none";
defparam \Mult0~mac .ax_width = 6;
defparam \Mult0~mac .ay_scan_in_clock = "none";
defparam \Mult0~mac .ay_scan_in_width = 3;
defparam \Mult0~mac .ay_use_scan_in = "false";
defparam \Mult0~mac .az_clock = "none";
defparam \Mult0~mac .bx_clock = "none";
defparam \Mult0~mac .by_clock = "none";
defparam \Mult0~mac .by_use_scan_in = "false";
defparam \Mult0~mac .bz_clock = "none";
defparam \Mult0~mac .coef_a_0 = 0;
defparam \Mult0~mac .coef_a_1 = 0;
defparam \Mult0~mac .coef_a_2 = 0;
defparam \Mult0~mac .coef_a_3 = 0;
defparam \Mult0~mac .coef_a_4 = 0;
defparam \Mult0~mac .coef_a_5 = 0;
defparam \Mult0~mac .coef_a_6 = 0;
defparam \Mult0~mac .coef_a_7 = 0;
defparam \Mult0~mac .coef_b_0 = 0;
defparam \Mult0~mac .coef_b_1 = 0;
defparam \Mult0~mac .coef_b_2 = 0;
defparam \Mult0~mac .coef_b_3 = 0;
defparam \Mult0~mac .coef_b_4 = 0;
defparam \Mult0~mac .coef_b_5 = 0;
defparam \Mult0~mac .coef_b_6 = 0;
defparam \Mult0~mac .coef_b_7 = 0;
defparam \Mult0~mac .coef_sel_a_clock = "none";
defparam \Mult0~mac .coef_sel_b_clock = "none";
defparam \Mult0~mac .delay_scan_out_ay = "false";
defparam \Mult0~mac .delay_scan_out_by = "false";
defparam \Mult0~mac .enable_double_accum = "false";
defparam \Mult0~mac .load_const_clock = "none";
defparam \Mult0~mac .load_const_value = 0;
defparam \Mult0~mac .mode_sub_location = 0;
defparam \Mult0~mac .negate_clock = "none";
defparam \Mult0~mac .operand_source_max = "input";
defparam \Mult0~mac .operand_source_may = "input";
defparam \Mult0~mac .operand_source_mbx = "input";
defparam \Mult0~mac .operand_source_mby = "input";
defparam \Mult0~mac .operation_mode = "m9x9";
defparam \Mult0~mac .output_clock = "none";
defparam \Mult0~mac .preadder_subtract_a = "false";
defparam \Mult0~mac .preadder_subtract_b = "false";
defparam \Mult0~mac .result_a_width = 64;
defparam \Mult0~mac .signed_max = "false";
defparam \Mult0~mac .signed_may = "false";
defparam \Mult0~mac .signed_mbx = "false";
defparam \Mult0~mac .signed_mby = "false";
defparam \Mult0~mac .sub_clock = "none";
defparam \Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N0
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \Mult0~8  ) + ( VCC ) + ( !VCC ))
// \Add0~22  = CARRY(( \Mult0~8  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \Mult0~9  ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \Mult0~9  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N6
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \Mult0~10  ) + ( VCC ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \Mult0~10  ) + ( VCC ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N9
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \Mult0~11  ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \Mult0~11  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N12
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \Mult0~12  ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \Mult0~12  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\Mult0~12 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N15
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N33
cyclonev_lcell_comb \gen_grid|rectPlayer|in_rectangle~0 (
// Equation(s):
// \gen_grid|rectPlayer|in_rectangle~0_combout  = ( \Add0~1_sumout  & ( \vgaCont|y [8] & ( (!\vgaCont|x [9]) # ((!\vgaCont|y [9] & (\gen_grid|rectPlayer|LessThan2~2_combout  & j_aux[8]))) ) ) ) # ( !\Add0~1_sumout  & ( \vgaCont|y [8] & ( (!\vgaCont|y [9] & 
// (\gen_grid|rectPlayer|LessThan2~2_combout  & j_aux[8])) ) ) ) # ( \Add0~1_sumout  & ( !\vgaCont|y [8] & ( (!\vgaCont|x [9]) # ((!\vgaCont|y [9] & ((j_aux[8]) # (\gen_grid|rectPlayer|LessThan2~2_combout )))) ) ) ) # ( !\Add0~1_sumout  & ( !\vgaCont|y [8] & 
// ( (!\vgaCont|y [9] & ((j_aux[8]) # (\gen_grid|rectPlayer|LessThan2~2_combout ))) ) ) )

	.dataa(!\vgaCont|y [9]),
	.datab(!\vgaCont|x [9]),
	.datac(!\gen_grid|rectPlayer|LessThan2~2_combout ),
	.datad(!j_aux[8]),
	.datae(!\Add0~1_sumout ),
	.dataf(!\vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|in_rectangle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|in_rectangle~0 .extended_lut = "off";
defparam \gen_grid|rectPlayer|in_rectangle~0 .lut_mask = 64'h0AAACEEE000ACCCE;
defparam \gen_grid|rectPlayer|in_rectangle~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \trigger~input (
	.i(trigger),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\trigger~input_o ));
// synopsys translate_off
defparam \trigger~input .bus_hold = "false";
defparam \trigger~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \fsm|state~9 (
// Equation(s):
// \fsm|state~9_combout  = ( \mines_quantity[2]~input_o  & ( !\trigger~input_o  ) ) # ( !\mines_quantity[2]~input_o  & ( !\trigger~input_o  & ( ((\mines_quantity[3]~input_o ) # (\mines_quantity[1]~input_o )) # (\mines_quantity[0]~input_o ) ) ) )

	.dataa(!\mines_quantity[0]~input_o ),
	.datab(!\mines_quantity[1]~input_o ),
	.datac(!\mines_quantity[3]~input_o ),
	.datad(gnd),
	.datae(!\mines_quantity[2]~input_o ),
	.dataf(!\trigger~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|state~9 .extended_lut = "off";
defparam \fsm|state~9 .lut_mask = 64'h7F7FFFFF00000000;
defparam \fsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N9
cyclonev_lcell_comb \fsm|state~11 (
// Equation(s):
// \fsm|state~11_combout  = ( \rst~input_o  & ( (\fsm|state.000~q ) # (\fsm|state~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|state~9_combout ),
	.datad(!\fsm|state.000~q ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|state~11 .extended_lut = "off";
defparam \fsm|state~11 .lut_mask = 64'h000000000FFF0FFF;
defparam \fsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N11
dffeas \fsm|state.000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.000 .is_wysiwyg = "true";
defparam \fsm|state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N30
cyclonev_lcell_comb \fsm|state~10 (
// Equation(s):
// \fsm|state~10_combout  = ( \fsm|state.000~q  & ( (\rst~input_o  & \fsm|state.001~q ) ) ) # ( !\fsm|state.000~q  & ( (\rst~input_o  & ((\fsm|state.001~q ) # (\fsm|state~9_combout ))) ) )

	.dataa(gnd),
	.datab(!\fsm|state~9_combout ),
	.datac(!\rst~input_o ),
	.datad(!\fsm|state.001~q ),
	.datae(gnd),
	.dataf(!\fsm|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|state~10 .extended_lut = "off";
defparam \fsm|state~10 .lut_mask = 64'h030F030F000F000F;
defparam \fsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N32
dffeas \fsm|state.001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.001 .is_wysiwyg = "true";
defparam \fsm|state.001 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y74_N32
dffeas \vgaCont|x[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y74_N37
dffeas \vgaCont|x[0]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N39
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan1~0 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan1~0_combout  = ( \vgaCont|x[0]~DUPLICATE_q  & ( i_aux[1] & ( !\vgaCont|x [1] ) ) ) # ( !\vgaCont|x[0]~DUPLICATE_q  & ( i_aux[1] & ( (!\vgaCont|x [1]) # (i_aux[0]) ) ) ) # ( !\vgaCont|x[0]~DUPLICATE_q  & ( !i_aux[1] & ( 
// (!\vgaCont|x [1] & i_aux[0]) ) ) )

	.dataa(!\vgaCont|x [1]),
	.datab(!i_aux[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaCont|x[0]~DUPLICATE_q ),
	.dataf(!i_aux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan1~0 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan1~0 .lut_mask = 64'h22220000BBBBAAAA;
defparam \gen_grid|rectPlayer|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N21
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan0~0 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan0~0_combout  = ( \gen_grid|rectPlayer|LessThan1~0_combout  & ( (!\vgaCont|x [3] & (((!\vgaCont|x [2]) # (i_aux[3])) # (i_aux[2]))) # (\vgaCont|x [3] & (i_aux[3] & ((!\vgaCont|x [2]) # (i_aux[2])))) ) ) # ( 
// !\gen_grid|rectPlayer|LessThan1~0_combout  & ( (!\vgaCont|x [3] & (((i_aux[2] & !\vgaCont|x [2])) # (i_aux[3]))) # (\vgaCont|x [3] & (i_aux[2] & (i_aux[3] & !\vgaCont|x [2]))) ) )

	.dataa(!i_aux[2]),
	.datab(!\vgaCont|x [3]),
	.datac(!i_aux[3]),
	.datad(!\vgaCont|x [2]),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan0~0 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan0~0 .lut_mask = 64'h4D0C4D0CCF4DCF4D;
defparam \gen_grid|rectPlayer|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N24
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan0~1 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan0~1_combout  = ( \gen_grid|rectPlayer|LessThan0~0_combout  & ( (!\vgaCont|x [5] & ((!\vgaCont|x [4]) # ((\Add0~21_sumout ) # (\Add0~17_sumout )))) # (\vgaCont|x [5] & (\Add0~17_sumout  & ((!\vgaCont|x [4]) # (\Add0~21_sumout 
// )))) ) ) # ( !\gen_grid|rectPlayer|LessThan0~0_combout  & ( (!\vgaCont|x [5] & (((!\vgaCont|x [4] & \Add0~21_sumout )) # (\Add0~17_sumout ))) # (\vgaCont|x [5] & (!\vgaCont|x [4] & (\Add0~17_sumout  & \Add0~21_sumout ))) ) )

	.dataa(!\vgaCont|x [5]),
	.datab(!\vgaCont|x [4]),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan0~1 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan0~1 .lut_mask = 64'h0A8E0A8E8EAF8EAF;
defparam \gen_grid|rectPlayer|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N54
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan0~2 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan0~2_combout  = ( \Add0~13_sumout  & ( (!\vgaCont|x [7] & ((!\vgaCont|x [6]) # ((\Add0~9_sumout ) # (\gen_grid|rectPlayer|LessThan0~1_combout )))) # (\vgaCont|x [7] & (\Add0~9_sumout  & ((!\vgaCont|x [6]) # 
// (\gen_grid|rectPlayer|LessThan0~1_combout )))) ) ) # ( !\Add0~13_sumout  & ( (!\vgaCont|x [7] & (((!\vgaCont|x [6] & \gen_grid|rectPlayer|LessThan0~1_combout )) # (\Add0~9_sumout ))) # (\vgaCont|x [7] & (!\vgaCont|x [6] & 
// (\gen_grid|rectPlayer|LessThan0~1_combout  & \Add0~9_sumout ))) ) )

	.dataa(!\vgaCont|x [6]),
	.datab(!\vgaCont|x [7]),
	.datac(!\gen_grid|rectPlayer|LessThan0~1_combout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan0~2 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan0~2 .lut_mask = 64'h08CE08CE8CEF8CEF;
defparam \gen_grid|rectPlayer|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N30
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan0~3 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan0~3_combout  = ( \Add0~1_sumout  & ( (\vgaCont|x [9] & ((!\vgaCont|x [8] & ((\Add0~5_sumout ) # (\gen_grid|rectPlayer|LessThan0~2_combout ))) # (\vgaCont|x [8] & (\gen_grid|rectPlayer|LessThan0~2_combout  & \Add0~5_sumout )))) 
// ) ) # ( !\Add0~1_sumout  & ( (!\vgaCont|x [9] & ((!\vgaCont|x [8] & ((\Add0~5_sumout ) # (\gen_grid|rectPlayer|LessThan0~2_combout ))) # (\vgaCont|x [8] & (\gen_grid|rectPlayer|LessThan0~2_combout  & \Add0~5_sumout )))) ) )

	.dataa(!\vgaCont|x [8]),
	.datab(!\vgaCont|x [9]),
	.datac(!\gen_grid|rectPlayer|LessThan0~2_combout ),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan0~3 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan0~3 .lut_mask = 64'h088C088C02230223;
defparam \gen_grid|rectPlayer|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N30
cyclonev_lcell_comb \gen_grid|Add0~30 (
// Equation(s):
// \gen_grid|Add0~30_cout  = CARRY(( i_aux[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i_aux[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~30 .extended_lut = "off";
defparam \gen_grid|Add0~30 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N33
cyclonev_lcell_comb \gen_grid|Add0~25 (
// Equation(s):
// \gen_grid|Add0~25_sumout  = SUM(( i_aux[3] ) + ( VCC ) + ( \gen_grid|Add0~30_cout  ))
// \gen_grid|Add0~26  = CARRY(( i_aux[3] ) + ( VCC ) + ( \gen_grid|Add0~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i_aux[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~25_sumout ),
	.cout(\gen_grid|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~25 .extended_lut = "off";
defparam \gen_grid|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N36
cyclonev_lcell_comb \gen_grid|Add0~21 (
// Equation(s):
// \gen_grid|Add0~21_sumout  = SUM(( \Add0~21_sumout  ) + ( VCC ) + ( \gen_grid|Add0~26  ))
// \gen_grid|Add0~22  = CARRY(( \Add0~21_sumout  ) + ( VCC ) + ( \gen_grid|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~21_sumout ),
	.cout(\gen_grid|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~21 .extended_lut = "off";
defparam \gen_grid|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N39
cyclonev_lcell_comb \gen_grid|Add0~17 (
// Equation(s):
// \gen_grid|Add0~17_sumout  = SUM(( \Add0~17_sumout  ) + ( VCC ) + ( \gen_grid|Add0~22  ))
// \gen_grid|Add0~18  = CARRY(( \Add0~17_sumout  ) + ( VCC ) + ( \gen_grid|Add0~22  ))

	.dataa(!\Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~17_sumout ),
	.cout(\gen_grid|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~17 .extended_lut = "off";
defparam \gen_grid|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \gen_grid|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N42
cyclonev_lcell_comb \gen_grid|Add0~13 (
// Equation(s):
// \gen_grid|Add0~13_sumout  = SUM(( \Add0~13_sumout  ) + ( GND ) + ( \gen_grid|Add0~18  ))
// \gen_grid|Add0~14  = CARRY(( \Add0~13_sumout  ) + ( GND ) + ( \gen_grid|Add0~18  ))

	.dataa(gnd),
	.datab(!\Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~13_sumout ),
	.cout(\gen_grid|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~13 .extended_lut = "off";
defparam \gen_grid|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \gen_grid|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N45
cyclonev_lcell_comb \gen_grid|Add0~9 (
// Equation(s):
// \gen_grid|Add0~9_sumout  = SUM(( \Add0~9_sumout  ) + ( GND ) + ( \gen_grid|Add0~14  ))
// \gen_grid|Add0~10  = CARRY(( \Add0~9_sumout  ) + ( GND ) + ( \gen_grid|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~9_sumout ),
	.cout(\gen_grid|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~9 .extended_lut = "off";
defparam \gen_grid|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N18
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan1~1 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan1~1_combout  = ( \gen_grid|rectPlayer|LessThan1~0_combout  & ( (!\vgaCont|x [3] & ((!i_aux[2]) # ((!\vgaCont|x [2]) # (\gen_grid|Add0~25_sumout )))) # (\vgaCont|x [3] & (\gen_grid|Add0~25_sumout  & ((!i_aux[2]) # (!\vgaCont|x 
// [2])))) ) ) # ( !\gen_grid|rectPlayer|LessThan1~0_combout  & ( (!\vgaCont|x [3] & (((!i_aux[2] & !\vgaCont|x [2])) # (\gen_grid|Add0~25_sumout ))) # (\vgaCont|x [3] & (!i_aux[2] & (\gen_grid|Add0~25_sumout  & !\vgaCont|x [2]))) ) )

	.dataa(!i_aux[2]),
	.datab(!\vgaCont|x [3]),
	.datac(!\gen_grid|Add0~25_sumout ),
	.datad(!\vgaCont|x [2]),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan1~1 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan1~1 .lut_mask = 64'h8E0C8E0CCF8ECF8E;
defparam \gen_grid|rectPlayer|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N27
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan1~2 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan1~2_combout  = ( \gen_grid|rectPlayer|LessThan1~1_combout  & ( (!\vgaCont|x [5] & ((!\vgaCont|x [4]) # ((\gen_grid|Add0~21_sumout ) # (\gen_grid|Add0~17_sumout )))) # (\vgaCont|x [5] & (\gen_grid|Add0~17_sumout  & 
// ((!\vgaCont|x [4]) # (\gen_grid|Add0~21_sumout )))) ) ) # ( !\gen_grid|rectPlayer|LessThan1~1_combout  & ( (!\vgaCont|x [5] & (((!\vgaCont|x [4] & \gen_grid|Add0~21_sumout )) # (\gen_grid|Add0~17_sumout ))) # (\vgaCont|x [5] & (!\vgaCont|x [4] & 
// (\gen_grid|Add0~17_sumout  & \gen_grid|Add0~21_sumout ))) ) )

	.dataa(!\vgaCont|x [5]),
	.datab(!\vgaCont|x [4]),
	.datac(!\gen_grid|Add0~17_sumout ),
	.datad(!\gen_grid|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan1~2 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan1~2 .lut_mask = 64'h0A8E0A8E8EAF8EAF;
defparam \gen_grid|rectPlayer|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N57
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan1~3 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan1~3_combout  = ( \gen_grid|Add0~13_sumout  & ( (!\vgaCont|x [7] & ((!\vgaCont|x [6]) # ((\gen_grid|rectPlayer|LessThan1~2_combout ) # (\gen_grid|Add0~9_sumout )))) # (\vgaCont|x [7] & (\gen_grid|Add0~9_sumout  & ((!\vgaCont|x 
// [6]) # (\gen_grid|rectPlayer|LessThan1~2_combout )))) ) ) # ( !\gen_grid|Add0~13_sumout  & ( (!\vgaCont|x [7] & (((!\vgaCont|x [6] & \gen_grid|rectPlayer|LessThan1~2_combout )) # (\gen_grid|Add0~9_sumout ))) # (\vgaCont|x [7] & (!\vgaCont|x [6] & 
// (\gen_grid|Add0~9_sumout  & \gen_grid|rectPlayer|LessThan1~2_combout ))) ) )

	.dataa(!\vgaCont|x [6]),
	.datab(!\vgaCont|x [7]),
	.datac(!\gen_grid|Add0~9_sumout ),
	.datad(!\gen_grid|rectPlayer|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan1~3 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan1~3 .lut_mask = 64'h0C8E0C8E8ECF8ECF;
defparam \gen_grid|rectPlayer|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N48
cyclonev_lcell_comb \gen_grid|Add0~5 (
// Equation(s):
// \gen_grid|Add0~5_sumout  = SUM(( \Add0~5_sumout  ) + ( GND ) + ( \gen_grid|Add0~10  ))
// \gen_grid|Add0~6  = CARRY(( \Add0~5_sumout  ) + ( GND ) + ( \gen_grid|Add0~10  ))

	.dataa(gnd),
	.datab(!\Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~5_sumout ),
	.cout(\gen_grid|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~5 .extended_lut = "off";
defparam \gen_grid|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \gen_grid|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N51
cyclonev_lcell_comb \gen_grid|Add0~1 (
// Equation(s):
// \gen_grid|Add0~1_sumout  = SUM(( \Add0~1_sumout  ) + ( GND ) + ( \gen_grid|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~1 .extended_lut = "off";
defparam \gen_grid|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N33
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan1~4 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan1~4_combout  = ( \gen_grid|Add0~5_sumout  & ( (!\vgaCont|x [9] & ((!\vgaCont|x [8]) # ((\gen_grid|Add0~1_sumout ) # (\gen_grid|rectPlayer|LessThan1~3_combout )))) # (\vgaCont|x [9] & (\gen_grid|Add0~1_sumout  & ((!\vgaCont|x 
// [8]) # (\gen_grid|rectPlayer|LessThan1~3_combout )))) ) ) # ( !\gen_grid|Add0~5_sumout  & ( (!\vgaCont|x [9] & (((!\vgaCont|x [8] & \gen_grid|rectPlayer|LessThan1~3_combout )) # (\gen_grid|Add0~1_sumout ))) # (\vgaCont|x [9] & (!\vgaCont|x [8] & 
// (\gen_grid|rectPlayer|LessThan1~3_combout  & \gen_grid|Add0~1_sumout ))) ) )

	.dataa(!\vgaCont|x [8]),
	.datab(!\vgaCont|x [9]),
	.datac(!\gen_grid|rectPlayer|LessThan1~3_combout ),
	.datad(!\gen_grid|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan1~4 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan1~4 .lut_mask = 64'h08CE08CE8CEF8CEF;
defparam \gen_grid|rectPlayer|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N0
cyclonev_lcell_comb \gen_grid|Add1~30 (
// Equation(s):
// \gen_grid|Add1~30_cout  = CARRY(( j_aux[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j_aux[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~30 .extended_lut = "off";
defparam \gen_grid|Add1~30 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N3
cyclonev_lcell_comb \gen_grid|Add1~25 (
// Equation(s):
// \gen_grid|Add1~25_sumout  = SUM(( j_aux[3] ) + ( VCC ) + ( \gen_grid|Add1~30_cout  ))
// \gen_grid|Add1~26  = CARRY(( j_aux[3] ) + ( VCC ) + ( \gen_grid|Add1~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j_aux[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~25_sumout ),
	.cout(\gen_grid|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~25 .extended_lut = "off";
defparam \gen_grid|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N6
cyclonev_lcell_comb \gen_grid|Add1~21 (
// Equation(s):
// \gen_grid|Add1~21_sumout  = SUM(( j_aux[4] ) + ( VCC ) + ( \gen_grid|Add1~26  ))
// \gen_grid|Add1~22  = CARRY(( j_aux[4] ) + ( VCC ) + ( \gen_grid|Add1~26  ))

	.dataa(gnd),
	.datab(!j_aux[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~21_sumout ),
	.cout(\gen_grid|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~21 .extended_lut = "off";
defparam \gen_grid|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N9
cyclonev_lcell_comb \gen_grid|Add1~17 (
// Equation(s):
// \gen_grid|Add1~17_sumout  = SUM(( j_aux[5] ) + ( VCC ) + ( \gen_grid|Add1~22  ))
// \gen_grid|Add1~18  = CARRY(( j_aux[5] ) + ( VCC ) + ( \gen_grid|Add1~22  ))

	.dataa(!j_aux[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~17_sumout ),
	.cout(\gen_grid|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~17 .extended_lut = "off";
defparam \gen_grid|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \gen_grid|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N12
cyclonev_lcell_comb \gen_grid|Add1~13 (
// Equation(s):
// \gen_grid|Add1~13_sumout  = SUM(( j_aux[6] ) + ( GND ) + ( \gen_grid|Add1~18  ))
// \gen_grid|Add1~14  = CARRY(( j_aux[6] ) + ( GND ) + ( \gen_grid|Add1~18  ))

	.dataa(gnd),
	.datab(!j_aux[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~13_sumout ),
	.cout(\gen_grid|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~13 .extended_lut = "off";
defparam \gen_grid|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \gen_grid|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N15
cyclonev_lcell_comb \gen_grid|Add1~9 (
// Equation(s):
// \gen_grid|Add1~9_sumout  = SUM(( j_aux[7] ) + ( GND ) + ( \gen_grid|Add1~14  ))
// \gen_grid|Add1~10  = CARRY(( j_aux[7] ) + ( GND ) + ( \gen_grid|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j_aux[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~9_sumout ),
	.cout(\gen_grid|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~9 .extended_lut = "off";
defparam \gen_grid|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N18
cyclonev_lcell_comb \gen_grid|Add1~5 (
// Equation(s):
// \gen_grid|Add1~5_sumout  = SUM(( j_aux[8] ) + ( GND ) + ( \gen_grid|Add1~10  ))
// \gen_grid|Add1~6  = CARRY(( j_aux[8] ) + ( GND ) + ( \gen_grid|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!j_aux[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~5_sumout ),
	.cout(\gen_grid|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~5 .extended_lut = "off";
defparam \gen_grid|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N21
cyclonev_lcell_comb \gen_grid|Add1~1 (
// Equation(s):
// \gen_grid|Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add1~1 .extended_lut = "off";
defparam \gen_grid|Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N57
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan3~1 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan3~1_combout  = ( \gen_grid|rectPlayer|LessThan3~0_combout  & ( (!\vgaCont|y [3] & ((!\vgaCont|y [2]) # ((!j_aux[2]) # (\gen_grid|Add1~25_sumout )))) # (\vgaCont|y [3] & (\gen_grid|Add1~25_sumout  & ((!\vgaCont|y [2]) # 
// (!j_aux[2])))) ) ) # ( !\gen_grid|rectPlayer|LessThan3~0_combout  & ( (!\vgaCont|y [3] & (((!\vgaCont|y [2] & !j_aux[2])) # (\gen_grid|Add1~25_sumout ))) # (\vgaCont|y [3] & (!\vgaCont|y [2] & (\gen_grid|Add1~25_sumout  & !j_aux[2]))) ) )

	.dataa(!\vgaCont|y [2]),
	.datab(!\vgaCont|y [3]),
	.datac(!\gen_grid|Add1~25_sumout ),
	.datad(!j_aux[2]),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan3~1 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan3~1 .lut_mask = 64'h8E0C8E0CCF8ECF8E;
defparam \gen_grid|rectPlayer|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N27
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan3~2 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan3~2_combout  = ( \gen_grid|Add1~17_sumout  & ( (!\vgaCont|y [5]) # ((!\vgaCont|y [4] & ((\gen_grid|rectPlayer|LessThan3~1_combout ) # (\gen_grid|Add1~21_sumout ))) # (\vgaCont|y [4] & (\gen_grid|Add1~21_sumout  & 
// \gen_grid|rectPlayer|LessThan3~1_combout ))) ) ) # ( !\gen_grid|Add1~17_sumout  & ( (!\vgaCont|y [5] & ((!\vgaCont|y [4] & ((\gen_grid|rectPlayer|LessThan3~1_combout ) # (\gen_grid|Add1~21_sumout ))) # (\vgaCont|y [4] & (\gen_grid|Add1~21_sumout  & 
// \gen_grid|rectPlayer|LessThan3~1_combout )))) ) )

	.dataa(!\vgaCont|y [5]),
	.datab(!\vgaCont|y [4]),
	.datac(!\gen_grid|Add1~21_sumout ),
	.datad(!\gen_grid|rectPlayer|LessThan3~1_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan3~2 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan3~2 .lut_mask = 64'h088A088AAEEFAEEF;
defparam \gen_grid|rectPlayer|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N45
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan3~3 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan3~3_combout  = ( \gen_grid|Add1~9_sumout  & ( (!\vgaCont|y [7]) # ((!\vgaCont|y [6] & ((\gen_grid|rectPlayer|LessThan3~2_combout ) # (\gen_grid|Add1~13_sumout ))) # (\vgaCont|y [6] & (\gen_grid|Add1~13_sumout  & 
// \gen_grid|rectPlayer|LessThan3~2_combout ))) ) ) # ( !\gen_grid|Add1~9_sumout  & ( (!\vgaCont|y [7] & ((!\vgaCont|y [6] & ((\gen_grid|rectPlayer|LessThan3~2_combout ) # (\gen_grid|Add1~13_sumout ))) # (\vgaCont|y [6] & (\gen_grid|Add1~13_sumout  & 
// \gen_grid|rectPlayer|LessThan3~2_combout )))) ) )

	.dataa(!\vgaCont|y [7]),
	.datab(!\vgaCont|y [6]),
	.datac(!\gen_grid|Add1~13_sumout ),
	.datad(!\gen_grid|rectPlayer|LessThan3~2_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan3~3 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan3~3 .lut_mask = 64'h088A088AAEEFAEEF;
defparam \gen_grid|rectPlayer|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N36
cyclonev_lcell_comb \gen_grid|rectPlayer|LessThan3~4 (
// Equation(s):
// \gen_grid|rectPlayer|LessThan3~4_combout  = ( \vgaCont|y [9] & ( \vgaCont|y [8] & ( (\gen_grid|Add1~1_sumout  & (\gen_grid|rectPlayer|LessThan3~3_combout  & \gen_grid|Add1~5_sumout )) ) ) ) # ( !\vgaCont|y [9] & ( \vgaCont|y [8] & ( 
// ((\gen_grid|rectPlayer|LessThan3~3_combout  & \gen_grid|Add1~5_sumout )) # (\gen_grid|Add1~1_sumout ) ) ) ) # ( \vgaCont|y [9] & ( !\vgaCont|y [8] & ( (\gen_grid|Add1~1_sumout  & ((\gen_grid|Add1~5_sumout ) # (\gen_grid|rectPlayer|LessThan3~3_combout ))) 
// ) ) ) # ( !\vgaCont|y [9] & ( !\vgaCont|y [8] & ( ((\gen_grid|Add1~5_sumout ) # (\gen_grid|rectPlayer|LessThan3~3_combout )) # (\gen_grid|Add1~1_sumout ) ) ) )

	.dataa(!\gen_grid|Add1~1_sumout ),
	.datab(!\gen_grid|rectPlayer|LessThan3~3_combout ),
	.datac(!\gen_grid|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\vgaCont|y [9]),
	.dataf(!\vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|LessThan3~4 .extended_lut = "off";
defparam \gen_grid|rectPlayer|LessThan3~4 .lut_mask = 64'h7F7F151557570101;
defparam \gen_grid|rectPlayer|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N18
cyclonev_lcell_comb \gen_grid|selectCell~0 (
// Equation(s):
// \gen_grid|selectCell~0_combout  = ( \gen_grid|rectPlayer|LessThan1~4_combout  & ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (!\gen_grid|rectPlayer|in_rectangle~0_combout  & (\fsm|state.001~q  & (!\gen_grid|rectPlayer|LessThan0~3_combout  & 
// \fsm|state.000~q ))) ) ) )

	.dataa(!\gen_grid|rectPlayer|in_rectangle~0_combout ),
	.datab(!\fsm|state.001~q ),
	.datac(!\gen_grid|rectPlayer|LessThan0~3_combout ),
	.datad(!\fsm|state.000~q ),
	.datae(!\gen_grid|rectPlayer|LessThan1~4_combout ),
	.dataf(!\gen_grid|rectPlayer|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|selectCell~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|selectCell~0 .extended_lut = "off";
defparam \gen_grid|selectCell~0 .lut_mask = 64'h0000000000000020;
defparam \gen_grid|selectCell~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N3
cyclonev_lcell_comb \gen_grid|red[0]~0 (
// Equation(s):
// \gen_grid|red[0]~0_combout  = ( \select~input_o  & ( \gen_grid|blue[0]~0_combout  ) ) # ( !\select~input_o  & ( (\gen_grid|selectCell~0_combout ) # (\gen_grid|blue[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|blue[0]~0_combout ),
	.datac(!\gen_grid|selectCell~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~0 .extended_lut = "off";
defparam \gen_grid|red[0]~0 .lut_mask = 64'h3F3F3F3F33333333;
defparam \gen_grid|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N48
cyclonev_lcell_comb \gen_grid|Add2~4 (
// Equation(s):
// \gen_grid|Add2~4_combout  = ( \vgaCont|x [9] & ( \vgaCont|x [4] ) ) # ( !\vgaCont|x [9] & ( \vgaCont|x [4] & ( ((\vgaCont|x [8]) # (\vgaCont|x [7])) # (\vgaCont|x [6]) ) ) ) # ( \vgaCont|x [9] & ( !\vgaCont|x [4] ) ) # ( !\vgaCont|x [9] & ( !\vgaCont|x 
// [4] & ( (((\vgaCont|x [6] & \vgaCont|x [5])) # (\vgaCont|x [8])) # (\vgaCont|x [7]) ) ) )

	.dataa(!\vgaCont|x [6]),
	.datab(!\vgaCont|x [5]),
	.datac(!\vgaCont|x [7]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|x [9]),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~4 .extended_lut = "off";
defparam \gen_grid|Add2~4 .lut_mask = 64'h1FFFFFFF5FFFFFFF;
defparam \gen_grid|Add2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N45
cyclonev_lcell_comb \gen_grid|Add2~2 (
// Equation(s):
// \gen_grid|Add2~2_combout  = ( \vgaCont|x [6] & ( (((\vgaCont|x [4]) # (\vgaCont|x [5])) # (\vgaCont|x [8])) # (\vgaCont|x [7]) ) ) # ( !\vgaCont|x [6] & ( (\vgaCont|x [8]) # (\vgaCont|x [7]) ) )

	.dataa(!\vgaCont|x [7]),
	.datab(!\vgaCont|x [8]),
	.datac(!\vgaCont|x [5]),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~2 .extended_lut = "off";
defparam \gen_grid|Add2~2 .lut_mask = 64'h777777777FFF7FFF;
defparam \gen_grid|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( !\gen_grid|Add2~2_combout  $ (\vgaCont|x [9]) ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  = CARRY(( !\gen_grid|Add2~2_combout  $ (\vgaCont|x [9]) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\gen_grid|Add2~2_combout ),
	.datac(!\vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000000000000C3C3;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  = CARRY(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\gen_grid|Add2~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  = CARRY(( !\gen_grid|Add2~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~18  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N42
cyclonev_lcell_comb \gen_grid|Add2~3 (
// Equation(s):
// \gen_grid|Add2~3_combout  = ( \vgaCont|x [4] & ( !\vgaCont|x [8] $ (((!\vgaCont|x [7] & !\vgaCont|x [6]))) ) ) # ( !\vgaCont|x [4] & ( !\vgaCont|x [8] $ (((!\vgaCont|x [7] & ((!\vgaCont|x [6]) # (!\vgaCont|x [5]))))) ) )

	.dataa(!\vgaCont|x [7]),
	.datab(!\vgaCont|x [8]),
	.datac(!\vgaCont|x [6]),
	.datad(!\vgaCont|x [5]),
	.datae(gnd),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~3 .extended_lut = "off";
defparam \gen_grid|Add2~3 .lut_mask = 64'h666C666C6C6C6C6C;
defparam \gen_grid|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( VCC ) + ( !\gen_grid|Add2~3_combout  ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  = CARRY(( VCC ) + ( !\gen_grid|Add2~3_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h000000FF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\vgaCont|x [9] $ ((\gen_grid|Add2~2_combout )))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\vgaCont|x [9] $ ((\gen_grid|Add2~2_combout )))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\vgaCont|x [9]),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\gen_grid|Add2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000DE120000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FF3300000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000FFFF000000CC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~4_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~4_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\gen_grid|Add2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000BB1100000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000FF0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~30  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .lut_mask = 64'h00000000000000CC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout  & 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ))) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .lut_mask = 64'h330F330F33003300;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \gen_grid|Add2~2_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\vgaCont|x [9])) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \gen_grid|Add2~2_combout  
// & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout  ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( !\gen_grid|Add2~2_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\vgaCont|x [9])) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// !\gen_grid|Add2~2_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout  ) ) )

	.dataa(!\vgaCont|x [9]),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.dataf(!\gen_grid|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .lut_mask = 64'h0F0F33AA0F0F3355;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N57
cyclonev_lcell_comb \vgaCont|LessThan0~0 (
// Equation(s):
// \vgaCont|LessThan0~0_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [4] ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|LessThan0~0 .extended_lut = "off";
defparam \vgaCont|LessThan0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \vgaCont|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( VCC ) + ( !\vgaCont|x [7] $ (((\vgaCont|x [6] & \vgaCont|LessThan0~0_combout ))) ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  = CARRY(( VCC ) + ( !\vgaCont|x [7] $ (((\vgaCont|x [6] & \vgaCont|LessThan0~0_combout ))) ) + ( !VCC ))

	.dataa(!\vgaCont|x [6]),
	.datab(gnd),
	.datac(!\vgaCont|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000F5A0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Add2~3_combout )) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Add2~3_combout )) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Add2~3_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h00000000000030FC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FFFF000010DC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  = CARRY(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000FF0000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout  = ( !\gen_grid|Add2~4_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .lut_mask = 64'h3333333300000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~30  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000FFFF0000353F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .lut_mask = 64'h00000000000010DC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .lut_mask = 64'h0000000030303030;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout )) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .lut_mask = 64'h03CF11DD03CF00CC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout  = ( \gen_grid|Add2~2_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\vgaCont|x [9]))))) ) ) # ( !\gen_grid|Add2~2_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout 
//  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((!\vgaCont|x [9]))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.datac(!\vgaCont|x [9]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .lut_mask = 64'h1150115011051105;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((!\gen_grid|Add2~3_combout )))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((!\gen_grid|Add2~3_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Add2~3_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .lut_mask = 64'h00740074FF74FF74;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N33
cyclonev_lcell_comb \gen_grid|rectBGLeft|LessThan1~1 (
// Equation(s):
// \gen_grid|rectBGLeft|LessThan1~1_combout  = ( \vgaCont|x [6] & ( (!\vgaCont|x [4] & !\vgaCont|x [5]) ) ) # ( !\vgaCont|x [6] )

	.dataa(!\vgaCont|x [4]),
	.datab(gnd),
	.datac(!\vgaCont|x [5]),
	.datad(gnd),
	.datae(!\vgaCont|x [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectBGLeft|LessThan1~1 .extended_lut = "off";
defparam \gen_grid|rectBGLeft|LessThan1~1 .lut_mask = 64'hFFFFA0A0FFFFA0A0;
defparam \gen_grid|rectBGLeft|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N6
cyclonev_lcell_comb \gen_grid|Add2~1 (
// Equation(s):
// \gen_grid|Add2~1_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [4] & ( !\vgaCont|x [6] ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] & ( !\vgaCont|x [6] ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [4] & ( !\vgaCont|x [6] ) ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x 
// [4] & ( \vgaCont|x [6] ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~1 .extended_lut = "off";
defparam \gen_grid|Add2~1 .lut_mask = 64'h3333CCCCCCCCCCCC;
defparam \gen_grid|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( VCC ) + ( \gen_grid|Add2~1_combout  ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  = CARRY(( VCC ) + ( \gen_grid|Add2~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7] $ ((!\gen_grid|rectBGLeft|LessThan1~1_combout )))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7] $ ((!\gen_grid|rectBGLeft|LessThan1~1_combout )))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\vgaCont|x [7]),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h00000000000012DE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~10  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000B88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .lut_mask = 64'h00000000CCCCCCCC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .lut_mask = 64'h0303030333333333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .lut_mask = 64'h0000E2C00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .lut_mask = 64'h0000000033333333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  & 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h0044004400740074;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .lut_mask = 64'h00000000F0F0F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y75_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout  = ( \gen_grid|Add2~3_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout )) ) ) # ( !\gen_grid|Add2~3_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .lut_mask = 64'h0077007700440044;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  & ( \gen_grid|rectBGLeft|LessThan1~1_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7]))) ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  & ( \gen_grid|rectBGLeft|LessThan1~1_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7])))) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  & ( 
// !\gen_grid|rectBGLeft|LessThan1~1_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\vgaCont|x [7]))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  & ( !\gen_grid|rectBGLeft|LessThan1~1_combout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\vgaCont|x [7])))) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\vgaCont|x [7]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .lut_mask = 64'h0145ABEF1054BAFE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \gen_grid|Add2~0 (
// Equation(s):
// \gen_grid|Add2~0_combout  = !\vgaCont|x [5] $ (!\vgaCont|x [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [5]),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~0 .extended_lut = "off";
defparam \gen_grid|Add2~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \gen_grid|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( !\gen_grid|Add2~0_combout  ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  = CARRY(( !\gen_grid|Add2~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h000000000000F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\vgaCont|LessThan0~0_combout  $ ((!\vgaCont|x [6])))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\vgaCont|LessThan0~0_combout  $ ((!\vgaCont|x [6])))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\vgaCont|LessThan0~0_combout ),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000EB410000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000E4A000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~18  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout )))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .lut_mask = 64'h000000000000535F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .lut_mask = 64'h0055005500550055;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .lut_mask = 64'h000C000C003F003F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .lut_mask = 64'h0F0F0F0F22772277;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .lut_mask = 64'h00F000F000F000F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout  = ( \gen_grid|rectBGLeft|LessThan1~1_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7])))) ) ) # ( !\gen_grid|rectBGLeft|LessThan1~1_combout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\vgaCont|x [7])))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\vgaCont|x [7]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .lut_mask = 64'h0145014510541054;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\gen_grid|Add2~1_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datac(!\gen_grid|Add2~1_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .lut_mask = 64'h55335533550F550F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( !\vgaCont|x [4] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  = CARRY(( !\vgaCont|x [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h000000000000CCCC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (!\vgaCont|x [4] $ ((\vgaCont|x [5])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (!\vgaCont|x [4] $ ((\vgaCont|x [5])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vgaCont|x [4]),
	.datac(!\vgaCont|x [5]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h00000000000041EB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~22  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h0000CAC000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout )))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .lut_mask = 64'h0000000000002777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y75_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y75_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .lut_mask = 64'h0005000550555055;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout )))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .lut_mask = 64'h4474447447774777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Add2~1_combout ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\gen_grid|Add2~1_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .lut_mask = 64'h05050505000F000F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((!\gen_grid|Add2~0_combout )))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((!\gen_grid|Add2~0_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\gen_grid|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .lut_mask = 64'h15041504BFAEBFAE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( \vgaCont|x [3] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  = CARRY(( \vgaCont|x [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (!\vgaCont|x [4])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (!\vgaCont|x [4])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [4]),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000F3030000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000FFFF00002777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout  = SUM(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  = CARRY(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FF0000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000CAC000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .lut_mask = 64'h0404040407070707;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .lut_mask = 64'h01510151ABFBABFB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & !\gen_grid|Add2~0_combout ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\gen_grid|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .lut_mask = 64'h0505050555005500;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\vgaCont|x [4])))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\vgaCont|x [4]))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .lut_mask = 64'h15041504BFAEBFAE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( \vgaCont|x [2] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  = CARRY(( \vgaCont|x [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\vgaCont|x [3])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\vgaCont|x [3])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\vgaCont|x [3]),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  = CARRY(( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FF0000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .lut_mask = 64'h3333333300000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .lut_mask = 64'h0000ACA00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .lut_mask = 64'h0000000055555555;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .lut_mask = 64'h00000000F0F0F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .lut_mask = 64'h0505050500550055;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout )))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .lut_mask = 64'h00270027FF27FF27;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\vgaCont|x [4]))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .lut_mask = 64'h0000000074747474;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ) # (\vgaCont|x [3])))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \vgaCont|x [3])))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\vgaCont|x [3]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .lut_mask = 64'h2227222772777277;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout  = SUM(( \vgaCont|x [1] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  = CARRY(( \vgaCont|x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h00000000000005AF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .lut_mask = 64'h0000ACA00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .lut_mask = 64'h2222222222222222;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout  = ( \vgaCont|x [3] & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ))) ) ) # ( !\vgaCont|x [3] & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .lut_mask = 64'h1010101013131313;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  & ( \vgaCont|x [2] & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  & ( \vgaCont|x [2] & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout )) ) ) ) # ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  & ( !\vgaCont|x [2] & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout )) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  & ( !\vgaCont|x [2] & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  & !\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.dataf(!\vgaCont|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .lut_mask = 64'h30303A3A35353F3F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout  = CARRY(( \vgaCont|x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\vgaCont|x [1])) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|x [1]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h00000000000005AF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .lut_mask = 64'h0000E4A000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .lut_mask = 64'h0055005500550055;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout  & !\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .lut_mask = 64'h0F000F000F000F00;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .lut_mask = 64'h000A000A005F005F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout )))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .lut_mask = 64'h00270027FF27FF27;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~18  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .lut_mask = 64'h0000E4A000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000CAC00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N24
cyclonev_lcell_comb \gen_grid|LessThan2~1 (
// Equation(s):
// \gen_grid|LessThan2~1_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout )))) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ) # (((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ) # 
// (!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.datag(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan2~1 .extended_lut = "on";
defparam \gen_grid|LessThan2~1 .lut_mask = 64'hFFFFFFFFFEFEFFFA;
defparam \gen_grid|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N24
cyclonev_lcell_comb \gen_grid|LessThan2~0 (
// Equation(s):
// \gen_grid|LessThan2~0_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( \gen_grid|LessThan2~1_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout  & 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ))) ) ) ) # ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( !\gen_grid|LessThan2~1_combout  & ( ((\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( !\gen_grid|LessThan2~1_combout  & ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.dataf(!\gen_grid|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan2~0 .extended_lut = "off";
defparam \gen_grid|LessThan2~0 .lut_mask = 64'h3333333700000004;
defparam \gen_grid|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \vgaCont|y [4] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( \vgaCont|y [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \vgaCont|y [5] ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \vgaCont|y [5] ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\vgaCont|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( \vgaCont|y [8] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( \vgaCont|y [8] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( \vgaCont|y [9] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( \vgaCont|y [9] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout  = (\vgaCont|y [8] & \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(gnd),
	.datab(!\vgaCont|y [8]),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .lut_mask = 64'h0303030303030303;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N27
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \vgaCont|y [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N3
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .lut_mask = 64'h5555555500000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( \vgaCont|y [3] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( \vgaCont|y [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [4])) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [4])) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\vgaCont|y [4]),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000003535;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [5])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [5])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vgaCont|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FC3000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF00005F5F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [7])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [7])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vgaCont|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~30  = CARRY(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000FFFF00005F5F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [9])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vgaCont|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FC300000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \vgaCont|y [7])

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .lut_mask = 64'h0055005500550055;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout )))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .lut_mask = 64'h1133113311331133;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N24
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \vgaCont|y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\vgaCont|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .lut_mask = 64'h000F000F000F000F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ) # (\vgaCont|y [4]))) ) ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \vgaCont|y [4])) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\vgaCont|y [4]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .lut_mask = 64'h0003000330333033;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \vgaCont|y [2] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( \vgaCont|y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N3
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\vgaCont|y [3])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\vgaCont|y [3])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\vgaCont|y [3]),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000CAC000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~30  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N27
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ))) ) + ( VCC ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000000000015BF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N21
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .lut_mask = 64'h0303030333333333;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .lut_mask = 64'h00F000F000F000F0;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ) # (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout  & ( 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout )))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h010D010D030F030F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (\vgaCont|y [3] & \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|y [3]),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .lut_mask = 64'h000F000F00330033;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h33333333FFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( \vgaCont|y [1] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  = CARRY(( \vgaCont|y [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\vgaCont|y [2])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\vgaCont|y [2])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~30  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000ACA00000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout )))) ) ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )) # (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ))))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .lut_mask = 64'h04150415AEBFAEBF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout )) # (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\vgaCont|y [2])))) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout )) # (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\vgaCont|y [2]))))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(!\vgaCont|y [2]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .lut_mask = 64'h04150415AEBFAEBF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N3
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\vgaCont|y [1])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\vgaCont|y [1]),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .lut_mask = 64'h0505050505050505;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~18  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000CAC00000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N21
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N24
cyclonev_lcell_comb \gen_grid|LessThan3~1 (
// Equation(s):
// \gen_grid|LessThan3~1_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ) # (!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout )))) ) ) # ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout )))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datag(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan3~1 .extended_lut = "on";
defparam \gen_grid|LessThan3~1 .lut_mask = 64'hFFFFFFFFFFFCFEFE;
defparam \gen_grid|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \gen_grid|LessThan3~0 (
// Equation(s):
// \gen_grid|LessThan3~0_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout )))) # (\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & (((!\gen_grid|LessThan3~1_combout )))) ) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & !\gen_grid|LessThan3~1_combout ) ) ) ) # ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & !\gen_grid|LessThan3~1_combout ) ) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & !\gen_grid|LessThan3~1_combout ) ) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\gen_grid|LessThan3~1_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan3~0 .extended_lut = "off";
defparam \gen_grid|LessThan3~0 .lut_mask = 64'h3030303030303074;
defparam \gen_grid|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N57
cyclonev_lcell_comb \gen_grid|LessThan1~0 (
// Equation(s):
// \gen_grid|LessThan1~0_combout  = ( \vgaCont|x [1] & ( \vgaCont|x [5] & ( \vgaCont|x [4] ) ) ) # ( !\vgaCont|x [1] & ( \vgaCont|x [5] & ( (\vgaCont|x [4] & (((\vgaCont|x [3]) # (\vgaCont|x[0]~DUPLICATE_q )) # (\vgaCont|x [2]))) ) ) )

	.dataa(!\vgaCont|x [4]),
	.datab(!\vgaCont|x [2]),
	.datac(!\vgaCont|x[0]~DUPLICATE_q ),
	.datad(!\vgaCont|x [3]),
	.datae(!\vgaCont|x [1]),
	.dataf(!\vgaCont|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan1~0 .extended_lut = "off";
defparam \gen_grid|LessThan1~0 .lut_mask = 64'h0000000015555555;
defparam \gen_grid|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N48
cyclonev_lcell_comb \gen_grid|red~1 (
// Equation(s):
// \gen_grid|red~1_combout  = ( \vgaCont|x [6] & ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (\vgaCont|LessThan0~0_combout  & (!\vgaCont|x [9] & \fsm|state.000~q )) ) ) ) # ( !\vgaCont|x [6] & ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (\vgaCont|x 
// [9] & (!\gen_grid|LessThan1~0_combout  & \fsm|state.000~q )) ) ) ) # ( \vgaCont|x [6] & ( !\gen_grid|rectBGLeft|LessThan1~0_combout  & ( (!\vgaCont|x [9] & \fsm|state.000~q ) ) ) ) # ( !\vgaCont|x [6] & ( !\gen_grid|rectBGLeft|LessThan1~0_combout  & ( 
// (!\vgaCont|x [9] & \fsm|state.000~q ) ) ) )

	.dataa(!\vgaCont|LessThan0~0_combout ),
	.datab(!\vgaCont|x [9]),
	.datac(!\gen_grid|LessThan1~0_combout ),
	.datad(!\fsm|state.000~q ),
	.datae(!\vgaCont|x [6]),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red~1 .extended_lut = "off";
defparam \gen_grid|red~1 .lut_mask = 64'h00CC00CC00300044;
defparam \gen_grid|red~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N0
cyclonev_lcell_comb \gen_grid|red~2 (
// Equation(s):
// \gen_grid|red~2_combout  = ( \gen_grid|rectPlayer|LessThan1~4_combout  & ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (!\gen_grid|LessThan3~0_combout  & (\gen_grid|red~1_combout  & ((\gen_grid|rectPlayer|in_rectangle~0_combout ) # 
// (\gen_grid|rectPlayer|LessThan0~3_combout )))) ) ) ) # ( !\gen_grid|rectPlayer|LessThan1~4_combout  & ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (!\gen_grid|LessThan3~0_combout  & \gen_grid|red~1_combout ) ) ) ) # ( 
// \gen_grid|rectPlayer|LessThan1~4_combout  & ( !\gen_grid|rectPlayer|LessThan3~4_combout  & ( (!\gen_grid|LessThan3~0_combout  & \gen_grid|red~1_combout ) ) ) ) # ( !\gen_grid|rectPlayer|LessThan1~4_combout  & ( !\gen_grid|rectPlayer|LessThan3~4_combout  & 
// ( (!\gen_grid|LessThan3~0_combout  & \gen_grid|red~1_combout ) ) ) )

	.dataa(!\gen_grid|rectPlayer|LessThan0~3_combout ),
	.datab(!\gen_grid|LessThan3~0_combout ),
	.datac(!\gen_grid|red~1_combout ),
	.datad(!\gen_grid|rectPlayer|in_rectangle~0_combout ),
	.datae(!\gen_grid|rectPlayer|LessThan1~4_combout ),
	.dataf(!\gen_grid|rectPlayer|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red~2 .extended_lut = "off";
defparam \gen_grid|red~2 .lut_mask = 64'h0C0C0C0C0C0C040C;
defparam \gen_grid|red~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N30
cyclonev_lcell_comb \gen_grid|red[1]~3 (
// Equation(s):
// \gen_grid|red[1]~3_combout  = ( \select~input_o  & ( ((!\gen_grid|LessThan2~0_combout  & \gen_grid|red~2_combout )) # (\gen_grid|blue[0]~0_combout ) ) ) # ( !\select~input_o  & ( (((!\gen_grid|LessThan2~0_combout  & \gen_grid|red~2_combout )) # 
// (\gen_grid|blue[0]~0_combout )) # (\gen_grid|selectCell~0_combout ) ) )

	.dataa(!\gen_grid|LessThan2~0_combout ),
	.datab(!\gen_grid|selectCell~0_combout ),
	.datac(!\gen_grid|red~2_combout ),
	.datad(!\gen_grid|blue[0]~0_combout ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~3 .extended_lut = "off";
defparam \gen_grid|red[1]~3 .lut_mask = 64'h3BFF3BFF0AFF0AFF;
defparam \gen_grid|red[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \check~input (
	.i(check),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\check~input_o ));
// synopsys translate_off
defparam \check~input .bus_hold = "false";
defparam \check~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N6
cyclonev_lcell_comb \gen_grid|red~4 (
// Equation(s):
// \gen_grid|red~4_combout  = ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (!\gen_grid|rectPlayer|LessThan0~3_combout  & (\fsm|state.000~q  & (!\gen_grid|rectPlayer|in_rectangle~0_combout  & \gen_grid|rectPlayer|LessThan1~4_combout ))) ) )

	.dataa(!\gen_grid|rectPlayer|LessThan0~3_combout ),
	.datab(!\fsm|state.000~q ),
	.datac(!\gen_grid|rectPlayer|in_rectangle~0_combout ),
	.datad(!\gen_grid|rectPlayer|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red~4 .extended_lut = "off";
defparam \gen_grid|red~4 .lut_mask = 64'h0000000000200020;
defparam \gen_grid|red~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N51
cyclonev_lcell_comb \gen_grid|red[4]~5 (
// Equation(s):
// \gen_grid|red[4]~5_combout  = ( \select~input_o  & ( ((\gen_grid|red~4_combout  & ((!\fsm|state.001~q ) # (\check~input_o )))) # (\gen_grid|blue[0]~0_combout ) ) ) # ( !\select~input_o  & ( (\gen_grid|red~4_combout ) # (\gen_grid|blue[0]~0_combout ) ) )

	.dataa(!\gen_grid|blue[0]~0_combout ),
	.datab(!\fsm|state.001~q ),
	.datac(!\check~input_o ),
	.datad(!\gen_grid|red~4_combout ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~5 .extended_lut = "off";
defparam \gen_grid|red[4]~5 .lut_mask = 64'h55FF55FF55DF55DF;
defparam \gen_grid|red[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N33
cyclonev_lcell_comb \gen_grid|rectPlayer|in_rectangle~1 (
// Equation(s):
// \gen_grid|rectPlayer|in_rectangle~1_combout  = ( !\gen_grid|rectPlayer|in_rectangle~0_combout  & ( !\gen_grid|rectPlayer|LessThan0~3_combout  ) )

	.dataa(!\gen_grid|rectPlayer|LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|rectPlayer|in_rectangle~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectPlayer|in_rectangle~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectPlayer|in_rectangle~1 .extended_lut = "off";
defparam \gen_grid|rectPlayer|in_rectangle~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \gen_grid|rectPlayer|in_rectangle~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N36
cyclonev_lcell_comb \gen_grid|red~6 (
// Equation(s):
// \gen_grid|red~6_combout  = ( \gen_grid|rectPlayer|LessThan1~4_combout  & ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (\gen_grid|red~1_combout  & (!\gen_grid|LessThan3~0_combout  & (!\gen_grid|LessThan2~0_combout  & 
// !\gen_grid|rectPlayer|in_rectangle~1_combout ))) ) ) ) # ( !\gen_grid|rectPlayer|LessThan1~4_combout  & ( \gen_grid|rectPlayer|LessThan3~4_combout  & ( (\gen_grid|red~1_combout  & (!\gen_grid|LessThan3~0_combout  & !\gen_grid|LessThan2~0_combout )) ) ) ) 
// # ( \gen_grid|rectPlayer|LessThan1~4_combout  & ( !\gen_grid|rectPlayer|LessThan3~4_combout  & ( (\gen_grid|red~1_combout  & (!\gen_grid|LessThan3~0_combout  & !\gen_grid|LessThan2~0_combout )) ) ) ) # ( !\gen_grid|rectPlayer|LessThan1~4_combout  & ( 
// !\gen_grid|rectPlayer|LessThan3~4_combout  & ( (\gen_grid|red~1_combout  & (!\gen_grid|LessThan3~0_combout  & !\gen_grid|LessThan2~0_combout )) ) ) )

	.dataa(!\gen_grid|red~1_combout ),
	.datab(!\gen_grid|LessThan3~0_combout ),
	.datac(!\gen_grid|LessThan2~0_combout ),
	.datad(!\gen_grid|rectPlayer|in_rectangle~1_combout ),
	.datae(!\gen_grid|rectPlayer|LessThan1~4_combout ),
	.dataf(!\gen_grid|rectPlayer|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red~6 .extended_lut = "off";
defparam \gen_grid|red~6 .lut_mask = 64'h4040404040404000;
defparam \gen_grid|red~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N54
cyclonev_lcell_comb \gen_grid|red[5]~7 (
// Equation(s):
// \gen_grid|red[5]~7_combout  = ( \gen_grid|red~4_combout  & ( \select~input_o  & ( ((!\fsm|state.001~q ) # (\gen_grid|blue[0]~0_combout )) # (\check~input_o ) ) ) ) # ( !\gen_grid|red~4_combout  & ( \select~input_o  & ( (\gen_grid|blue[0]~0_combout ) # 
// (\gen_grid|red~6_combout ) ) ) ) # ( \gen_grid|red~4_combout  & ( !\select~input_o  ) ) # ( !\gen_grid|red~4_combout  & ( !\select~input_o  & ( (\gen_grid|blue[0]~0_combout ) # (\gen_grid|red~6_combout ) ) ) )

	.dataa(!\gen_grid|red~6_combout ),
	.datab(!\check~input_o ),
	.datac(!\gen_grid|blue[0]~0_combout ),
	.datad(!\fsm|state.001~q ),
	.datae(!\gen_grid|red~4_combout ),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~7 .extended_lut = "off";
defparam \gen_grid|red[5]~7 .lut_mask = 64'h5F5FFFFF5F5FFF3F;
defparam \gen_grid|red[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N12
cyclonev_lcell_comb \gen_grid|green[1]~0 (
// Equation(s):
// \gen_grid|green[1]~0_combout  = ( \gen_grid|selectCell~0_combout  & ( (!\gen_grid|blue[0]~0_combout  & ((!\select~input_o ) # (\check~input_o ))) ) ) # ( !\gen_grid|selectCell~0_combout  & ( !\gen_grid|blue[0]~0_combout  ) )

	.dataa(!\select~input_o ),
	.datab(!\gen_grid|blue[0]~0_combout ),
	.datac(gnd),
	.datad(!\check~input_o ),
	.datae(gnd),
	.dataf(!\gen_grid|selectCell~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[1]~0 .extended_lut = "off";
defparam \gen_grid|green[1]~0 .lut_mask = 64'hCCCCCCCC88CC88CC;
defparam \gen_grid|green[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N42
cyclonev_lcell_comb \gen_grid|green[1]~1 (
// Equation(s):
// \gen_grid|green[1]~1_combout  = ( \gen_grid|blue[0]~0_combout  & ( \select~input_o  ) ) # ( !\gen_grid|blue[0]~0_combout  & ( \select~input_o  & ( (!\gen_grid|LessThan2~0_combout  & (((!\check~input_o  & \gen_grid|selectCell~0_combout )) # 
// (\gen_grid|red~2_combout ))) # (\gen_grid|LessThan2~0_combout  & (!\check~input_o  & ((\gen_grid|selectCell~0_combout )))) ) ) ) # ( \gen_grid|blue[0]~0_combout  & ( !\select~input_o  ) ) # ( !\gen_grid|blue[0]~0_combout  & ( !\select~input_o  & ( 
// (!\gen_grid|LessThan2~0_combout  & (\gen_grid|red~2_combout  & !\gen_grid|selectCell~0_combout )) ) ) )

	.dataa(!\gen_grid|LessThan2~0_combout ),
	.datab(!\check~input_o ),
	.datac(!\gen_grid|red~2_combout ),
	.datad(!\gen_grid|selectCell~0_combout ),
	.datae(!\gen_grid|blue[0]~0_combout ),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[1]~1 .extended_lut = "off";
defparam \gen_grid|green[1]~1 .lut_mask = 64'h0A00FFFF0ACEFFFF;
defparam \gen_grid|green[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N15
cyclonev_lcell_comb \gen_grid|green[4]~2 (
// Equation(s):
// \gen_grid|green[4]~2_combout  = ( \select~input_o  & ( (\gen_grid|red~4_combout ) # (\gen_grid|blue[0]~0_combout ) ) ) # ( !\select~input_o  & ( ((!\fsm|state.001~q  & \gen_grid|red~4_combout )) # (\gen_grid|blue[0]~0_combout ) ) )

	.dataa(!\gen_grid|blue[0]~0_combout ),
	.datab(!\fsm|state.001~q ),
	.datac(gnd),
	.datad(!\gen_grid|red~4_combout ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[4]~2 .extended_lut = "off";
defparam \gen_grid|green[4]~2 .lut_mask = 64'h55DD55DD55FF55FF;
defparam \gen_grid|green[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N48
cyclonev_lcell_comb \gen_grid|green[5]~3 (
// Equation(s):
// \gen_grid|green[5]~3_combout  = ( \select~input_o  & ( ((\gen_grid|red~4_combout ) # (\gen_grid|red~6_combout )) # (\gen_grid|blue[0]~0_combout ) ) ) # ( !\select~input_o  & ( ((!\gen_grid|red~4_combout  & ((\gen_grid|red~6_combout ))) # 
// (\gen_grid|red~4_combout  & (!\fsm|state.001~q ))) # (\gen_grid|blue[0]~0_combout ) ) )

	.dataa(!\gen_grid|blue[0]~0_combout ),
	.datab(!\fsm|state.001~q ),
	.datac(!\gen_grid|red~6_combout ),
	.datad(!\gen_grid|red~4_combout ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[5]~3 .extended_lut = "off";
defparam \gen_grid|green[5]~3 .lut_mask = 64'h5FDD5FDD5FFF5FFF;
defparam \gen_grid|green[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N33
cyclonev_lcell_comb \gen_grid|blue[1]~1 (
// Equation(s):
// \gen_grid|blue[1]~1_combout  = ( \select~input_o  & ( (!\gen_grid|blue[0]~0_combout  & ((!\gen_grid|red~2_combout ) # (\gen_grid|LessThan2~0_combout ))) ) ) # ( !\select~input_o  & ( (!\gen_grid|blue[0]~0_combout  & (((!\gen_grid|red~2_combout ) # 
// (\gen_grid|selectCell~0_combout )) # (\gen_grid|LessThan2~0_combout ))) ) )

	.dataa(!\gen_grid|LessThan2~0_combout ),
	.datab(!\gen_grid|selectCell~0_combout ),
	.datac(!\gen_grid|blue[0]~0_combout ),
	.datad(!\gen_grid|red~2_combout ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[1]~1 .extended_lut = "off";
defparam \gen_grid|blue[1]~1 .lut_mask = 64'hF070F070F050F050;
defparam \gen_grid|blue[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N12
cyclonev_lcell_comb \gen_grid|blue[4]~2 (
// Equation(s):
// \gen_grid|blue[4]~2_combout  = ( \check~input_o  & ( ((\gen_grid|red~4_combout  & ((!\fsm|state.001~q ) # (\select~input_o )))) # (\gen_grid|blue[0]~0_combout ) ) ) # ( !\check~input_o  & ( ((!\fsm|state.001~q  & \gen_grid|red~4_combout )) # 
// (\gen_grid|blue[0]~0_combout ) ) )

	.dataa(!\gen_grid|blue[0]~0_combout ),
	.datab(!\fsm|state.001~q ),
	.datac(!\select~input_o ),
	.datad(!\gen_grid|red~4_combout ),
	.datae(gnd),
	.dataf(!\check~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[4]~2 .extended_lut = "off";
defparam \gen_grid|blue[4]~2 .lut_mask = 64'h55DD55DD55DF55DF;
defparam \gen_grid|blue[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N42
cyclonev_lcell_comb \gen_grid|blue[5]~3 (
// Equation(s):
// \gen_grid|blue[5]~3_combout  = ( \gen_grid|red~4_combout  & ( \select~input_o  & ( ((!\fsm|state.001~q ) # (\gen_grid|blue[0]~0_combout )) # (\check~input_o ) ) ) ) # ( !\gen_grid|red~4_combout  & ( \select~input_o  & ( (\gen_grid|blue[0]~0_combout ) # 
// (\gen_grid|red~6_combout ) ) ) ) # ( \gen_grid|red~4_combout  & ( !\select~input_o  & ( (!\fsm|state.001~q ) # (\gen_grid|blue[0]~0_combout ) ) ) ) # ( !\gen_grid|red~4_combout  & ( !\select~input_o  & ( (\gen_grid|blue[0]~0_combout ) # 
// (\gen_grid|red~6_combout ) ) ) )

	.dataa(!\gen_grid|red~6_combout ),
	.datab(!\check~input_o ),
	.datac(!\gen_grid|blue[0]~0_combout ),
	.datad(!\fsm|state.001~q ),
	.datae(!\gen_grid|red~4_combout ),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[5]~3 .extended_lut = "off";
defparam \gen_grid|blue[5]~3 .lut_mask = 64'h5F5FFF0F5F5FFF3F;
defparam \gen_grid|blue[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
