LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY pgmcnttst IS
END pgmcnttst;
 
ARCHITECTURE behavior OF pgmcnttst IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT pc
    PORT(
         en : IN  std_logic;
         pcout : OUT  std_logic_vector(15 downto 0);
         clk : IN  std_logic;
         pcin : IN  std_logic_vector(15 downto 0);
         wr_en : IN  std_logic;
         sel : IN  std_logic_vector(3 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal en : std_logic := '0';
   signal clk : std_logic := '0';
   signal pcin : std_logic_vector(15 downto 0) := (others => '0');
   signal wr_en : std_logic := '0';
   signal sel : std_logic_vector(3 downto 0) := (others => '0');

 	--Outputs
   signal pcout : std_logic_vector(15 downto 0);

   -- Clock period definitions
   constant clk_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: pc PORT MAP (
          en => en,
          pcout => pcout,
          clk => clk,
          pcin => pcin,
          wr_en => wr_en,
          sel => sel
        );

   -- Clock process definitions
   clk_process :process
   begin
		clk <= '0';
		wait for clk_period/2;
		clk <= '1';
		wait for clk_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      -- hold reset state for 100 ns.
      wait for 100 ns;	
		en<='1';
		pcin<=X"0000";
		wait for 100 ns;
		sel<="1111";
		wr_en<='1';
		wait for 100 ns;
		en<='1';
		wait for 100 ns;
		en<='0';

      -- insert stimulus here 

      wait;
   end process;

END;
