

================================================================
== Vivado HLS Report for 'clone_stream_switch_ap_fixed_ap_fixed_config103_s'
================================================================
* Date:           Sun Oct 16 14:49:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.072 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       60|       60| 0.300 us | 0.300 us |   60|   60|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CloneLoop  |       58|       58|         3|          1|          1|    57|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      44|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     219|    -|
|Register         |        -|      -|     207|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     207|     263|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_209_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln107_fu_203_p2              |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  44|          22|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_0_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_1_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_2_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_3_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_4_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_5_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |i_0_i_reg_192            |   9|          2|    6|         12|
    |res1_0_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res1_1_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res1_2_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res1_3_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res1_4_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res1_5_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_0_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_1_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_2_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_3_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_4_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |res2_5_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 219|         48|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_i_reg_192                     |   6|   0|    6|          0|
    |icmp_ln107_reg_215                |   1|   0|    1|          0|
    |icmp_ln107_reg_215_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_V_1_reg_230                   |  32|   0|   32|          0|
    |tmp_V_2_reg_236                   |  32|   0|   32|          0|
    |tmp_V_3_reg_242                   |  32|   0|   32|          0|
    |tmp_V_4_reg_248                   |  32|   0|   32|          0|
    |tmp_V_5_reg_254                   |  32|   0|   32|          0|
    |tmp_V_reg_224                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 207|   0|  207|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_done            | out |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | clone_stream_switch<ap_fixed,ap_fixed,config103> | return value |
|data_0_V_V_TDATA   |  in |   32|    axis    |                    data_0_V_V                    |    pointer   |
|data_0_V_V_TVALID  |  in |    1|    axis    |                    data_0_V_V                    |    pointer   |
|data_0_V_V_TREADY  | out |    1|    axis    |                    data_0_V_V                    |    pointer   |
|data_1_V_V_TDATA   |  in |   32|    axis    |                    data_1_V_V                    |    pointer   |
|data_1_V_V_TVALID  |  in |    1|    axis    |                    data_1_V_V                    |    pointer   |
|data_1_V_V_TREADY  | out |    1|    axis    |                    data_1_V_V                    |    pointer   |
|data_2_V_V_TDATA   |  in |   32|    axis    |                    data_2_V_V                    |    pointer   |
|data_2_V_V_TVALID  |  in |    1|    axis    |                    data_2_V_V                    |    pointer   |
|data_2_V_V_TREADY  | out |    1|    axis    |                    data_2_V_V                    |    pointer   |
|data_3_V_V_TDATA   |  in |   32|    axis    |                    data_3_V_V                    |    pointer   |
|data_3_V_V_TVALID  |  in |    1|    axis    |                    data_3_V_V                    |    pointer   |
|data_3_V_V_TREADY  | out |    1|    axis    |                    data_3_V_V                    |    pointer   |
|data_4_V_V_TDATA   |  in |   32|    axis    |                    data_4_V_V                    |    pointer   |
|data_4_V_V_TVALID  |  in |    1|    axis    |                    data_4_V_V                    |    pointer   |
|data_4_V_V_TREADY  | out |    1|    axis    |                    data_4_V_V                    |    pointer   |
|data_5_V_V_TDATA   |  in |   32|    axis    |                    data_5_V_V                    |    pointer   |
|data_5_V_V_TVALID  |  in |    1|    axis    |                    data_5_V_V                    |    pointer   |
|data_5_V_V_TREADY  | out |    1|    axis    |                    data_5_V_V                    |    pointer   |
|res1_0_V_V_TDATA   | out |   32|    axis    |                    res1_0_V_V                    |    pointer   |
|res1_0_V_V_TVALID  | out |    1|    axis    |                    res1_0_V_V                    |    pointer   |
|res1_0_V_V_TREADY  |  in |    1|    axis    |                    res1_0_V_V                    |    pointer   |
|res1_1_V_V_TDATA   | out |   32|    axis    |                    res1_1_V_V                    |    pointer   |
|res1_1_V_V_TVALID  | out |    1|    axis    |                    res1_1_V_V                    |    pointer   |
|res1_1_V_V_TREADY  |  in |    1|    axis    |                    res1_1_V_V                    |    pointer   |
|res1_2_V_V_TDATA   | out |   32|    axis    |                    res1_2_V_V                    |    pointer   |
|res1_2_V_V_TVALID  | out |    1|    axis    |                    res1_2_V_V                    |    pointer   |
|res1_2_V_V_TREADY  |  in |    1|    axis    |                    res1_2_V_V                    |    pointer   |
|res1_3_V_V_TDATA   | out |   32|    axis    |                    res1_3_V_V                    |    pointer   |
|res1_3_V_V_TVALID  | out |    1|    axis    |                    res1_3_V_V                    |    pointer   |
|res1_3_V_V_TREADY  |  in |    1|    axis    |                    res1_3_V_V                    |    pointer   |
|res1_4_V_V_TDATA   | out |   32|    axis    |                    res1_4_V_V                    |    pointer   |
|res1_4_V_V_TVALID  | out |    1|    axis    |                    res1_4_V_V                    |    pointer   |
|res1_4_V_V_TREADY  |  in |    1|    axis    |                    res1_4_V_V                    |    pointer   |
|res1_5_V_V_TDATA   | out |   32|    axis    |                    res1_5_V_V                    |    pointer   |
|res1_5_V_V_TVALID  | out |    1|    axis    |                    res1_5_V_V                    |    pointer   |
|res1_5_V_V_TREADY  |  in |    1|    axis    |                    res1_5_V_V                    |    pointer   |
|res2_0_V_V_TDATA   | out |   32|    axis    |                    res2_0_V_V                    |    pointer   |
|res2_0_V_V_TVALID  | out |    1|    axis    |                    res2_0_V_V                    |    pointer   |
|res2_0_V_V_TREADY  |  in |    1|    axis    |                    res2_0_V_V                    |    pointer   |
|res2_1_V_V_TDATA   | out |   32|    axis    |                    res2_1_V_V                    |    pointer   |
|res2_1_V_V_TVALID  | out |    1|    axis    |                    res2_1_V_V                    |    pointer   |
|res2_1_V_V_TREADY  |  in |    1|    axis    |                    res2_1_V_V                    |    pointer   |
|res2_2_V_V_TDATA   | out |   32|    axis    |                    res2_2_V_V                    |    pointer   |
|res2_2_V_V_TVALID  | out |    1|    axis    |                    res2_2_V_V                    |    pointer   |
|res2_2_V_V_TREADY  |  in |    1|    axis    |                    res2_2_V_V                    |    pointer   |
|res2_3_V_V_TDATA   | out |   32|    axis    |                    res2_3_V_V                    |    pointer   |
|res2_3_V_V_TVALID  | out |    1|    axis    |                    res2_3_V_V                    |    pointer   |
|res2_3_V_V_TREADY  |  in |    1|    axis    |                    res2_3_V_V                    |    pointer   |
|res2_4_V_V_TDATA   | out |   32|    axis    |                    res2_4_V_V                    |    pointer   |
|res2_4_V_V_TVALID  | out |    1|    axis    |                    res2_4_V_V                    |    pointer   |
|res2_4_V_V_TREADY  |  in |    1|    axis    |                    res2_4_V_V                    |    pointer   |
|res2_5_V_V_TDATA   | out |   32|    axis    |                    res2_5_V_V                    |    pointer   |
|res2_5_V_V_TVALID  | out |    1|    axis    |                    res2_5_V_V                    |    pointer   |
|res2_5_V_V_TREADY  |  in |    1|    axis    |                    res2_5_V_V                    |    pointer   |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res2_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res1_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_3_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_4_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_5_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %i, %CloneLoop ]"   --->   Operation 25 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp eq i6 %i_0_i, -7" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 26 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%i = add i6 %i_0_i, 1" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %"clone_stream_array<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config103>.exit", label %CloneLoop" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_0_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_1_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 31 'read' 'tmp_V_1' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_2_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 32 'read' 'tmp_V_2' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_3_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 33 'read' 'tmp_V_3' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_4_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 34 'read' 'tmp_V_4' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_5_V_V)" [firmware/nnet_utils/nnet_stream.h:115->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 35 'read' 'tmp_V_5' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_0_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 36 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_0_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 37 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_1_V_V, i32 %tmp_V_1)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 38 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_1_V_V, i32 %tmp_V_1)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 39 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_2_V_V, i32 %tmp_V_2)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 40 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_2_V_V, i32 %tmp_V_2)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 41 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_3_V_V, i32 %tmp_V_3)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 42 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_3_V_V, i32 %tmp_V_3)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 43 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_4_V_V, i32 %tmp_V_4)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 44 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_4_V_V, i32 %tmp_V_4)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 45 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_5_V_V, i32 %tmp_V_5)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 46 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_5_V_V, i32 %tmp_V_5)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 47 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str78) nounwind" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str78)" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_stream.h:108->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_0_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 51 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_0_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 52 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_1_V_V, i32 %tmp_V_1)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 53 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_1_V_V, i32 %tmp_V_1)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 54 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_2_V_V, i32 %tmp_V_2)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 55 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_2_V_V, i32 %tmp_V_2)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 56 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_3_V_V, i32 %tmp_V_3)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 57 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 58 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_3_V_V, i32 %tmp_V_3)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 58 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_4_V_V, i32 %tmp_V_4)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 59 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_4_V_V, i32 %tmp_V_4)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 60 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res1_5_V_V, i32 %tmp_V_5)" [firmware/nnet_utils/nnet_stream.h:123->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 61 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res2_5_V_V, i32 %tmp_V_5)" [firmware/nnet_utils/nnet_stream.h:124->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 62 'write' <Predicate = (!icmp_ln107)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str78, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:126->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 63 'specregionend' 'empty_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:107->firmware/nnet_utils/nnet_stream.h:139]   --->   Operation 64 'br' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:141]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res1_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res2_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
br_ln107           (br               ) [ 011110]
i_0_i              (phi              ) [ 001000]
icmp_ln107         (icmp             ) [ 001110]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011110]
br_ln107           (br               ) [ 000000]
tmp_V              (read             ) [ 001110]
tmp_V_1            (read             ) [ 001110]
tmp_V_2            (read             ) [ 001110]
tmp_V_3            (read             ) [ 001110]
tmp_V_4            (read             ) [ 001110]
tmp_V_5            (read             ) [ 001110]
specloopname_ln107 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000000]
specpipeline_ln108 (specpipeline     ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
write_ln123        (write            ) [ 000000]
write_ln124        (write            ) [ 000000]
empty_2            (specregionend    ) [ 000000]
br_ln107           (br               ) [ 011110]
ret_ln141          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res1_0_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res1_1_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res1_2_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res1_3_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res1_4_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res1_5_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res2_0_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res2_1_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res2_2_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res2_3_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res2_4_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res2_5_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_V_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_5_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="1"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="1"/>
<pin id="194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln107_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln107_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_V_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_V_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_V_3_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_V_4_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_V_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="196" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="196" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="203" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="209" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="227"><net_src comp="72" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="233"><net_src comp="78" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="239"><net_src comp="84" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="245"><net_src comp="90" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="251"><net_src comp="96" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="257"><net_src comp="102" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_V | {}
	Port: data_1_V_V | {}
	Port: data_2_V_V | {}
	Port: data_3_V_V | {}
	Port: data_4_V_V | {}
	Port: data_5_V_V | {}
	Port: res1_0_V_V | {4 }
	Port: res1_1_V_V | {4 }
	Port: res1_2_V_V | {4 }
	Port: res1_3_V_V | {4 }
	Port: res1_4_V_V | {4 }
	Port: res1_5_V_V | {4 }
	Port: res2_0_V_V | {4 }
	Port: res2_1_V_V | {4 }
	Port: res2_2_V_V | {4 }
	Port: res2_3_V_V | {4 }
	Port: res2_4_V_V | {4 }
	Port: res2_5_V_V | {4 }
 - Input state : 
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_0_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_1_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_2_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_3_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_4_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : data_5_V_V | {2 }
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_0_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_1_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_2_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_3_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_4_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res1_5_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_0_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_1_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_2_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_3_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_4_V_V | {}
	Port: clone_stream_switch<ap_fixed,ap_fixed,config103> : res2_5_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln107 : 1
		i : 1
		br_ln107 : 2
	State 3
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |       i_fu_209      |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln107_fu_203  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |   tmp_V_read_fu_72  |    0    |    0    |
|          |  tmp_V_1_read_fu_78 |    0    |    0    |
|   read   |  tmp_V_2_read_fu_84 |    0    |    0    |
|          |  tmp_V_3_read_fu_90 |    0    |    0    |
|          |  tmp_V_4_read_fu_96 |    0    |    0    |
|          | tmp_V_5_read_fu_102 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   grp_write_fu_108  |    0    |    0    |
|          |   grp_write_fu_115  |    0    |    0    |
|          |   grp_write_fu_122  |    0    |    0    |
|          |   grp_write_fu_129  |    0    |    0    |
|          |   grp_write_fu_136  |    0    |    0    |
|   write  |   grp_write_fu_143  |    0    |    0    |
|          |   grp_write_fu_150  |    0    |    0    |
|          |   grp_write_fu_157  |    0    |    0    |
|          |   grp_write_fu_164  |    0    |    0    |
|          |   grp_write_fu_171  |    0    |    0    |
|          |   grp_write_fu_178  |    0    |    0    |
|          |   grp_write_fu_185  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    26   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_0_i_reg_192  |    6   |
|     i_reg_219    |    6   |
|icmp_ln107_reg_215|    1   |
|  tmp_V_1_reg_230 |   32   |
|  tmp_V_2_reg_236 |   32   |
|  tmp_V_3_reg_242 |   32   |
|  tmp_V_4_reg_248 |   32   |
|  tmp_V_5_reg_254 |   32   |
|   tmp_V_reg_224  |   32   |
+------------------+--------+
|       Total      |   205  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   205  |    -   |
+-----------+--------+--------+
|   Total   |   205  |   26   |
+-----------+--------+--------+
