module mux(input wire [10:0]in,
				input wire [3:0]sel,
				output reg out);

always @(*)
begin
	case (sel)
		0: 
		1:
		2:
		3:
		default: out = 0;
	endcase
end
endmodule 