/*
 * Copyright (C) 2013 Analog Devices Inc.
 * Licensed under the GPL-2 or later.
 */

#include <asm/arch/portmux.h>
#include <asm/arch/sc57x.h>
#include <asm/io.h>
#include <config.h>
#include "cguinit.h"
#include "dmcinit.h"

#define SPI_BASE	0x60000000
#define CGU_STAT_MASK (BITM_CGU_STAT_PLLEN | BITM_CGU_STAT_PLOCK | \
			BITM_CGU_STAT_CLKSALGN)
#define CGU_STAT_ALGN_LOCK (BITM_CGU_STAT_PLLEN | BITM_CGU_STAT_PLOCK)

static inline
void Program_Cgu(uint32_t uiCguNo, struct CGU_Settings *pCGU_Settings)
{
	uint32_t dNewCguDiv = ((OSEL(pCGU_Settings->div_OSEL)) |
					(SYSSEL(pCGU_Settings->div_SYSSEL)) |
					(CSEL(pCGU_Settings->div_CSEL)) |
					(S0SEL(pCGU_Settings->div_S0SEL))|
					(S1SEL(pCGU_Settings->div_S1SEL))|
					(DSEL(pCGU_Settings->div_DSEL)))&
					(~BITM_CGU_DIV_LOCK);
	uint32_t cgu_offset = 0x1000 * uiCguNo;

	while (!((readl(CGU0_STAT + cgu_offset) & CGU_STAT_MASK) ==
		 CGU_STAT_ALGN_LOCK));

	writel(dNewCguDiv & (~BITM_CGU_DIV_ALGN) & (~BITM_CGU_DIV_UPDT),
		CGU0_DIV + cgu_offset);
		/* Clear the Align and Update bit, since CTL is also written */
	writel((MSEL(pCGU_Settings->ctl_MSEL) | DF(pCGU_Settings->ctl_DF)) &
		(~BITM_CGU_CTL_LOCK), CGU0_CTL + cgu_offset);

}

/* @brief       Performs a CGU write operation.
 * @details	This function performs the write operation to configure new
		frequencies as requested by the user
 * @param [in]  dActionFlags     Specifies the action requested by the user
 * @param [in]  *pSyscontrol     Pointer to the ROM structure
 * @param [in]  *reserved        Reserved for future use
 * @return       Status
 */
static inline
uint32_t CGU0_write(struct CGU_Settings *pCGU_Settings, uint32_t uiClkOutSel)
{

	Program_Cgu(0, pCGU_Settings);

	writel(uiClkOutSel, CGU0_CLKOUTSEL);

	return 0;
}

static inline
uint32_t CGU1_write(struct CGU_Settings *pCGU_Settings, uint32_t uiClkOutSel)
{

	Program_Cgu(1, pCGU_Settings);

	return 0;
}


/* @brief	Active_To_Fullon
 * @details	This function changes the Operating mode from Active to FullOn
 * @param [in]	uiCGU_ID	CGU number 0 or 1
 * @return	None
 */
static inline
void Active_To_Fullon(unsigned int uiCGU_ID)
{
	if (uiCGU_ID == 0) {
		uint32_t oldCGU0_STAT;

		while (1) {
			oldCGU0_STAT = readl(CGU0_STAT);
			if ((oldCGU0_STAT & BITM_CGU_STAT_PLLEN) &&
				(oldCGU0_STAT & BITM_CGU_STAT_PLLBP))
				break;
		}

		writel(BITM_CGU_PLLCTL_PLLBPCL, CGU0_PLLCTL);

		while (1) {
			oldCGU0_STAT = readl(CGU0_STAT);
			if ((oldCGU0_STAT & BITM_CGU_STAT_PLLEN) &&
				~(oldCGU0_STAT & BITM_CGU_STAT_PLLBP) &&
				~(oldCGU0_STAT & BITM_CGU_STAT_CLKSALGN))
				break;
		}
	}

	if (uiCGU_ID == 1)
	{
		uint32_t oldCGU0_STAT1;

		while (1) {
			oldCGU0_STAT1 = readl(CGU1_STAT);
			if ((oldCGU0_STAT1 & BITM_CGU_STAT_PLLEN) &&
				(oldCGU0_STAT1 & BITM_CGU_STAT_PLLBP))
				break;
		}

		writel(BITM_CGU_PLLCTL_PLLBPCL, CGU1_PLLCTL);

		while (1) {
			oldCGU0_STAT1 = readl(CGU1_STAT);
			if ((oldCGU0_STAT1 & BITM_CGU_STAT_PLLEN) &&
				~(oldCGU0_STAT1 & BITM_CGU_STAT_PLLBP) &&
				~(oldCGU0_STAT1 & BITM_CGU_STAT_CLKSALGN))
				break;
        }
    }
}

/* @breif	CGU_Init
 * @details	This function initializes the CGU to configure different clocks
 *		in system.
 * @param [in]	uiCguNo		Instance of CGU, 0 or 1
 * @param [in]	uiClkinsel	CLKIN source for CGU, 0 or 1
 * @param [in]	*pClocks	Pointer to Structure which holds different Clock
 *				multipliers and dividers
 * @param [in]	uiClkoutsel	Selects one of the clock to CLKOUT
 * @return	Success/Error code.
 */
static inline
uint32_t CGU_Init(uint32_t uiCguNo, uint32_t uiClkinsel,
			struct CGU_Settings *pClocks, uint32_t uiClkoutsel)
{
	uint32_t result = 0;

	if (uiCguNo == 0) {
		/* Check if processor is in Active mode */
		if (readl(CGU0_STAT) & BITM_CGU_STAT_PLLBP)
			Active_To_Fullon(0);

		CGU0_write(pClocks, uiClkoutsel);
	} else if (uiCguNo == 1) {
		/* Check if processor is in Active mode */
		if(readl(CGU1_STAT) & BITM_CGU_STAT_PLLBP)
			Active_To_Fullon(1);

		CGU1_write(pClocks, uiClkoutsel);
	}
	return result;
}

static inline void cgu_init(void)
{
	struct CGU_Settings Clock_Diverders0 = { CONFIG_VCO_MULT,
						0,
						CONFIG_CCLK_DIV,
						CONFIG_SCLK_DIV,
						CONFIG_SCLK0_DIV,
						CONFIG_SCLK1_DIV,
						CONFIG_DCLK_DIV,
						CONFIG_OCLK_DIV };
	struct CGU_Settings Clock_Diverders1 = {5,0,1,2,2,2,2,3};

	CGU_Init(0,0,&Clock_Diverders0, CLKO7);
	CGU_Init(1,0,&Clock_Diverders1, 0);
}

static inline void cdu_init(void)
{
	writel((2 << 1) | 0x1, REG_CDU0_CFG7);
	while(readl(REG_CDU0_STAT) & (1 << 7));
}


__attribute__((always_inline)) static inline void
dmc0_init(void)
{
	int i;
	unsigned int temp11;

#ifdef MEM_DDR3
	writel(0xC0000000 | readl(REG_DMC0_PHY_CTL2), REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL0) & ~0xF, REG_DMC0_PHY_CTL0);
	writel(readl(REG_DMC0_PHY_CTL0) | 0xF, REG_DMC0_PHY_CTL0);

	//tCLK/8 ->maximum delay

	writel(0xC0000000 | readl(REG_DMC0_PHY_CTL2), REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL2) & ~0xF, REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL2) | 0xF, REG_DMC0_PHY_CTL2);

	//Positive delay lower byte

	writel(ENUM_DMC_PHY_CTL4_DDRMODE_DDR3, REG_DMC0_PHY_CTL4);

	//Program the PAD RTT and driver impedence values required here
	writel(DMC_PADCTL0_VALUE, REG_DMC0_CAL_PADCTL0);
	writel(DMC_PADCTL2_VALUE, REG_DMC0_CAL_PADCTL2);

	//Start calibration

	writel(readl(REG_DMC0_CAL_PADCTL0) | BITM_DMC_PAD_CTL0_CALSTART, REG_DMC0_CAL_PADCTL0);

#elif defined(MEM_DDR2)
	writel(0xC0000000 | readl(REG_DMC0_PHY_CTL2), REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL0) & ~0xF, REG_DMC0_PHY_CTL0);
	writel(readl(REG_DMC0_PHY_CTL0) | 0xF, REG_DMC0_PHY_CTL0);

	//tCLK/8 ->maximum delay

	writel(0xC0000000 | readl(REG_DMC0_PHY_CTL2), REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL2) & ~0xF, REG_DMC0_PHY_CTL2);
	writel(readl(REG_DMC0_PHY_CTL2) | 0xF, REG_DMC0_PHY_CTL2);


	writel(ENUM_DMC_PHY_CTL4_DDRMODE_DDR2, REG_DMC0_PHY_CTL4);
	writel(DMC_PADCTL0_VALUE, REG_DMC0_CAL_PADCTL0);
	writel(DMC_PADCTL2_VALUE, REG_DMC0_CAL_PADCTL2);
	writel(readl(REG_DMC0_CAL_PADCTL0) | BITM_DMC_PAD_CTL0_CALSTART, REG_DMC0_CAL_PADCTL0);
#endif

	/* delay */
	for(i=0;i<1200;i++);

	writel(DMC_CFG_VALUE, REG_DMC0_CFG);
	writel(DMC_TR0_VALUE, REG_DMC0_TR0);
	writel(DMC_TR1_VALUE, REG_DMC0_TR1);
	writel(DMC_TR2_VALUE, REG_DMC0_TR2);
	writel(DMC_MR_VALUE, REG_DMC0_MR);
	writel(DMC_MR1_VALUE, REG_DMC0_EMR1);
	writel(DMC_MR2_VALUE, REG_DMC0_EMR2);

	//Configure the DMC_CTL register at the end including the INIT bit
	writel(DMC_CTL_VALUE, REG_DMC0_CTL);

	//Wait till INIDONE is set
	while((readl(REG_DMC0_STAT) & BITM_DMC_STAT_INITDONE)==0);

	//Program the DLLCTL register now
	writel(DMC_DLLCTL_VALUE, REG_DMC0_DLLCTL);

	//Dummy read to fix a DDR anomaly
	temp11 = *(unsigned int *)0x80000000;

	writel(readl(REG_DMC0_PHY_CTL0) | 0x1000, REG_DMC0_PHY_CTL0);
	writel(readl(REG_DMC0_PHY_CTL0) & ~0x1000, REG_DMC0_PHY_CTL0);
}

__attribute__((always_inline)) static inline void
dmc1_init(void)
{
#ifdef MEM_DMC1
	int i;
	unsigned int temp11;

	writel(0xC0000000 | readl(REG_DMC1_PHY_CTL2), REG_DMC1_PHY_CTL2);
	writel(readl(REG_DMC1_PHY_CTL0) & ~0xF, REG_DMC1_PHY_CTL0);
	writel(readl(REG_DMC1_PHY_CTL0) | 0xF, REG_DMC1_PHY_CTL0);

	//tCLK/8 ->maximum delay

	writel(0xC0000000 | readl(REG_DMC1_PHY_CTL2), REG_DMC1_PHY_CTL2);
	writel(readl(REG_DMC1_PHY_CTL2) & ~0xF, REG_DMC1_PHY_CTL2);
	writel(readl(REG_DMC1_PHY_CTL2) | 0xF, REG_DMC1_PHY_CTL2);

	//Positive delay lower byte

	writel(ENUM_DMC_PHY_CTL4_DDRMODE_DDR3, REG_DMC1_PHY_CTL4);

	//Program the PAD RTT and driver impedence values required here
	writel(DMC_PADCTL0_VALUE, REG_DMC1_CAL_PADCTL0);
	writel(DMC_PADCTL2_VALUE, REG_DMC1_CAL_PADCTL2);

	//Start calibration

	writel(readl(REG_DMC1_CAL_PADCTL0) | BITM_DMC_PAD_CTL0_CALSTART, REG_DMC1_CAL_PADCTL0);

	/* delay */
	for(i=0;i<1200;i++);

	writel(DMC_CFG_VALUE, REG_DMC1_CFG);
	writel(DMC_TR0_VALUE, REG_DMC1_TR0);
	writel(DMC_TR1_VALUE, REG_DMC1_TR1);
	writel(DMC_TR2_VALUE, REG_DMC1_TR2);
	writel(DMC_MR_VALUE, REG_DMC1_MR);
	writel(DMC_MR1_VALUE, REG_DMC1_EMR1);
	writel(DMC_MR2_VALUE, REG_DMC1_EMR2);

	//Configure the DMC_CTL register at the end including the INIT bit
	writel(DMC_CTL_VALUE, REG_DMC1_CTL);

	//Wait till INIDONE is set
	while((readl(REG_DMC1_STAT) & BITM_DMC_STAT_INITDONE)==0);

	//Program the DLLCTL register now
	writel(DMC_DLLCTL_VALUE, REG_DMC1_DLLCTL);

	//Dummy read to fix a DDR anomaly
	temp11 = *(unsigned int *)0x80000000;

	writel(readl(REG_DMC1_PHY_CTL0) | 0x1000, REG_DMC1_PHY_CTL0);
	writel(readl(REG_DMC1_PHY_CTL0) & ~0x1000, REG_DMC1_PHY_CTL0);
#endif
}

__attribute__((always_inline)) static inline void
ddr_init(void)
{
	dmc0_init();
	dmc1_init();
}

void initcode(void)
{
# ifdef MEM_DDR3
	writel(0x800, REG_DMC0_PHY_CTL0);
#ifdef MEM_DMC1
	writel(0x800, REG_DMC1_PHY_CTL0);
# endif
# endif
	cgu_init();
	cdu_init();

# ifdef MEM_DDR3
	writel(0x0, REG_DMC0_PHY_CTL0);
# ifdef MEM_DMC1
	writel(0x0, REG_DMC1_PHY_CTL0);
# endif
# endif

	ddr_init();
}
