# 2009

## 43-IO

![image-20230927132504962](images/image-20230927132504962.png)

```c
//看到主频 500MHZ表示 1s有500M时钟周期T<==>1个时钟周期=1/500M 
//CPI 执行每条指令平均需要的时钟周期 -- 一般用来算时钟周期数
//传输速率0.5MB/s -- 1s传输0.5MB 传输单位32bit=4B 1秒中断次数0.5MB/4=125000次
1)//用时钟周期个数算比例 CPU一秒500M 主要找到中断次数
  中断一次传输4B 则1s内中断次数:0.5MB/4B=125000次
  中断一次需要的时钟周期个数:(18+2)*5=100个
  1s中断周期个数:125000*100=12500000个
  用于I/O时间占比:12500000/500000000=2.5%
2)//1s传输5MB DMA按块来的
  1s DMA次数:5MB/5000B=1000次
  需要时钟周期个数:1000*500=500000个
  占比:500000/500M=0.1% 
```



## 44 CPU

![image-20230927132525305](images/image-20230927132525305.png)

![image-20230927132538404](images/image-20230927132538404.png)

```c
//错误：C2处应该为MDR<--M(MAR)
//MAR的输出一直使能==MAR的数据直接可以传输到M
//ADD (R1),R0 功能为(R0)+((R1))-->(R1) //(R1) 主存单元 要做的就是把R1的内容先通过MAR做指令定位到内存单元中的数据，然后通过MDR放到暂存器A中
//重点：指令译码之后，R1 R0 ALU的信号 就都准备好了
//ALU是逻辑单元 不是存储单元 不需要写出来
```

| 时钟 | 功能                                    | 有效控制信号     |
| ---- | --------------------------------------- | ---------------- |
| C1   | MAR<--(PC)                              | PCout,MARin      |
| C2   | MDR<--M(MAR),PC<--(PC)+1                | MemR,MDRinE,PC+1 |
| C3   | IR<--(MDR)                              | MDRout,IRin      |
| C4   | 指令译码//R1，R0，ALU的信号选择都就位了 | 无               |
| C5   | MAR<--(R1)                              | R1out,MARin,     |
| C6   | MDR<--M(MAR)                            | MemR,MDRinE      |
| C7   | A<--(MDR)                               | MDRout,Ain       |
| C8   | AC<--(R0)+(A)                           | R0out,ADD,ACin   |
| C9   | MDR<--(AC)                              | ACout,MDRin      |
| C10  | M(MAR)<--(MDR)                          | MDRoutE,Memw     |

第二种可能：外部总线和内部总线可以同时使用

| 时钟 | 功能                                    | 有效控制信号          |
| ---- | --------------------------------------- | --------------------- |
| C1   | MAR<--(PC)                              | PCout,MARin           |
| C2   | MDR<--M(MAR),PC<--(PC)+1                | MemR,MDRinE,PC+1      |
| C3   | IR<--(MDR)                              | MDRout,IRin           |
| C4   | 指令译码//R1，R0，ALU的信号选择都就位了 | 无                    |
| C5   | MAR<--(R1)                              | R1out,MARin           |
| C6   | MDR<--M(MAR),A<--(R0)                   | MemR,MDRinE,R0out,Ain |
| C7   | AC<--(A)+(MDR)                          | MDRout,ADD,ACin       |
| C8   | MDR<--(AC)                              | ACout,MDRin           |
| C9   | M(MAR)<--(MDR)                          | MDRoutE,MemW          |
|      |                                         |                       |



![image-20231018154211487](images/image-20231018154211487.png)

 

![image-20231018154853073](images/image-20231018154853073.png)



![image-20231018155012173](images/image-20231018155012173.png)

开始下一个时钟周期时 把上个时钟周期的信号撤销 

![image-20231018155330642](images/image-20231018155330642.png)

![image-20231018155409202](images/image-20231018155409202.png)

![image-20231018155625119](images/image-20231018155625119.png)

![image-20231018155722030](images/image-20231018155722030.png)

![image-20231018155900256](images/image-20231018155900256.png)

![image-20231018160033531](images/image-20231018160033531.png)

![image-20231018160229146](images/image-20231018160229146.png)

![image-20231018160348454](images/image-20231018160348454.png)

![image-20231018160514786](images/image-20231018160514786.png)

![image-20231018160747323](images/image-20231018160747323.png)





# 2010

## 43 CPU指令

![image-20230927133108850](images/image-20230927133108850.png)



## 44  cache

![image-20230927133147550](images/image-20230927133147550.png)





# 2011

## 43 指令

![image-20230927133629850](images/image-20230927133629850.png)



## 44 内存

![image-20230927133702538](images/image-20230927133702538.png)



# 2012

## 43 IO

![image-20230927141929272](images/image-20230927141929272.png)



## 44 指令

![image-20230927141907036](images/image-20230927141907036.png)

![image-20230927142010714](images/image-20230927142010714.png)



# 2013

## 43 IO

![image-20230927141819338](images/image-20230927141819338.png)

## 44 指令

![image-20230927141836697](images/image-20230927141836697.png)

# 2014

## 44 指令

![image-20230927141732731](images/image-20230927141732731.png)



## 45 cache

![image-20230927141753497](images/image-20230927141753497.png)

# 2015

## 43 CPU

![image-20230927141556260](images/image-20230927141556260.png)

## 44 指令

![image-20230927141642591](images/image-20230927141642591.png)

![image-20230927141657582](images/image-20230927141657582.png)

# 2016

## 44 IO

![image-20230927141448348](images/image-20230927141448348.png)



## 45 内存

![image-20230927141514453](images/image-20230927141514453.png)





# 2017

## 43 指令

![image-20230927141343384](images/image-20230927141343384.png)



## 44 CPU

![image-20230927141414872](images/image-20230927141414872.png)



# 2018

## 43 IO

![image-20230927141236036](images/image-20230927141236036.png)



## 44 内存

![image-20230927141253680](images/image-20230927141253680.png)

![image-20230927141309763](images/image-20230927141309763.png)





# 2019

## 45 CPU

![image-20230927141154612](images/image-20230927141154612.png)



## 46 内存

![image-20230927141212635](images/image-20230927141212635.png)





# 2020

## 43 数据运算

![image-20230927141032794](images/image-20230927141032794.png)



## 44 cache

![image-20230927141045630](images/image-20230927141045630.png)



# 2021

## 43 指令

![image-20230927140958524](images/image-20230927140958524.png)



## 44 内存

![image-20230927141010671](images/image-20230927141010671.png)



# 2022

## 43 CPU

![image-20230927140720268](images/image-20230927140720268.png)



## 44 IO

![image-20230927140733388](images/image-20230927140733388.png)



# 2023

