// Seed: 1773050571
module module_0;
  wire id_1;
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10,
    output supply0 id_11
);
  assign id_7 = {id_5};
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input logic id_3
);
  assign id_5 = -1;
  module_0 modCall_1 ();
  always id_6 <= id_3;
  wire id_7;
  assign id_6 = 1 - 1'b0 - -1'd0;
  always
  `define pp_8 0
endmodule
