project -load "D:/FPGA/a3p1000_FIBER/synthesis/Top_0_syn.prj"
project -run -clean
project -save
