cache-misses,cache-misses,cache-references,cpu-cycles,cpu-clock,L1-dcache-load-misses,L1-dcache-loads,L1-dcache-stores,L1-icache-load-misses,LLC-load-misses,LLC-loads,LLC-store-misses,LLC-stores,branch-load-misses,branch-loads,dTLB-load-misses,dTLB-loads,dTLB-store-misses,dTLB-stores,iTLB-load-misses,iTLB-loads,node-load-misses,node-loads,node-store-misses,node-stores,branch-instructions,cache-misses,cache-references,cpu-cycles,mem-loads,mem-stores,power/energy-cores/,power/energy-ram/,l1d.replacement,l1d_pend_miss.fb_full,l1d_pend_miss.pending,l1d_pend_miss.pending_cycles,l1d_pend_miss.pending_cycles_any,l2_lines_in.all,l2_lines_out.non_silent,l2_lines_out.silent,l2_lines_out.useless_hwpf,l2_lines_out.useless_pref,l2_rqsts.all_code_rd,l2_rqsts.all_demand_data_rd,l2_rqsts.all_demand_miss,l2_rqsts.all_demand_references,l2_rqsts.all_pf,l2_rqsts.all_rfo,l2_rqsts.code_rd_hit,l2_rqsts.code_rd_miss,l2_rqsts.demand_data_rd_hit,l2_rqsts.demand_data_rd_miss,l2_rqsts.miss,l2_rqsts.pf_hit,l2_rqsts.pf_miss,l2_rqsts.references,l2_rqsts.rfo_hit,l2_rqsts.rfo_miss,l2_trans.l2_wb,longest_lat_cache.miss,longest_lat_cache.reference,mem_inst_retired.all_loads,mem_inst_retired.all_stores,mem_inst_retired.lock_loads,mem_inst_retired.split_loads,mem_inst_retired.split_stores,mem_inst_retired.stlb_miss_loads,mem_inst_retired.stlb_miss_stores,mem_load_l3_hit_retired.xsnp_hit,mem_load_l3_hit_retired.xsnp_hitm,mem_load_l3_hit_retired.xsnp_miss,mem_load_l3_hit_retired.xsnp_none,mem_load_misc_retired.uc,mem_load_retired.fb_hit,mem_load_retired.l1_hit,mem_load_retired.l1_miss,mem_load_retired.l2_hit,mem_load_retired.l2_miss,mem_load_retired.l3_hit,mem_load_retired.l3_miss,cycle_activity.cycles_l3_miss,cycle_activity.stalls_l3_miss