Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: vga_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_controller"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vga_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_controller.v" in library work
Module <vga_controller> compiled
No errors in compilation
Analysis of file <"vga_controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_controller> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_controller>.
Module <vga_controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_controller>.
    Related source file is "vga_controller.v".
    Found 1-bit register for signal <clk25>.
    Found 10-bit comparator greatequal for signal <color_enable$cmp_ge0000> created at line 66.
    Found 9-bit comparator greatequal for signal <color_enable$cmp_ge0001> created at line 66.
    Found 10-bit comparator lessequal for signal <color_enable$cmp_le0000> created at line 66.
    Found 10-bit up counter for signal <h_cnt>.
    Found 10-bit comparator lessequal for signal <h_sync$cmp_le0000> created at line 60.
    Found 9-bit up counter for signal <v_cnt>.
    Found 9-bit comparator lessequal for signal <v_sync$cmp_le0000> created at line 63.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <vga_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 5
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_controller, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_controller.ngr
Top Level Output File Name         : vga_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 83
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 17
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 11
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 17
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 20
#      FDR                         : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       22  out of    960     2%  
 Number of Slice Flip Flops:             20  out of   1920     1%  
 Number of 4 input LUTs:                 42  out of   1920     2%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 1     |
clk25                              | NONE(h_cnt_0)          | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.277ns (Maximum Frequency: 233.822MHz)
   Minimum input arrival time before clock: 3.227ns
   Maximum output required time after clock: 10.314ns
   Maximum combinational path delay: 5.670ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 2.688ns (frequency: 372.065MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.688ns (Levels of Logic = 1)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.514   0.937  clk25 (clk25)
     INV:I->O              1   0.612   0.357  clk25_not00011_INV_0 (clk25_not0001)
     FDR:D                     0.268          clk25
    ----------------------------------------
    Total                      2.688ns (1.394ns logic, 1.294ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25'
  Clock period: 4.277ns (frequency: 233.822MHz)
  Total number of paths / destination ports: 281 / 38
-------------------------------------------------------------------------
Delay:               4.277ns (Levels of Logic = 2)
  Source:            h_cnt_4 (FF)
  Destination:       h_cnt_0 (FF)
  Source Clock:      clk25 rising
  Destination Clock: clk25 rising

  Data Path: h_cnt_4 to h_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.607  h_cnt_4 (h_cnt_4)
     LUT4:I1->O            1   0.612   0.387  terminal_count10 (terminal_count10)
     LUT4:I2->O           10   0.612   0.750  terminal_count12 (terminal_count)
     FDR:R                     0.795          h_cnt_0
    ----------------------------------------
    Total                      4.277ns (2.533ns logic, 1.744ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.227ns (Levels of Logic = 2)
  Source:            nrst (PAD)
  Destination:       clk25 (FF)
  Destination Clock: mclk rising

  Data Path: nrst to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  nrst_IBUF (nrst_IBUF)
     INV:I->O              1   0.612   0.357  nrst_inv1_INV_0 (nrst_inv)
     FDR:R                     0.795          clk25
    ----------------------------------------
    Total                      3.227ns (2.513ns logic, 0.714ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25'
  Total number of paths / destination ports: 118 / 5
-------------------------------------------------------------------------
Offset:              10.314ns (Levels of Logic = 8)
  Source:            h_cnt_3 (FF)
  Destination:       color_out<2> (PAD)
  Source Clock:      clk25 rising

  Data Path: h_cnt_3 to color_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  h_cnt_3 (h_cnt_3)
     LUT4:I0->O            2   0.612   0.410  color_enable_cmp_le00001 (color_enable_cmp_le00001)
     LUT4:I2->O            1   0.612   0.000  color_enable91 (color_enable91)
     MUXF5:I0->O           2   0.278   0.532  color_enable9_f5 (color_enable9)
     LUT4:I0->O            1   0.612   0.000  color_enable65_SW01 (color_enable65_SW0)
     MUXF5:I1->O           1   0.278   0.509  color_enable65_SW0_f5 (N19)
     LUT4:I0->O            3   0.612   0.603  color_enable65 (color_enable)
     LUT2:I0->O            1   0.612   0.357  color_out<2>1 (color_out_2_OBUF)
     OBUF:I->O                 3.169          color_out_2_OBUF (color_out<2>)
    ----------------------------------------
    Total                     10.314ns (7.299ns logic, 3.015ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.670ns (Levels of Logic = 3)
  Source:            color_in<2> (PAD)
  Destination:       color_out<2> (PAD)

  Data Path: color_in<2> to color_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  color_in_2_IBUF (color_in_2_IBUF)
     LUT2:I1->O            1   0.612   0.357  color_out<2>1 (color_out_2_OBUF)
     OBUF:I->O                 3.169          color_out_2_OBUF (color_out<2>)
    ----------------------------------------
    Total                      5.670ns (4.887ns logic, 0.783ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.85 secs
 
--> 


Total memory usage is 510844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

