<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf36.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_L_A"></a><a name="subkey_L_A"></a>label <a href="../Pentium4_HH/Lips/lipslabel.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>2</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>8</b></a> </nobr><br><nobr><a name="bm_L"></a>label1 <a href="../xscinstruct_hh/INST_MAR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>2</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>7</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>9</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_SWI.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>22</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>28</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>37</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>41</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>42</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>43</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>44</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>45</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>54</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>55</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>56</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>57</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>58</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>60</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>61</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>70</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>75</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>76</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>77</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>78</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>79</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>80</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>81</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>82</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>83</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>84</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>85</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>86</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>87</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>88</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>89</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>90</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>91</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>92</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>93</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>94</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>95</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>96</b></a> </nobr><br><nobr><a name="bm_L"></a>label1a <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>label2 <a href="../xscinstruct_hh/INST_LDRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>4</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>6</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>9</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>14</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/INST_LDM(3).htm"><b>label3</b></a> <br><a name="bm_L"></a><a href="../Pentium4_HH/Lips/lipsprev_pv.htm"><b>label5</b></a> <br><a name="bm_L"></a><a href="../instruct32_hh/vc146.htm"><b>lahf</b></a> <br><a name="bm_L"></a><a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>lapack</b></a> <br><nobr><a name="bm_L"></a>lar <a href="../instruct32_hh/vc157.htm"><b>1</b></a> <a href="../instruct32_hh/vc147.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>large <a href="../instruct32_hh/vc140.htm"><b>1</b></a> <a href="../instruct32_hh/vc26.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>last <a href="../instruct32_hh/vc291.htm"><b>1</b></a> <a href="../instruct32_hh/vc290.htm"><b>2</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>last_ip</b></a> <br><a name="bm_L"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>late_acquire</b></a> <br><a name="bm_L"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>late_byp_effrelease</b></a> <br><a name="bm_L"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>late_release</b></a> <br><a name="bm_L"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>late_spec_byp</b></a> <br><a name="bm_L"></a><a href="../Pentium4_HH/Lips/lipslatency.htm"><b>latency</b></a> <br><a name="bms_L_B"></a><a name="subkey_L_B"></a><a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>lb</b></a> <br><nobr><a name="bms_L_C"></a><a name="subkey_L_C"></a>lc <a href="../instruct64_hh/6400152.htm"><b>1</b></a> <a href="../instruct64_hh/6400151.htm"><b>2</b></a> <a href="../instruct64_hh/6400146.htm"><b>3</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/6400154.htm"><b>LC</b></a> <br><a name="bm_L"></a><a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.htm"><b>lcp</b></a> <br><nobr><a name="bms_L_D"></a><a name="subkey_L_D"></a>ld <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKA_LDC_ALAT.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/INST_CHKA_LDC_ALAT.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/misaligned_loads_retired.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>7</b></a> <a href="../instruct64_hh/6400279.htm"><b>8</b></a> <a href="../instruct64_hh/6400278.htm"><b>9</b></a> <a href="../instruct64_hh/6400403.htm"><b>10</b></a> <a href="../instruct64_hh/6400402.htm"><b>11</b></a> <a href="../instruct64_hh/6400401.htm"><b>12</b></a> <a href="../instruct64_hh/6400400.htm"><b>13</b></a> <a href="../instruct64_hh/6400399.htm"><b>14</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>15</b></a> <a href="../instruct64_hh/6400428.htm"><b>16</b></a> <a href="../instruct64_hh/6400441.htm"><b>17</b></a> </nobr><br><nobr><a name="bm_L"></a>ld8 <a href="../instruct64_hh/6400279.htm"><b>1</b></a> <a href="../instruct64_hh/6400278.htm"><b>2</b></a> <a href="../instruct64_hh/6400400.htm"><b>3</b></a> <a href="../instruct64_hh/6400399.htm"><b>4</b></a> <a href="../Itanium2_HH/Events642/be_l1d_fpu_bubble.html"><b>5</b></a> <a href="../instruct64_hh/6400428.htm"><b>6</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDC</b></a> <br><nobr><a name="bm_L"></a>ldc <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>6</b></a> </nobr><br><nobr><a name="bm_L"></a>ldc2 <a href="../xscinstruct_hh/INST_STC.htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>4</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/INST_LDC.htm"><b>ldccc</b></a> <br><a name="bm_L"></a><a href="../xscinstruct_hh/INST_LDC.htm"><b>ldceq</b></a> <br><nobr><a name="bm_L"></a>ldcl <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>1</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>lddqu <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/inefficient_unaligned_load.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>ldf <a href="../instruct64_hh/6400281.htm"><b>1</b></a> <a href="../instruct64_hh/6400280.htm"><b>2</b></a> <a href="../instruct64_hh/6400402.htm"><b>3</b></a> <a href="../instruct64_hh/6400401.htm"><b>4</b></a> <a href="../instruct64_hh/6400400.htm"><b>5</b></a> <a href="../instruct64_hh/6400399.htm"><b>6</b></a> <a href="../instruct64_hh/6400417.htm"><b>7</b></a> <a href="../instruct64_hh/6400441.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_L"></a>ldf8 <a href="../instruct64_hh/6400280.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/6400417.htm"><b>ldfd</b></a> <br><nobr><a name="bm_L"></a>ldfe <a href="../instruct64_hh/6400280.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/6400280.htm"><b>ldffsz</b></a> <br><nobr><a name="bm_L"></a>ldfp <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400282.htm"><b>2</b></a> <a href="../instruct64_hh/6400402.htm"><b>3</b></a> <a href="../instruct64_hh/6400401.htm"><b>4</b></a> <a href="../instruct64_hh/6400400.htm"><b>5</b></a> <a href="../instruct64_hh/6400399.htm"><b>6</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>7</b></a> <a href="../instruct64_hh/6400441.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_L"></a>ldfp8 <a href="../instruct64_hh/6400282.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>ldfpd <a href="../instruct64_hh/6400282.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>ldfps <a href="../instruct64_hh/6400282.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/6400417.htm"><b>ldfs</b></a> <br><nobr><a name="bm_L"></a>ldhint <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400198.htm"><b>2</b></a> <a href="../instruct64_hh/6400283.htm"><b>3</b></a> <a href="../instruct64_hh/6400282.htm"><b>4</b></a> <a href="../instruct64_hh/6400281.htm"><b>5</b></a> <a href="../instruct64_hh/6400280.htm"><b>6</b></a> <a href="../instruct64_hh/6400279.htm"><b>7</b></a> <a href="../instruct64_hh/6400278.htm"><b>8</b></a> <a href="../instruct64_hh/6400273.htm"><b>9</b></a> <a href="../instruct64_hh/6400381.htm"><b>10</b></a> <a href="../instruct64_hh/6400380.htm"><b>11</b></a> <a href="../instruct64_hh/6400166.htm"><b>12</b></a> <a href="../instruct64_hh/6400165.htm"><b>13</b></a> </nobr><br><nobr><a name="bm_L"></a>ldm <a href="../xscinstruct_hh/INST_LDRD.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>5</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).htm"><b>6</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).htm"><b>7</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>8</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>11</b></a> </nobr><br><nobr><a name="bm_L"></a>LDM <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>ldmda <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_L"></a>ldmfd <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>3</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDMIA</b></a> <br><nobr><a name="bm_L"></a>ldmia <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>4</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>5</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/INST_LDM(1).htm"><b>ldmib</b></a> <br><a name="bm_L"></a><a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>ldmstm_1</b></a> <br><a name="bm_L"></a><a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>ldmstm_2</b></a> <br><a name="bm_L"></a><a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>ldmstm_3</b></a> <br><nobr><a name="bm_L"></a>ldmxcsr <a href="../instruct32_hh/vc130.htm"><b>1</b></a> <a href="../instruct32_hh/vc148.htm"><b>2</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDR</b></a> <br><nobr><a name="bm_L"></a>ldr <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>8</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>10</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>12</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>16</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>17</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>18</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>19</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>20</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>21</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>22</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).htm"><b>23</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).htm"><b>24</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>25</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>26</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>27</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>28</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>29</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>30</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>31</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>32</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>33</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>34</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>35</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>36</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>37</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>38</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>39</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>40</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>43</b></a> </nobr><br><nobr><a name="bm_L"></a>ldrb <a href="../xscinstruct_hh/INST_LDRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>6</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>7</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>8</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>11</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>14</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>17</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRB</b></a> <br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRBT</b></a> <br><nobr><a name="bm_L"></a>ldrbt <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>5</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>6</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>7</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>14</b></a> </nobr><br><nobr><a name="bm_L"></a>ldrd <a href="../xscinstruct_hh/INST_LDRD.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>5</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>6</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Cycle_Counter_(0x8).htm"><b>7</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Contiguous_Counter_(0x9).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>9</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRD</b></a> <br><a name="bm_L"></a><a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>ldreq</b></a> <br><nobr><a name="bm_L"></a>ldrh <a href="../xscinstruct_hh/INST_LDRH.htm"><b>1</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>7</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>9</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRH</b></a> <br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRSB</b></a> <br><nobr><a name="bm_L"></a>ldrsb <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>1</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>7</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>9</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRSH</b></a> <br><nobr><a name="bm_L"></a>ldrsh <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>9</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>10</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>14</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>17</b></a> </nobr><br><nobr><a name="bm_L"></a>ldrt <a href="../xscinstruct_hh/INST_LDRT.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>3</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>7</b></a> </nobr><br><a name="bm_L"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>LDRT</b></a> <br><nobr><a name="bm_L"></a>lds <a href="../instruct32_hh/vc156.htm"><b>1</b></a> <a href="../instruct32_hh/vc154.htm"><b>2</b></a> <a href="../instruct32_hh/vc152.htm"><b>3</b></a> <a href="../instruct32_hh/vc149.htm"><b>4</b></a> <a href="../instruct32_hh/vc164.htm"><b>5</b></a> </nobr><br><a name="bm_L"></a><a href="../instruct64_hh/6400278.htm"><b>ldsz</b></a> <br><nobr><a name="bm_L"></a>ldt <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct32_hh/vc157.htm"><b>3</b></a> <a href="../instruct32_hh/vc147.htm"><b>4</b></a> <a href="../instruct32_hh/vc145.htm"><b>5</b></a> <a href="../instruct32_hh/vc165.htm"><b>6</b></a> <a href="../instruct32_hh/vc163.htm"><b>7</b></a> <a href="../instruct32_hh/vc177.htm"><b>8</b></a> <a href="../instruct32_hh/vc26.htm"><b>9</b></a> <a href="../instruct32_hh/vc295.htm"><b>10</b></a> </nobr><br><nobr><a name="bm_L"></a>ldtr <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc157.htm"><b>2</b></a> <a href="../instruct32_hh/vc295.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_L"></a>ldtype <a href="../instruct64_hh/6400279.htm"><b>1</b></a> <a href="../instruct64_hh/6400278.htm"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf38.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

