INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sim_rba64/new/booth4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sources_1/new/cla16_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla16_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sources_1/new/cla4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sources_1/new/cla4_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla4_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sources_1/new/cla64_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla64_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sim_booth4/new/sim_booth4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_booth4_top
