{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725391318746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725391318746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 16:21:58 2024 " "Processing started: Tue Sep  3 16:21:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725391318746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391318746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391318746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725391318900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725391318900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design.v 1 1 " "Found 1 design units, including 1 entities, in source file design.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "design.v" "" { Text "/home/andreojr/dev/elevator/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391325371 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325403 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325403 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725391325407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequency.v 1 1 " "Using design file frequency.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "frequency.v" "" { Text "/home/andreojr/dev/elevator/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:FREQUENCY " "Elaborating entity \"frequency\" for hierarchy \"frequency:FREQUENCY\"" {  } { { "design.v" "FREQUENCY" { Text "/home/andreojr/dev/elevator/design.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325411 ""}
{ "Warning" "WSGN_SEARCH_FILE" "button_handler.v 1 1 " "Using design file button_handler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "button_handler.v" "" { Text "/home/andreojr/dev/elevator/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:BUTTON_HANDLER " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:BUTTON_HANDLER\"" {  } { { "design.v" "BUTTON_HANDLER" { Text "/home/andreojr/dev/elevator/design.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "door DOOR movement.v(19) " "Verilog HDL Declaration information at movement.v(19): object \"door\" differs only in case from object \"DOOR\" in the same scope" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725391325416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "movement.v 1 1 " "Using design file movement.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:MOVEMENT " "Elaborating entity \"movement\" for hierarchy \"movement:MOVEMENT\"" {  } { { "design.v" "MOVEMENT" { Text "/home/andreojr/dev/elevator/design.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325416 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "movement.v(33) " "Verilog HDL warning at movement.v(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1725391325417 "|TOP|movement:MOVEMENT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "movement.v(91) " "Verilog HDL warning at movement.v(91): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 91 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1725391325418 "|TOP|movement:MOVEMENT"}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_door.v 1 1 " "Using design file frequency_door.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_door " "Found entity 1: frequency_door" {  } { { "frequency_door.v" "" { Text "/home/andreojr/dev/elevator/frequency_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_door movement:MOVEMENT\|frequency_door:FD " "Elaborating entity \"frequency_door\" for hierarchy \"movement:MOVEMENT\|frequency_door:FD\"" {  } { { "movement.v" "FD" { Text "/home/andreojr/dev/elevator/movement.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325431 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_move.v(18) " "Verilog HDL information at frequency_move.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_move.v" "" { Text "/home/andreojr/dev/elevator/frequency_move.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725391325433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_move.v 1 1 " "Using design file frequency_move.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_move " "Found entity 1: frequency_move" {  } { { "frequency_move.v" "" { Text "/home/andreojr/dev/elevator/frequency_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_move movement:MOVEMENT\|frequency_move:FM " "Elaborating entity \"frequency_move\" for hierarchy \"movement:MOVEMENT\|frequency_move:FM\"" {  } { { "movement.v" "FM" { Text "/home/andreojr/dev/elevator/movement.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency_move.v(22) " "Verilog HDL assignment warning at frequency_move.v(22): truncated value with size 32 to match size of target (26)" {  } { { "frequency_move.v" "" { Text "/home/andreojr/dev/elevator/frequency_move.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725391325434 "|TOP|movement:MOVEMENT|frequency_move:FM"}
{ "Warning" "WSGN_SEARCH_FILE" "floor_types.v 1 1 " "Using design file floor_types.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types " "Found entity 1: floor_types" {  } { { "floor_types.v" "" { Text "/home/andreojr/dev/elevator/floor_types.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_types movement:MOVEMENT\|floor_types:FT " "Elaborating entity \"floor_types\" for hierarchy \"movement:MOVEMENT\|floor_types:FT\"" {  } { { "movement.v" "FT" { Text "/home/andreojr/dev/elevator/movement.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "door.v 1 1 " "Using design file door.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "door.v" "" { Text "/home/andreojr/dev/elevator/door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door movement:MOVEMENT\|door:DOOR " "Elaborating entity \"door\" for hierarchy \"movement:MOVEMENT\|door:DOOR\"" {  } { { "movement.v" "DOOR" { Text "/home/andreojr/dev/elevator/movement.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "goal.v 1 1 " "Using design file goal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 goal " "Found entity 1: goal" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal movement:MOVEMENT\|goal:GOAL " "Elaborating entity \"goal\" for hierarchy \"movement:MOVEMENT\|goal:GOAL\"" {  } { { "movement.v" "GOAL" { Text "/home/andreojr/dev/elevator/movement.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "floor goal.v(21) " "Verilog HDL Always Construct warning at goal.v(21): variable \"floor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gf goal.v(60) " "Verilog HDL Always Construct warning at goal.v(60): variable \"gf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gf goal.v(17) " "Verilog HDL Always Construct warning at goal.v(17): inferring latch(es) for variable \"gf\", which holds its previous value in one or more paths through the always construct" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[0\] goal.v(60) " "Inferred latch for \"gf\[0\]\" at goal.v(60)" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[1\] goal.v(60) " "Inferred latch for \"gf\[1\]\" at goal.v(60)" {  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391325443 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WSGN_SEARCH_FILE" "buttons.v 1 1 " "Using design file buttons.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "buttons.v" "" { Text "/home/andreojr/dev/elevator/buttons.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons movement:MOVEMENT\|buttons:BT " "Elaborating entity \"buttons\" for hierarchy \"movement:MOVEMENT\|buttons:BT\"" {  } { { "movement.v" "BT" { Text "/home/andreojr/dev/elevator/movement.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "emergency.v 1 1 " "Using design file emergency.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 emergency " "Found entity 1: emergency" {  } { { "emergency.v" "" { Text "/home/andreojr/dev/elevator/emergency.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emergency emergency:EMERGENCY " "Elaborating entity \"emergency\" for hierarchy \"emergency:EMERGENCY\"" {  } { { "design.v" "EMERGENCY" { Text "/home/andreojr/dev/elevator/design.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sos.v 1 1 " "Using design file sos.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sos " "Found entity 1: sos" {  } { { "sos.v" "" { Text "/home/andreojr/dev/elevator/sos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos emergency:EMERGENCY\|sos:SOS " "Elaborating entity \"sos\" for hierarchy \"emergency:EMERGENCY\|sos:SOS\"" {  } { { "emergency.v" "SOS" { Text "/home/andreojr/dev/elevator/emergency.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "weight.v 1 1 " "Using design file weight.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 weight " "Found entity 1: weight" {  } { { "weight.v" "" { Text "/home/andreojr/dev/elevator/weight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725391325454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725391325454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight emergency:EMERGENCY\|weight:WEIGHT " "Elaborating entity \"weight\" for hierarchy \"emergency:EMERGENCY\|weight:WEIGHT\"" {  } { { "emergency.v" "WEIGHT" { Text "/home/andreojr/dev/elevator/emergency.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391325454 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325999 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325999 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1725391325999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[0\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[1\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[1\]" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725391326022 ""}  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725391326022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[1\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[1\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[1\]" {  } { { "movement.v" "" { Text "/home/andreojr/dev/elevator/movement.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725391326022 ""}  } { { "goal.v" "" { Text "/home/andreojr/dev/elevator/goal.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725391326022 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movement:MOVEMENT\|buttons:BT\|led1 movement:MOVEMENT\|buttons:BT\|led1~_emulated movement:MOVEMENT\|buttons:BT\|led1~1 " "Register \"movement:MOVEMENT\|buttons:BT\|led1\" is converted into an equivalent circuit using register \"movement:MOVEMENT\|buttons:BT\|led1~_emulated\" and latch \"movement:MOVEMENT\|buttons:BT\|led1~1\"" {  } { { "buttons.v" "" { Text "/home/andreojr/dev/elevator/buttons.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725391326023 "|TOP|movement:MOVEMENT|buttons:BT|led1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movement:MOVEMENT\|buttons:BT\|led2 movement:MOVEMENT\|buttons:BT\|led2~_emulated movement:MOVEMENT\|buttons:BT\|led2~1 " "Register \"movement:MOVEMENT\|buttons:BT\|led2\" is converted into an equivalent circuit using register \"movement:MOVEMENT\|buttons:BT\|led2~_emulated\" and latch \"movement:MOVEMENT\|buttons:BT\|led2~1\"" {  } { { "buttons.v" "" { Text "/home/andreojr/dev/elevator/buttons.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725391326023 "|TOP|movement:MOVEMENT|buttons:BT|led2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "movement:MOVEMENT\|buttons:BT\|led3 movement:MOVEMENT\|buttons:BT\|led3~_emulated movement:MOVEMENT\|buttons:BT\|led3~1 " "Register \"movement:MOVEMENT\|buttons:BT\|led3\" is converted into an equivalent circuit using register \"movement:MOVEMENT\|buttons:BT\|led3~_emulated\" and latch \"movement:MOVEMENT\|buttons:BT\|led3~1\"" {  } { { "buttons.v" "" { Text "/home/andreojr/dev/elevator/buttons.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1725391326023 "|TOP|movement:MOVEMENT|buttons:BT|led3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1725391326023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725391326186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreojr/dev/elevator/output_files/TOP.map.smsg " "Generated suppressed messages file /home/andreojr/dev/elevator/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391326733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725391326809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725391326809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725391326868 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725391326868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725391326868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725391326868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725391326876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 16:22:06 2024 " "Processing ended: Tue Sep  3 16:22:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725391326876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725391326876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725391326876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725391326876 ""}
