# AHB to APB Bridge Design

This repository implements a **parameterized AHB to APB Bridge System** in Verilog, consisting of the following three modules:

-  **AHB Master**  
-  **AHB-to-APB Bridge**  
-  **APB Slave**

These modules together demonstrate how to build a simple, customizable AHB-to-APB transaction system ‚Äî ideal for on-chip communication between high-speed AHB components and low-speed APB peripherals.

---

## üìÅ Repository Structure
‚îú‚îÄ‚îÄ AHB_MASTER.v 
‚îú‚îÄ‚îÄ BRIDGE.v 
‚îú‚îÄ‚îÄ APB_SLAVE.v 
‚îî‚îÄ‚îÄ README.md 


##  Module Descriptions

###  AHB_MASTER.v
- Generates AHB read/write transactions.
- Drives AHB signals like `HADDR`, `HTRANS`, `HWRITE`, `HWDATA`.
- Parameterized for `ADDR_WIDTH` and `DATA_WIDTH`.
- Handles response via `HREADY`, `HRESP`, and receives data via `HRDATA`.

### BRIDGE.v
- Translates AHB transactions into APB protocol format.
- Implements a finite state machine (FSM) to manage transaction stages.
- Controls APB signals like `PADDR`, `PWRITE`, `PWDATA`, `PSEL`, and `PENABLE`.

### APB_SLAVE.v
- Implements a simple APB-compliant memory-mapped slave.
- Reads/writes data to/from an internal memory array.
- Parameterized with `ADDR_WIDTH`, `DATA_WIDTH`, and `BASE_ADDR`.

---

