{"Source Block": ["hdl/library/axi_dmac/address_generator.v@94:104@HdlStmAssign", "\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@91:101", "              DMA_DATA_WIDTH ==   64 ? 3'b011 :\n              DMA_DATA_WIDTH ==   32 ? 3'b010 :\n              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\n"], ["hdl/library/axi_dmac/address_generator.v@96:106", "reg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/address_generator.v@97:107", "reg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n"], ["hdl/library/axi_dmac/address_generator.v@93:103", "              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n"], ["hdl/library/axi_dmac/address_generator.v@92:102", "              DMA_DATA_WIDTH ==   32 ? 3'b010 :\n              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\nassign len = length;\n\nreg addr_valid_d1;\nreg last = 1'b0;\n"]], "Diff Content": {"Delete": [[99, "assign len = length;\n"]], "Add": []}}