# vsim -voptargs="+acc" -sva -assertdebug -coverage top_sim -c -do "set WildcardFilter None;add wave -r top_sim/*; coverage save -onexit ADDRESS_NACK.ucdb; run -all; quit;" 
# Start time: 12:04:55 on May 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master(fast)".
# ** Warning: ../testcases/base_sequence.sv(221): (vopt-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# ** Warning: ../testcases/base_sequence.sv(247): (vopt-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# ** Warning: ../testcases/base_sequence.sv(259): (vopt-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# ** Warning: ../testcases/base_sequence.sv(271): (vopt-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# ** Warning: ../testcases/base_sequence.sv(328): (vopt-2961) Argument #1 for std::randomize() function is non-LRM compliant.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sim_sv_unit(fast)
# Loading work.top_sim(fast)
# Loading work.intf(fast)
# Loading work.apb_to_i2c_top(fast)
# Loading work.apb_slave(fast)
# Loading work.async_fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.intf(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# set WildcardFilter None
# None
# add wave -r top_sim/*
#  coverage save -onexit ADDRESS_NACK.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO ../sim/test.sv(25) @ 0: uvm_test_top [uvm_test_top] 
# --------------------------------------------------------------------------------------------------------
# UVM_INFO ../sim/test.sv(26) @ 0: uvm_test_top [uvm_test_top] TEST BUILD PHASE
# UVM_INFO ../sim/environment.sv(31) @ 0: uvm_test_top.my_env [my_env] ENVIRONMENT BUILD PHASE
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO ../sim/agent.sv(25) @ 0: uvm_test_top.my_env.my_agent [my_agent] AGENT BUILD PHASE
# UVM_INFO ../sim/driver.sv(22) @ 0: uvm_test_top.my_env.my_agent.my_driver [my_driver] DRIVER BUILD PHASE
# UVM_INFO ../sim/monitor.sv(20) @ 0: uvm_test_top.my_env.my_agent.my_monitor [my_monitor] MONITOR BUILD PHASE
# UVM_INFO ../sim/scoreboard.sv(27) @ 0: uvm_test_top.my_env.my_scoreboard [my_scoreboard] SCOREBOARD BUILD PHASE
# UVM_INFO ../sim/subscriber.sv(51) @ 0: uvm_test_top.my_env.my_subscriber [my_subscriber] SUBSCRIBER BUILD PHASE
# UVM_INFO ../sim/agent.sv(34) @ 0: uvm_test_top.my_env.my_agent [my_agent] AGENT CONNECT PHASE
# UVM_INFO ../sim/environment.sv(54) @ 0: uvm_test_top.my_env [my_env] ENVIRONMENT CONNECT PHASE
# UVM_INFO ../sim/environment.sv(74) @ 0: uvm_test_top.my_env [my_env] 
# --------------------------------------------------------------------------------------------------------
# UVM_INFO ../sim/environment.sv(75) @ 0: uvm_test_top.my_env [my_env] ENVIRONMENT RUN PHASE
# UVM_INFO ../sim/monitor.sv(35) @ 0: uvm_test_top.my_env.my_agent.my_monitor [my_monitor] MONITOR RUN PHASE
# UVM_INFO ../sim/driver.sv(36) @ 0: uvm_test_top.my_env.my_agent.my_driver [my_driver] DRIVER RUN PHASE
# UVM_INFO ../testcases/base_sequence.sv(72) @ 0: uvm_test_top.my_env.my_agent.my_sequencer@@seq [seq] =======================================================
# UVM_INFO ../testcases/base_sequence.sv(73) @ 0: uvm_test_top.my_env.my_agent.my_sequencer@@seq [seq] ================= RECEIVE ADDRESS NACK ================
# UVM_INFO ../testcases/base_sequence.sv(74) @ 0: uvm_test_top.my_env.my_agent.my_sequencer@@seq [seq] =======================================================
# UVM_INFO ../sim/adapter.sv(19) @ 0: reporter [my_adapter] Write 246 to register 2
# DEBUG i2c_slave; stop condition detected at                    0
# UVM_INFO ../sim/subscriber.sv(56) @ 220: uvm_test_top.my_env.my_subscriber [my_subscriber] sample
# UVM_INFO ../sim/adapter.sv(19) @ 230: reporter [my_adapter] Write 224 to register 6
# UVM_INFO ../sim/subscriber.sv(56) @ 250: uvm_test_top.my_env.my_subscriber [my_subscriber] sample
# UVM_INFO ../sim/adapter.sv(19) @ 260: reporter [my_adapter] Write 0 to register 4
# UVM_INFO ../sim/subscriber.sv(56) @ 280: uvm_test_top.my_env.my_subscriber [my_subscriber] sample
# UVM_INFO ../sim/adapter.sv(19) @ 290: reporter [my_adapter] Write 1 to register 4
# UVM_INFO ../sim/subscriber.sv(56) @ 310: uvm_test_top.my_env.my_subscriber [my_subscriber] sample
# UVM_INFO ../sim/adapter.sv(19) @ 320: reporter [my_adapter] Write 254 to register 2
# UVM_INFO ../sim/subscriber.sv(56) @ 340: uvm_test_top.my_env.my_subscriber [my_subscriber] sample
# DEBUG i2c_slave; start condition detected at                  520
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5350: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_WARNING @ 5350: uvm_test_top.my_env.my_scoreboard [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior.
# UVM_INFO ../sim/scoreboard.sv(38) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] 
# --------------------------------------------------------------------------------------------------------
# UVM_INFO ../sim/scoreboard.sv(39) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] SCOREBOARD EXTRACT PHASE
# UVM_INFO ../sim/scoreboard.sv(42) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] Size of data DUT received queue: 0
# UVM_INFO ../sim/scoreboard.sv(46) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] 
# 
# UVM_INFO ../sim/scoreboard.sv(49) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] Size of APB write data queue: 2
# UVM_INFO ../sim/scoreboard.sv(51) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] APB write: 0
# UVM_INFO ../sim/scoreboard.sv(51) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] APB write: 1
# UVM_INFO ../sim/scoreboard.sv(53) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] 
# 
# UVM_INFO ../sim/scoreboard.sv(62) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] 
# 
# UVM_INFO ../sim/scoreboard.sv(65) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] FIFO status: 0 (hex)
# UVM_INFO ../sim/scoreboard.sv(66) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] Number of Reset applied: 1
# UVM_WARNING @ 5350: uvm_test_top.my_env.my_scoreboard [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior.
# UVM_INFO ../sim/scoreboard.sv(72) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] 
# --------------------------------------------------------------------------------------------------------
# UVM_INFO ../sim/scoreboard.sv(73) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] SCOREBOARD CHECK PHASE
# UVM_INFO ../sim/scoreboard.sv(93) @ 5350: uvm_test_top.my_env.my_scoreboard [my_scoreboard] Address mismatch
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   45
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVM_DEPRECATED]     2
# [my_adapter]     5
# [my_agent]     2
# [my_driver]     2
# [my_env]     4
# [my_monitor]     2
# [my_scoreboard]    15
# [my_subscriber]     6
# [seq]     3
# [uvm_test_top]     2
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5350 ns  Iteration: 59  Instance: /top_sim
# Saving coverage database on exit...
# End time: 12:04:59 on May 16,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
