DB_Enable_SHIFT	,	V_23
DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK	,	V_13
cgs_write_ind_register	,	F_4
value2	,	V_54
smum_send_msg_to_smc	,	F_14
DIDTConfig_Polaris11	,	V_70
shift	,	V_45
smu7_power_control_set_level	,	F_21
DB_Enable_MASK	,	V_22
DIDT_TCP_CTRL0__DIDT_CTRL_EN__SHIFT	,	V_33
TD_Enable_MASK	,	V_28
smu7_enable_didt_config	,	F_10
enable	,	V_3
PPSMC_MSG_DisableDTE	,	V_106
PPSMC_MSG_TDCLimitEnable	,	V_97
DIDTBlock_Info	,	V_15
CGS_IND_REG__DIDT	,	V_11
smc_result	,	V_74
cache	,	V_41
TDPAdjustment	,	V_110
PPSMC_MSG_OverDriveSetTargetTdp	,	V_85
POWERCONTAINMENT_FEATURE_DTE	,	V_105
usTDP	,	V_111
CGS_IND_REG_GC_CAC	,	V_51
PPSMC_MSG_DisableCac	,	V_78
ixDIDT_SQ_CTRL0	,	V_12
smu7_program_pt_config_registers	,	F_6
default_limit	,	V_101
PPSMC_MSG_Didt_Block_Function	,	V_37
CGS_IND_REG__SMC	,	V_48
PHM_PlatformCaps_CAC	,	V_73
PHM_PlatformCaps_PowerContainment	,	V_95
table_info	,	V_87
SYS_GRBM_GFX_INDEX_DATA__INSTANCE_BROADCAST_WRITES_MASK	,	V_61
cgs_read_register	,	F_8
size	,	V_57
config_regs	,	V_40
DIDTConfig_Polaris10	,	V_67
PHM_PlatformCaps_TDRamping	,	V_24
smu7_enable_smc_cac	,	F_13
PP_TABLE_V1	,	V_92
device	,	V_10
smum_send_msg_to_smc_with_parameter	,	F_5
sys_info	,	V_56
PHM_PlatformCaps_TCPRamping	,	V_30
cac_config_regs	,	V_39
usMaximumPowerDeliveryLimit	,	V_102
result	,	V_5
cgs_write_register	,	F_9
target_tdp	,	V_84
ixDIDT_TD_CTRL0	,	V_25
cgs_system_info	,	V_55
cgs_query_system_info	,	F_11
hwmgr	,	V_2
GCCACConfig_Polaris11	,	V_69
DIDT_TD_CTRL0__DIDT_CTRL_EN__SHIFT	,	V_27
cac_dtp_table	,	V_93
CGS_SYSTEM_INFO_GFX_SE_INFO	,	V_59
GCCACConfig_Polaris10	,	V_66
smu7_hwmgr	,	V_71
uint32_t	,	T_1
"Failed to disable CAC in SMC."	,	L_6
power_containment_features	,	V_80
TD_Enable_SHIFT	,	V_29
n	,	V_79
POWERCONTAINMENT_FEATURE_TDCLimit	,	V_98
"Invalid config register table."	,	L_1
smu7_disable_didt_config	,	F_12
GPU_CONFIGREG_DIDT_IND	,	V_49
PPSMC_MSG_PkgPwrSetLimit	,	V_82
data	,	V_6
SYS_GRBM_GFX_INDEX_DATA__SE_INDEX__SHIFT	,	V_63
PHM_PlatformCaps_DBRamping	,	V_18
"Failed to enable TDCLimit in SMC."	,	L_7
TCP_Enable_SHIFT	,	V_35
"Failed to set Default Power Limit in SMC!"	,	L_9
DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK	,	V_32
chip_id	,	V_64
ixDIDT_TCP_CTRL0	,	V_31
smu7_disable_power_containment	,	F_20
GPU_CONFIGREG_CACHE	,	V_43
SYS_GRBM_GFX_INDEX_DATA__SH_BROADCAST_WRITES_MASK	,	V_62
PPSMC_MSG_TDCLimitDisable	,	V_104
DIDT_SQ_CTRL0__DIDT_CTRL_EN__SHIFT	,	V_14
smu7_set_power_limit	,	F_16
TCP_Enable_MASK	,	V_34
cac_enabled	,	V_77
int32_t	,	T_2
phm_ppt_v1_information	,	V_86
offset	,	V_42
CHIP_POLARIS10	,	V_65
GPU_CONFIGREG_SMC_IND	,	V_47
CHIP_POLARIS11	,	V_68
pptable	,	V_88
"Failed to disable DTE in SMC."	,	L_11
count	,	V_53
en	,	V_4
phm_cap_enabled	,	F_2
smumgr	,	V_36
cac_table	,	V_90
PPSMC_MSG_PkgPwrLimitDisable	,	V_107
"Failed to disable PkgPwrTracking in SMC."	,	L_12
POWERCONTAINMENT_FEATURE_PkgPwrLimit	,	V_81
pp_table_version	,	V_91
mmGRBM_GFX_INDEX	,	V_60
uint16_t	,	V_75
pHwMgr	,	V_83
enable_pkg_pwr_tracking_feature	,	V_99
ixDIDT_DB_CTRL0	,	V_19
info_id	,	V_58
GPU_CONFIGREG_GC_CAC_IND	,	V_50
PHM_PlatformCaps_SQRamping	,	V_9
smu7_enable_didt	,	F_1
cgs_read_ind_register	,	F_3
SQ_Enable_SHIFT	,	V_17
printk	,	F_19
platformCaps	,	V_8
"Failed to disable TDCLimit in SMC."	,	L_10
TDPAdjustmentPolarity	,	V_109
"Post DIDT enable clock gating failed."	,	L_4
DIDT_DB_CTRL0__DIDT_CTRL_EN__SHIFT	,	V_21
PPSMC_MSG_EnableCac	,	V_76
SQ_Enable_MASK	,	V_16
smu7_enable_power_containment	,	F_18
enable_tdc_limit_feature	,	V_96
phm_cac_tdp_table	,	V_89
"EnableDiDt failed."	,	L_3
platform_descriptor	,	V_7
backend	,	V_72
gpu_pt_config_reg	,	V_38
PP_ASSERT_WITH_CODE	,	F_7
value	,	V_44
mask	,	V_46
pp_hwmgr	,	V_1
DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK	,	V_26
"Failed to enable PkgPwrTracking in SMC."	,	L_8
adjust_percent	,	V_108
num_se	,	V_52
"DIDT Config failed."	,	L_2
dyn_state	,	V_94
KERN_ERR	,	V_103
smu7_set_overdriver_target_tdp	,	F_17
DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK	,	V_20
PPSMC_MSG_PkgPwrLimitEnable	,	V_100
"Failed to enable CAC in SMC."	,	L_5
smu7_disable_smc_cac	,	F_15
