
STM32L412K8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fb8  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08009144  08009144  00019144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091a8  080091a8  00020034  2**0
                  CONTENTS
  4 .ARM          00000008  080091a8  080091a8  000191a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091b0  080091b0  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091b0  080091b0  000191b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091b4  080091b4  000191b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080091b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e34  20000034  080091ec  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e68  080091ec  00024e68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182f7  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c43  00000000  00000000  0003835b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0003afa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001478  00000000  00000000  0003c508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d07d  00000000  00000000  0003d980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ee7  00000000  00000000  0005a9fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c01fe  00000000  00000000  000708e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130ae2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c10  00000000  00000000  00130b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000034 	.word	0x20000034
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800912c 	.word	0x0800912c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000038 	.word	0x20000038
 80001c8:	0800912c 	.word	0x0800912c

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e0:	f000 b96e 	b.w	80004c0 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468c      	mov	ip, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	f040 8083 	bne.w	8000312 <__udivmoddi4+0x116>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d947      	bls.n	80002a2 <__udivmoddi4+0xa6>
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	b142      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000218:	f1c2 0020 	rsb	r0, r2, #32
 800021c:	fa24 f000 	lsr.w	r0, r4, r0
 8000220:	4091      	lsls	r1, r2
 8000222:	4097      	lsls	r7, r2
 8000224:	ea40 0c01 	orr.w	ip, r0, r1
 8000228:	4094      	lsls	r4, r2
 800022a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022e:	0c23      	lsrs	r3, r4, #16
 8000230:	fbbc f6f8 	udiv	r6, ip, r8
 8000234:	fa1f fe87 	uxth.w	lr, r7
 8000238:	fb08 c116 	mls	r1, r8, r6, ip
 800023c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000240:	fb06 f10e 	mul.w	r1, r6, lr
 8000244:	4299      	cmp	r1, r3
 8000246:	d909      	bls.n	800025c <__udivmoddi4+0x60>
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024e:	f080 8119 	bcs.w	8000484 <__udivmoddi4+0x288>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 8116 	bls.w	8000484 <__udivmoddi4+0x288>
 8000258:	3e02      	subs	r6, #2
 800025a:	443b      	add	r3, r7
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000270:	45a6      	cmp	lr, r4
 8000272:	d909      	bls.n	8000288 <__udivmoddi4+0x8c>
 8000274:	193c      	adds	r4, r7, r4
 8000276:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027a:	f080 8105 	bcs.w	8000488 <__udivmoddi4+0x28c>
 800027e:	45a6      	cmp	lr, r4
 8000280:	f240 8102 	bls.w	8000488 <__udivmoddi4+0x28c>
 8000284:	3802      	subs	r0, #2
 8000286:	443c      	add	r4, r7
 8000288:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028c:	eba4 040e 	sub.w	r4, r4, lr
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa0>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	b902      	cbnz	r2, 80002a6 <__udivmoddi4+0xaa>
 80002a4:	deff      	udf	#255	; 0xff
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d150      	bne.n	8000350 <__udivmoddi4+0x154>
 80002ae:	1bcb      	subs	r3, r1, r7
 80002b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b4:	fa1f f887 	uxth.w	r8, r7
 80002b8:	2601      	movs	r6, #1
 80002ba:	fbb3 fcfe 	udiv	ip, r3, lr
 80002be:	0c21      	lsrs	r1, r4, #16
 80002c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c8:	fb08 f30c 	mul.w	r3, r8, ip
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d907      	bls.n	80002e0 <__udivmoddi4+0xe4>
 80002d0:	1879      	adds	r1, r7, r1
 80002d2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d6:	d202      	bcs.n	80002de <__udivmoddi4+0xe2>
 80002d8:	428b      	cmp	r3, r1
 80002da:	f200 80e9 	bhi.w	80004b0 <__udivmoddi4+0x2b4>
 80002de:	4684      	mov	ip, r0
 80002e0:	1ac9      	subs	r1, r1, r3
 80002e2:	b2a3      	uxth	r3, r4
 80002e4:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f0:	fb08 f800 	mul.w	r8, r8, r0
 80002f4:	45a0      	cmp	r8, r4
 80002f6:	d907      	bls.n	8000308 <__udivmoddi4+0x10c>
 80002f8:	193c      	adds	r4, r7, r4
 80002fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fe:	d202      	bcs.n	8000306 <__udivmoddi4+0x10a>
 8000300:	45a0      	cmp	r8, r4
 8000302:	f200 80d9 	bhi.w	80004b8 <__udivmoddi4+0x2bc>
 8000306:	4618      	mov	r0, r3
 8000308:	eba4 0408 	sub.w	r4, r4, r8
 800030c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000310:	e7bf      	b.n	8000292 <__udivmoddi4+0x96>
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0x12e>
 8000316:	2d00      	cmp	r5, #0
 8000318:	f000 80b1 	beq.w	800047e <__udivmoddi4+0x282>
 800031c:	2600      	movs	r6, #0
 800031e:	e9c5 0100 	strd	r0, r1, [r5]
 8000322:	4630      	mov	r0, r6
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f683 	clz	r6, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d14a      	bne.n	80003c8 <__udivmoddi4+0x1cc>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0x140>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80b8 	bhi.w	80004ac <__udivmoddi4+0x2b0>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0103 	sbc.w	r1, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	468c      	mov	ip, r1
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0a8      	beq.n	800029c <__udivmoddi4+0xa0>
 800034a:	e9c5 4c00 	strd	r4, ip, [r5]
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0xa0>
 8000350:	f1c2 0320 	rsb	r3, r2, #32
 8000354:	fa20 f603 	lsr.w	r6, r0, r3
 8000358:	4097      	lsls	r7, r2
 800035a:	fa01 f002 	lsl.w	r0, r1, r2
 800035e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000362:	40d9      	lsrs	r1, r3
 8000364:	4330      	orrs	r0, r6
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	fbb1 f6fe 	udiv	r6, r1, lr
 800036c:	fa1f f887 	uxth.w	r8, r7
 8000370:	fb0e 1116 	mls	r1, lr, r6, r1
 8000374:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000378:	fb06 f108 	mul.w	r1, r6, r8
 800037c:	4299      	cmp	r1, r3
 800037e:	fa04 f402 	lsl.w	r4, r4, r2
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x19c>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800038a:	f080 808d 	bcs.w	80004a8 <__udivmoddi4+0x2ac>
 800038e:	4299      	cmp	r1, r3
 8000390:	f240 808a 	bls.w	80004a8 <__udivmoddi4+0x2ac>
 8000394:	3e02      	subs	r6, #2
 8000396:	443b      	add	r3, r7
 8000398:	1a5b      	subs	r3, r3, r1
 800039a:	b281      	uxth	r1, r0
 800039c:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a8:	fb00 f308 	mul.w	r3, r0, r8
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d907      	bls.n	80003c0 <__udivmoddi4+0x1c4>
 80003b0:	1879      	adds	r1, r7, r1
 80003b2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b6:	d273      	bcs.n	80004a0 <__udivmoddi4+0x2a4>
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d971      	bls.n	80004a0 <__udivmoddi4+0x2a4>
 80003bc:	3802      	subs	r0, #2
 80003be:	4439      	add	r1, r7
 80003c0:	1acb      	subs	r3, r1, r3
 80003c2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c6:	e778      	b.n	80002ba <__udivmoddi4+0xbe>
 80003c8:	f1c6 0c20 	rsb	ip, r6, #32
 80003cc:	fa03 f406 	lsl.w	r4, r3, r6
 80003d0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d4:	431c      	orrs	r4, r3
 80003d6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003da:	fa01 f306 	lsl.w	r3, r1, r6
 80003de:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003e2:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e6:	431f      	orrs	r7, r3
 80003e8:	0c3b      	lsrs	r3, r7, #16
 80003ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ee:	fa1f f884 	uxth.w	r8, r4
 80003f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003fa:	fb09 fa08 	mul.w	sl, r9, r8
 80003fe:	458a      	cmp	sl, r1
 8000400:	fa02 f206 	lsl.w	r2, r2, r6
 8000404:	fa00 f306 	lsl.w	r3, r0, r6
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x220>
 800040a:	1861      	adds	r1, r4, r1
 800040c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000410:	d248      	bcs.n	80004a4 <__udivmoddi4+0x2a8>
 8000412:	458a      	cmp	sl, r1
 8000414:	d946      	bls.n	80004a4 <__udivmoddi4+0x2a8>
 8000416:	f1a9 0902 	sub.w	r9, r9, #2
 800041a:	4421      	add	r1, r4
 800041c:	eba1 010a 	sub.w	r1, r1, sl
 8000420:	b2bf      	uxth	r7, r7
 8000422:	fbb1 f0fe 	udiv	r0, r1, lr
 8000426:	fb0e 1110 	mls	r1, lr, r0, r1
 800042a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042e:	fb00 f808 	mul.w	r8, r0, r8
 8000432:	45b8      	cmp	r8, r7
 8000434:	d907      	bls.n	8000446 <__udivmoddi4+0x24a>
 8000436:	19e7      	adds	r7, r4, r7
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d22e      	bcs.n	800049c <__udivmoddi4+0x2a0>
 800043e:	45b8      	cmp	r8, r7
 8000440:	d92c      	bls.n	800049c <__udivmoddi4+0x2a0>
 8000442:	3802      	subs	r0, #2
 8000444:	4427      	add	r7, r4
 8000446:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044a:	eba7 0708 	sub.w	r7, r7, r8
 800044e:	fba0 8902 	umull	r8, r9, r0, r2
 8000452:	454f      	cmp	r7, r9
 8000454:	46c6      	mov	lr, r8
 8000456:	4649      	mov	r1, r9
 8000458:	d31a      	bcc.n	8000490 <__udivmoddi4+0x294>
 800045a:	d017      	beq.n	800048c <__udivmoddi4+0x290>
 800045c:	b15d      	cbz	r5, 8000476 <__udivmoddi4+0x27a>
 800045e:	ebb3 020e 	subs.w	r2, r3, lr
 8000462:	eb67 0701 	sbc.w	r7, r7, r1
 8000466:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046a:	40f2      	lsrs	r2, r6
 800046c:	ea4c 0202 	orr.w	r2, ip, r2
 8000470:	40f7      	lsrs	r7, r6
 8000472:	e9c5 2700 	strd	r2, r7, [r5]
 8000476:	2600      	movs	r6, #0
 8000478:	4631      	mov	r1, r6
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	462e      	mov	r6, r5
 8000480:	4628      	mov	r0, r5
 8000482:	e70b      	b.n	800029c <__udivmoddi4+0xa0>
 8000484:	4606      	mov	r6, r0
 8000486:	e6e9      	b.n	800025c <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fd      	b.n	8000288 <__udivmoddi4+0x8c>
 800048c:	4543      	cmp	r3, r8
 800048e:	d2e5      	bcs.n	800045c <__udivmoddi4+0x260>
 8000490:	ebb8 0e02 	subs.w	lr, r8, r2
 8000494:	eb69 0104 	sbc.w	r1, r9, r4
 8000498:	3801      	subs	r0, #1
 800049a:	e7df      	b.n	800045c <__udivmoddi4+0x260>
 800049c:	4608      	mov	r0, r1
 800049e:	e7d2      	b.n	8000446 <__udivmoddi4+0x24a>
 80004a0:	4660      	mov	r0, ip
 80004a2:	e78d      	b.n	80003c0 <__udivmoddi4+0x1c4>
 80004a4:	4681      	mov	r9, r0
 80004a6:	e7b9      	b.n	800041c <__udivmoddi4+0x220>
 80004a8:	4666      	mov	r6, ip
 80004aa:	e775      	b.n	8000398 <__udivmoddi4+0x19c>
 80004ac:	4630      	mov	r0, r6
 80004ae:	e74a      	b.n	8000346 <__udivmoddi4+0x14a>
 80004b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b4:	4439      	add	r1, r7
 80004b6:	e713      	b.n	80002e0 <__udivmoddi4+0xe4>
 80004b8:	3802      	subs	r0, #2
 80004ba:	443c      	add	r4, r7
 80004bc:	e724      	b.n	8000308 <__udivmoddi4+0x10c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <bebe>:
static union {
	uint32_t uint;
	float flt;
}cfgKoef;

void bebe(void) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3); // Start timer for turn off Buzzer
 80004c8:	2108      	movs	r1, #8
 80004ca:	4815      	ldr	r0, [pc, #84]	; (8000520 <bebe+0x5c>)
 80004cc:	f006 ff12 	bl	80072f4 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4); // Start timer for turn off Buzzer
 80004d0:	210c      	movs	r1, #12
 80004d2:	4813      	ldr	r0, [pc, #76]	; (8000520 <bebe+0x5c>)
 80004d4:	f006 ff0e 	bl	80072f4 <HAL_TIM_OC_Start>
	HAL_Delay(200);
 80004d8:	20c8      	movs	r0, #200	; 0xc8
 80004da:	f002 f899 	bl	8002610 <HAL_Delay>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_3);
 80004de:	2108      	movs	r1, #8
 80004e0:	480f      	ldr	r0, [pc, #60]	; (8000520 <bebe+0x5c>)
 80004e2:	f006 ffe5 	bl	80074b0 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 80004e6:	210c      	movs	r1, #12
 80004e8:	480d      	ldr	r0, [pc, #52]	; (8000520 <bebe+0x5c>)
 80004ea:	f006 ffe1 	bl	80074b0 <HAL_TIM_OC_Stop>
	HAL_Delay(200);
 80004ee:	20c8      	movs	r0, #200	; 0xc8
 80004f0:	f002 f88e 	bl	8002610 <HAL_Delay>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3); // Start timer for turn off Buzzer
 80004f4:	2108      	movs	r1, #8
 80004f6:	480a      	ldr	r0, [pc, #40]	; (8000520 <bebe+0x5c>)
 80004f8:	f006 fefc 	bl	80072f4 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4); // Start timer for turn off Buzzer
 80004fc:	210c      	movs	r1, #12
 80004fe:	4808      	ldr	r0, [pc, #32]	; (8000520 <bebe+0x5c>)
 8000500:	f006 fef8 	bl	80072f4 <HAL_TIM_OC_Start>
	HAL_Delay(200);
 8000504:	20c8      	movs	r0, #200	; 0xc8
 8000506:	f002 f883 	bl	8002610 <HAL_Delay>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_3);
 800050a:	2108      	movs	r1, #8
 800050c:	4804      	ldr	r0, [pc, #16]	; (8000520 <bebe+0x5c>)
 800050e:	f006 ffcf 	bl	80074b0 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 8000512:	210c      	movs	r1, #12
 8000514:	4802      	ldr	r0, [pc, #8]	; (8000520 <bebe+0x5c>)
 8000516:	f006 ffcb 	bl	80074b0 <HAL_TIM_OC_Stop>
}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20004da8 	.word	0x20004da8

08000524 <rwFlash>:
            13
            14
            15
            16
 */
void rwFlash(uint8_t rwFlag) {
 8000524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000528:	b091      	sub	sp, #68	; 0x44
 800052a:	af00      	add	r7, sp, #0
 800052c:	4603      	mov	r3, r0
 800052e:	73fb      	strb	r3, [r7, #15]
	uint32_t pageAdr = 0x800F800; // Begin of 31 page, last page flash for STM32L412K8.
 8000530:	4b97      	ldr	r3, [pc, #604]	; (8000790 <rwFlash+0x26c>)
 8000532:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t magicKey;
	uint64_t dataForSave;
	magicKey = *(__IO uint32_t*) pageAdr;
 8000534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	63bb      	str	r3, [r7, #56]	; 0x38
	if ((magicKey != 0x1234) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 800053a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800053c:	f241 2234 	movw	r2, #4660	; 0x1234
 8000540:	4293      	cmp	r3, r2
 8000542:	d103      	bne.n	800054c <rwFlash+0x28>
 8000544:	7bfb      	ldrb	r3, [r7, #15]
 8000546:	2b01      	cmp	r3, #1
 8000548:	f040 80b2 	bne.w	80006b0 <rwFlash+0x18c>
		magicKey = 0x1234;
 800054c:	f241 2334 	movw	r3, #4660	; 0x1234
 8000550:	63bb      	str	r3, [r7, #56]	; 0x38
		if (rwFlag == 0) { // For first initial
 8000552:	7bfb      	ldrb	r3, [r7, #15]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d10b      	bne.n	8000570 <rwFlash+0x4c>
			cfgData = 0;
 8000558:	4b8e      	ldr	r3, [pc, #568]	; (8000794 <rwFlash+0x270>)
 800055a:	2200      	movs	r2, #0
 800055c:	801a      	strh	r2, [r3, #0]
			cfgLevel1 = 0;
 800055e:	4b8e      	ldr	r3, [pc, #568]	; (8000798 <rwFlash+0x274>)
 8000560:	2200      	movs	r2, #0
 8000562:	801a      	strh	r2, [r3, #0]
			cfgLevel2 = 0;
 8000564:	4b8d      	ldr	r3, [pc, #564]	; (800079c <rwFlash+0x278>)
 8000566:	2200      	movs	r2, #0
 8000568:	801a      	strh	r2, [r3, #0]
			cfgLevel3 = 0;
 800056a:	4b8d      	ldr	r3, [pc, #564]	; (80007a0 <rwFlash+0x27c>)
 800056c:	2200      	movs	r2, #0
 800056e:	801a      	strh	r2, [r3, #0]
		}
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t PAGEError = 0;
 8000570:	2300      	movs	r3, #0
 8000572:	617b      	str	r3, [r7, #20]
		EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000574:	2300      	movs	r3, #0
 8000576:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.Page = 31; // Page size for STM32L412K8 is 2KB
 8000578:	231f      	movs	r3, #31
 800057a:	623b      	str	r3, [r7, #32]
		EraseInitStruct.NbPages     = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	627b      	str	r3, [r7, #36]	; 0x24

		flash_ok = HAL_ERROR;
 8000580:	4b88      	ldr	r3, [pc, #544]	; (80007a4 <rwFlash+0x280>)
 8000582:	2201      	movs	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
		// Unlock flash
		while(flash_ok != HAL_OK) {
 8000586:	e005      	b.n	8000594 <rwFlash+0x70>
		  flash_ok = HAL_FLASH_Unlock();
 8000588:	f004 fc80 	bl	8004e8c <HAL_FLASH_Unlock>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	4b84      	ldr	r3, [pc, #528]	; (80007a4 <rwFlash+0x280>)
 8000592:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK) {
 8000594:	4b83      	ldr	r3, [pc, #524]	; (80007a4 <rwFlash+0x280>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d1f5      	bne.n	8000588 <rwFlash+0x64>
		}
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) == HAL_OK) {
 800059c:	f107 0214 	add.w	r2, r7, #20
 80005a0:	f107 0318 	add.w	r3, r7, #24
 80005a4:	4611      	mov	r1, r2
 80005a6:	4618      	mov	r0, r3
 80005a8:	f004 fd56 	bl	8005058 <HAL_FLASHEx_Erase>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d16c      	bne.n	800068c <rwFlash+0x168>
			dataForSave = (uint64_t) (magicKey | (((uint64_t) cfgData << 32) & 0xFFFFFFFF00000000) | (((uint64_t) cfgLevel1 << 48) & 0xFFFF000000000000));
 80005b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80005b4:	4619      	mov	r1, r3
 80005b6:	f04f 0200 	mov.w	r2, #0
 80005ba:	e9c7 1200 	strd	r1, r2, [r7]
 80005be:	4b75      	ldr	r3, [pc, #468]	; (8000794 <rwFlash+0x270>)
 80005c0:	881b      	ldrh	r3, [r3, #0]
 80005c2:	4619      	mov	r1, r3
 80005c4:	b289      	uxth	r1, r1
 80005c6:	f04f 0200 	mov.w	r2, #0
 80005ca:	4608      	mov	r0, r1
 80005cc:	4611      	mov	r1, r2
 80005ce:	f04f 0200 	mov.w	r2, #0
 80005d2:	f04f 0300 	mov.w	r3, #0
 80005d6:	4606      	mov	r6, r0
 80005d8:	0033      	movs	r3, r6
 80005da:	2200      	movs	r2, #0
 80005dc:	6839      	ldr	r1, [r7, #0]
 80005de:	ea41 0402 	orr.w	r4, r1, r2
 80005e2:	6879      	ldr	r1, [r7, #4]
 80005e4:	4319      	orrs	r1, r3
 80005e6:	460d      	mov	r5, r1
 80005e8:	4b6b      	ldr	r3, [pc, #428]	; (8000798 <rwFlash+0x274>)
 80005ea:	881b      	ldrh	r3, [r3, #0]
 80005ec:	b298      	uxth	r0, r3
 80005ee:	f04f 0100 	mov.w	r1, #0
 80005f2:	f04f 0200 	mov.w	r2, #0
 80005f6:	f04f 0300 	mov.w	r3, #0
 80005fa:	0403      	lsls	r3, r0, #16
 80005fc:	2200      	movs	r2, #0
 80005fe:	ea44 0a02 	orr.w	sl, r4, r2
 8000602:	ea45 0b03 	orr.w	fp, r5, r3
 8000606:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 800060a:	4b66      	ldr	r3, [pc, #408]	; (80007a4 <rwFlash+0x280>)
 800060c:	2201      	movs	r2, #1
 800060e:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000610:	e009      	b.n	8000626 <rwFlash+0x102>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr, dataForSave); // Write  magic key into Flash
 8000612:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000616:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000618:	2000      	movs	r0, #0
 800061a:	f004 fbcb 	bl	8004db4 <HAL_FLASH_Program>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	4b60      	ldr	r3, [pc, #384]	; (80007a4 <rwFlash+0x280>)
 8000624:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000626:	4b5f      	ldr	r3, [pc, #380]	; (80007a4 <rwFlash+0x280>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d1f1      	bne.n	8000612 <rwFlash+0xee>
			}
			//uint32_t tmpInt = *((uint32_t *) &cfgKoefRh);
			//dataForSave = (uint64_t) (cfgLevel2 | (cfgLevel3 << 16) | (uint64_t) tmpInt << 32);
			dataForSave = (uint64_t) (cfgLevel2 | (cfgLevel3 << 16) | (uint64_t) cfgKoef.uint << 32);
 800062e:	4b5b      	ldr	r3, [pc, #364]	; (800079c <rwFlash+0x278>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	461a      	mov	r2, r3
 8000634:	4b5a      	ldr	r3, [pc, #360]	; (80007a0 <rwFlash+0x27c>)
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	041b      	lsls	r3, r3, #16
 800063a:	4313      	orrs	r3, r2
 800063c:	4618      	mov	r0, r3
 800063e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000642:	4b59      	ldr	r3, [pc, #356]	; (80007a8 <rwFlash+0x284>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	461c      	mov	r4, r3
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0200 	mov.w	r2, #0
 8000650:	f04f 0300 	mov.w	r3, #0
 8000654:	0023      	movs	r3, r4
 8000656:	2200      	movs	r2, #0
 8000658:	ea40 0802 	orr.w	r8, r0, r2
 800065c:	ea41 0903 	orr.w	r9, r1, r3
 8000660:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 8000664:	4b4f      	ldr	r3, [pc, #316]	; (80007a4 <rwFlash+0x280>)
 8000666:	2201      	movs	r2, #1
 8000668:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 800066a:	e00b      	b.n	8000684 <rwFlash+0x160>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr + 8, dataForSave); // Write Level2, Level3
 800066c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800066e:	f103 0108 	add.w	r1, r3, #8
 8000672:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000676:	2000      	movs	r0, #0
 8000678:	f004 fb9c 	bl	8004db4 <HAL_FLASH_Program>
 800067c:	4603      	mov	r3, r0
 800067e:	461a      	mov	r2, r3
 8000680:	4b48      	ldr	r3, [pc, #288]	; (80007a4 <rwFlash+0x280>)
 8000682:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000684:	4b47      	ldr	r3, [pc, #284]	; (80007a4 <rwFlash+0x280>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d1ef      	bne.n	800066c <rwFlash+0x148>
			}
		}
		// Lock flash
		flash_ok = HAL_ERROR;
 800068c:	4b45      	ldr	r3, [pc, #276]	; (80007a4 <rwFlash+0x280>)
 800068e:	2201      	movs	r2, #1
 8000690:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 8000692:	e005      	b.n	80006a0 <rwFlash+0x17c>
			flash_ok = HAL_FLASH_Lock();
 8000694:	f004 fc1c 	bl	8004ed0 <HAL_FLASH_Lock>
 8000698:	4603      	mov	r3, r0
 800069a:	461a      	mov	r2, r3
 800069c:	4b41      	ldr	r3, [pc, #260]	; (80007a4 <rwFlash+0x280>)
 800069e:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 80006a0:	4b40      	ldr	r3, [pc, #256]	; (80007a4 <rwFlash+0x280>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1f5      	bne.n	8000694 <rwFlash+0x170>
		}
		bebe();
 80006a8:	f7ff ff0c 	bl	80004c4 <bebe>
	if ((magicKey != 0x1234) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 80006ac:	bf00      	nop
			Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
			Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
			Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
		}
	}
}
 80006ae:	e06a      	b.n	8000786 <rwFlash+0x262>
		cfgData = *(__IO uint16_t*) (pageAdr + 4);
 80006b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006b2:	3304      	adds	r3, #4
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4b36      	ldr	r3, [pc, #216]	; (8000794 <rwFlash+0x270>)
 80006ba:	801a      	strh	r2, [r3, #0]
		resolution = (uint8_t) (cfgData >> 8 & 0x3);
 80006bc:	4b35      	ldr	r3, [pc, #212]	; (8000794 <rwFlash+0x270>)
 80006be:	881b      	ldrh	r3, [r3, #0]
 80006c0:	0a1b      	lsrs	r3, r3, #8
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	f003 0303 	and.w	r3, r3, #3
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	4b37      	ldr	r3, [pc, #220]	; (80007ac <rwFlash+0x288>)
 80006ce:	701a      	strb	r2, [r3, #0]
		cfgLevel1 = *(__IO uint16_t*) (pageAdr + 6);
 80006d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006d2:	3306      	adds	r3, #6
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	4b2f      	ldr	r3, [pc, #188]	; (8000798 <rwFlash+0x274>)
 80006da:	801a      	strh	r2, [r3, #0]
		cfgLevel2 = *(__IO uint16_t*) (pageAdr + 8);
 80006dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006de:	3308      	adds	r3, #8
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	b29a      	uxth	r2, r3
 80006e4:	4b2d      	ldr	r3, [pc, #180]	; (800079c <rwFlash+0x278>)
 80006e6:	801a      	strh	r2, [r3, #0]
		cfgLevel3 = *(__IO uint16_t*) (pageAdr + 10);
 80006e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ea:	330a      	adds	r3, #10
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	4b2b      	ldr	r3, [pc, #172]	; (80007a0 <rwFlash+0x27c>)
 80006f2:	801a      	strh	r2, [r3, #0]
		uint32_t koefAddr = pageAdr + 12;
 80006f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006f6:	330c      	adds	r3, #12
 80006f8:	637b      	str	r3, [r7, #52]	; 0x34
		cfgKoef.uint = *(__IO uint32_t*) (koefAddr);
 80006fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a2a      	ldr	r2, [pc, #168]	; (80007a8 <rwFlash+0x284>)
 8000700:	6013      	str	r3, [r2, #0]
		if (cfgKoef.flt > 0) {
 8000702:	4b29      	ldr	r3, [pc, #164]	; (80007a8 <rwFlash+0x284>)
 8000704:	edd3 7a00 	vldr	s15, [r3]
 8000708:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800070c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000710:	dc00      	bgt.n	8000714 <rwFlash+0x1f0>
}
 8000712:	e038      	b.n	8000786 <rwFlash+0x262>
			float tmpVal = cfgKoef.flt * 1000;
 8000714:	4b24      	ldr	r3, [pc, #144]	; (80007a8 <rwFlash+0x284>)
 8000716:	edd3 7a00 	vldr	s15, [r3]
 800071a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80007b0 <rwFlash+0x28c>
 800071e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000722:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
 8000726:	4b1c      	ldr	r3, [pc, #112]	; (8000798 <rwFlash+0x274>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	ee07 3a90 	vmov	s15, r3
 800072e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000732:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800073a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800073e:	ee17 2a90 	vmov	r2, s15
 8000742:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <rwFlash+0x290>)
 8000744:	601a      	str	r2, [r3, #0]
			Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <rwFlash+0x278>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	ee07 3a90 	vmov	s15, r3
 800074e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000752:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800075a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800075e:	ee17 2a90 	vmov	r2, s15
 8000762:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <rwFlash+0x294>)
 8000764:	601a      	str	r2, [r3, #0]
			Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <rwFlash+0x27c>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	ee07 3a90 	vmov	s15, r3
 800076e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000772:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800077a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800077e:	ee17 2a90 	vmov	r2, s15
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <rwFlash+0x298>)
 8000784:	601a      	str	r2, [r3, #0]
}
 8000786:	bf00      	nop
 8000788:	3744      	adds	r7, #68	; 0x44
 800078a:	46bd      	mov	sp, r7
 800078c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000790:	0800f800 	.word	0x0800f800
 8000794:	20004df6 	.word	0x20004df6
 8000798:	20004dfc 	.word	0x20004dfc
 800079c:	20004dfa 	.word	0x20004dfa
 80007a0:	20004222 	.word	0x20004222
 80007a4:	20004e60 	.word	0x20004e60
 80007a8:	2000415c 	.word	0x2000415c
 80007ac:	20004154 	.word	0x20004154
 80007b0:	447a0000 	.word	0x447a0000
 80007b4:	20000064 	.word	0x20000064
 80007b8:	20000068 	.word	0x20000068
 80007bc:	2000006c 	.word	0x2000006c

080007c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b096      	sub	sp, #88	; 0x58
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c6:	f001 feae 	bl	8002526 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ca:	f000 fd43 	bl	8001254 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ce:	f001 f86d 	bl	80018ac <MX_GPIO_Init>
  MX_DMA_Init();
 80007d2:	f001 f845 	bl	8001860 <MX_DMA_Init>
  MX_ADC1_Init();
 80007d6:	f000 fd9f 	bl	8001318 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80007da:	f001 f80d 	bl	80017f8 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80007de:	f000 ff81 	bl	80016e4 <MX_TIM15_Init>
  MX_ADC2_Init();
 80007e2:	f000 fe2b 	bl	800143c <MX_ADC2_Init>
  MX_TIM2_Init();
 80007e6:	f000 fec9 	bl	800157c <MX_TIM2_Init>
  MX_TIM16_Init();
 80007ea:	f000 ffd5 	bl	8001798 <MX_TIM16_Init>
  MX_TIM6_Init();
 80007ee:	f000 ff43 	bl	8001678 <MX_TIM6_Init>
  MX_LPTIM2_Init();
 80007f2:	f000 fe93 	bl	800151c <MX_LPTIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_LPTIM_Counter_Stop_IT(&hlptim2);
 80007f6:	488a      	ldr	r0, [pc, #552]	; (8000a20 <main+0x260>)
 80007f8:	f005 f91c 	bl	8005a34 <HAL_LPTIM_Counter_Stop_IT>
  //HAL_PWREx_EnableLowPowerRunMode();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int j = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	657b      	str	r3, [r7, #84]	; 0x54
  uint8_t btCommand[sizeCommand];
  uint8_t prefix[3] = {'<', 'B', '>'};
 8000800:	4a88      	ldr	r2, [pc, #544]	; (8000a24 <main+0x264>)
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	6812      	ldr	r2, [r2, #0]
 8000808:	4611      	mov	r1, r2
 800080a:	8019      	strh	r1, [r3, #0]
 800080c:	3302      	adds	r3, #2
 800080e:	0c12      	lsrs	r2, r2, #16
 8000810:	701a      	strb	r2, [r3, #0]
  uint8_t lowSpectr, highSpectr;
  #ifdef DISPLAY_ENABLE
  ssd1306_Init();
  #endif
  //uint16_t tmpData;
  uint32_t initDelay, oldTime = HAL_GetTick();
 8000812:	f001 fef1 	bl	80025f8 <HAL_GetTick>
 8000816:	6338      	str	r0, [r7, #48]	; 0x30
  initDelay = oldTime;
 8000818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  oldTimeAll = oldTime;
 800081c:	4a82      	ldr	r2, [pc, #520]	; (8000a28 <main+0x268>)
 800081e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000820:	6013      	str	r3, [r2, #0]
  sleepFlag = oldTime;
 8000822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000824:	2b00      	cmp	r3, #0
 8000826:	bf14      	ite	ne
 8000828:	2301      	movne	r3, #1
 800082a:	2300      	moveq	r3, #0
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4b7f      	ldr	r3, [pc, #508]	; (8000a2c <main+0x26c>)
 8000830:	701a      	strb	r2, [r3, #0]
  batteryInterval = 0;
 8000832:	4b7f      	ldr	r3, [pc, #508]	; (8000a30 <main+0x270>)
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
  counterCC = 0;
 8000838:	4b7e      	ldr	r3, [pc, #504]	; (8000a34 <main+0x274>)
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]

  rwFlash(0); // Read config from flash.
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff fe70 	bl	8000524 <rwFlash>

  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 8000844:	2201      	movs	r2, #1
 8000846:	2108      	movs	r1, #8
 8000848:	487b      	ldr	r0, [pc, #492]	; (8000a38 <main+0x278>)
 800084a:	f004 ff85 	bl	8005758 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_SET); // Com pin disable
 800084e:	2201      	movs	r2, #1
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000856:	f004 ff7f 	bl	8005758 <HAL_GPIO_WritePin>
  __HAL_TIM_CLEAR_FLAG(&htim15, TIM_SR_UIF); // Clear flags
 800085a:	4b78      	ldr	r3, [pc, #480]	; (8000a3c <main+0x27c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f06f 0201 	mvn.w	r2, #1
 8000862:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim15); // Start timer for turn off LED
 8000864:	4875      	ldr	r0, [pc, #468]	; (8000a3c <main+0x27c>)
 8000866:	f006 fc61 	bl	800712c <HAL_TIM_Base_Start_IT>
  //
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);  // Sound on
 800086a:	2108      	movs	r1, #8
 800086c:	4874      	ldr	r0, [pc, #464]	; (8000a40 <main+0x280>)
 800086e:	f006 fd41 	bl	80072f4 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);  // Sound on
 8000872:	210c      	movs	r1, #12
 8000874:	4872      	ldr	r0, [pc, #456]	; (8000a40 <main+0x280>)
 8000876:	f006 fd3d 	bl	80072f4 <HAL_TIM_OC_Start>
  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
 800087a:	2201      	movs	r2, #1
 800087c:	2102      	movs	r1, #2
 800087e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000882:	f004 ff69 	bl	8005758 <HAL_GPIO_WritePin>
  __HAL_TIM_CLEAR_FLAG(&htim16, TIM_SR_UIF); // Clear flags
 8000886:	4b6f      	ldr	r3, [pc, #444]	; (8000a44 <main+0x284>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f06f 0201 	mvn.w	r2, #1
 800088e:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 8000890:	486c      	ldr	r0, [pc, #432]	; (8000a44 <main+0x284>)
 8000892:	f006 fc4b 	bl	800712c <HAL_TIM_Base_Start_IT>

  alarmLevel = 0;
 8000896:	4b6c      	ldr	r3, [pc, #432]	; (8000a48 <main+0x288>)
 8000898:	2200      	movs	r2, #0
 800089a:	801a      	strh	r2, [r3, #0]
  alarmCount = 0;
 800089c:	4b6b      	ldr	r3, [pc, #428]	; (8000a4c <main+0x28c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6); // Alarm timer.
 80008a2:	486b      	ldr	r0, [pc, #428]	; (8000a50 <main+0x290>)
 80008a4:	f006 fc42 	bl	800712c <HAL_TIM_Base_Start_IT>
	  counterCC = 0;
	  oldTime = HAL_GetTick();
	  ssd1306_SetCursor(0, 0);
	  ssd1306_WriteString(counterPP, Font_6x8, 0x01);
	#endif
	  uint32_t max = 1;
 80008a8:	2301      	movs	r3, #1
 80008aa:	653b      	str	r3, [r7, #80]	; 0x50
	  for ( int i = reservDataSize; i < 2050; i++) {
 80008ac:	2306      	movs	r3, #6
 80008ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80008b0:	e00f      	b.n	80008d2 <main+0x112>
		  if (spectrData[i][0] > max)
 80008b2:	4a68      	ldr	r2, [pc, #416]	; (8000a54 <main+0x294>)
 80008b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008b6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80008ba:	461a      	mov	r2, r3
 80008bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008be:	4293      	cmp	r3, r2
 80008c0:	d204      	bcs.n	80008cc <main+0x10c>
			  max = spectrData[i][0];
 80008c2:	4a64      	ldr	r2, [pc, #400]	; (8000a54 <main+0x294>)
 80008c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008c6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80008ca:	653b      	str	r3, [r7, #80]	; 0x50
	  for ( int i = reservDataSize; i < 2050; i++) {
 80008cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008ce:	3301      	adds	r3, #1
 80008d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80008d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008d4:	f640 0201 	movw	r2, #2049	; 0x801
 80008d8:	4293      	cmp	r3, r2
 80008da:	ddea      	ble.n	80008b2 <main+0xf2>
	  */
	#ifdef DISPLAY_ENABLE
	  ssd1306_UpdateScreen();
	#endif
	  // Delay after on.
	  if (initFlag && (HAL_GetTick() - initDelay > INIT_TIME)) {
 80008dc:	4b5e      	ldr	r3, [pc, #376]	; (8000a58 <main+0x298>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d017      	beq.n	8000914 <main+0x154>
 80008e4:	f001 fe88 	bl	80025f8 <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80008f2:	d90f      	bls.n	8000914 <main+0x154>
		  initFlag = 0;
 80008f4:	4b58      	ldr	r3, [pc, #352]	; (8000a58 <main+0x298>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
		  HAL_ADC_Start_IT(&hadc2);  // Init ADC for sipm channel.
 80008fa:	4858      	ldr	r0, [pc, #352]	; (8000a5c <main+0x29c>)
 80008fc:	f002 fa54 	bl	8002da8 <HAL_ADC_Start_IT>
		  oldTimeAll = HAL_GetTick();
 8000900:	f001 fe7a 	bl	80025f8 <HAL_GetTick>
 8000904:	4603      	mov	r3, r0
 8000906:	4a48      	ldr	r2, [pc, #288]	; (8000a28 <main+0x268>)
 8000908:	6013      	str	r3, [r2, #0]
		  HAL_LPTIM_Counter_Start_IT(&hlptim2, 32000);
 800090a:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 800090e:	4844      	ldr	r0, [pc, #272]	; (8000a20 <main+0x260>)
 8000910:	f005 f802 	bl	8005918 <HAL_LPTIM_Counter_Start_IT>
	  }
	#ifdef DISPLAY_ENABLE
	  ssd1306_SetCursor(0, 24);
	#endif
	  /* Status JDY-19, BT connected ? */
	  if ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == 1 ) { // BT State active ?
 8000914:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800091c:	f004 ff04 	bl	8005728 <HAL_GPIO_ReadPin>
 8000920:	4603      	mov	r3, r0
 8000922:	2b01      	cmp	r3, #1
 8000924:	f040 83d4 	bne.w	80010d0 <main+0x910>
	#ifdef DISPLAY_ENABLE
		  ssd1306_WriteString("BT: connect   ", Font_6x8, 0x01);
	#endif
		  /* Init uart after sleep */
		  if (initUART) {
 8000928:	4b4d      	ldr	r3, [pc, #308]	; (8000a60 <main+0x2a0>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d00c      	beq.n	800094a <main+0x18a>
			  HAL_UART_Init(&huart1);
 8000930:	484c      	ldr	r0, [pc, #304]	; (8000a64 <main+0x2a4>)
 8000932:	f007 fd53 	bl	80083dc <HAL_UART_Init>
			  HAL_UART_Receive_DMA(&huart1, btCommand, sizeCommand);
 8000936:	f107 030c 	add.w	r3, r7, #12
 800093a:	2214      	movs	r2, #20
 800093c:	4619      	mov	r1, r3
 800093e:	4849      	ldr	r0, [pc, #292]	; (8000a64 <main+0x2a4>)
 8000940:	f007 fe68 	bl	8008614 <HAL_UART_Receive_DMA>
			  initUART = 0;
 8000944:	4b46      	ldr	r3, [pc, #280]	; (8000a60 <main+0x2a0>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
		  }

		  /* Receive data from android */
		  if (hdma_usart1_rx.State == HAL_DMA_STATE_READY) {
 800094a:	4b47      	ldr	r3, [pc, #284]	; (8000a68 <main+0x2a8>)
 800094c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000950:	b2db      	uxtb	r3, r3
 8000952:	2b01      	cmp	r3, #1
 8000954:	f040 812e 	bne.w	8000bb4 <main+0x3f4>
			  HAL_UART_Receive_DMA(&huart1, btCommand, sizeCommand);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	2214      	movs	r2, #20
 800095e:	4619      	mov	r1, r3
 8000960:	4840      	ldr	r0, [pc, #256]	; (8000a64 <main+0x2a4>)
 8000962:	f007 fe57 	bl	8008614 <HAL_UART_Receive_DMA>
			  if (btCommand[0] == '<' && btCommand[2] == '>') {
 8000966:	7b3b      	ldrb	r3, [r7, #12]
 8000968:	2b3c      	cmp	r3, #60	; 0x3c
 800096a:	f040 8123 	bne.w	8000bb4 <main+0x3f4>
 800096e:	7bbb      	ldrb	r3, [r7, #14]
 8000970:	2b3e      	cmp	r3, #62	; 0x3e
 8000972:	f040 811f 	bne.w	8000bb4 <main+0x3f4>
				  uint16_t CS = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				  for (int i = 0; i < 18; i++) {
 800097c:	2300      	movs	r3, #0
 800097e:	647b      	str	r3, [r7, #68]	; 0x44
 8000980:	e00d      	b.n	800099e <main+0x1de>
					  CS = CS + btCommand[i];
 8000982:	f107 020c 	add.w	r2, r7, #12
 8000986:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000988:	4413      	add	r3, r2
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b29a      	uxth	r2, r3
 800098e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000992:	4413      	add	r3, r2
 8000994:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				  for (int i = 0; i < 18; i++) {
 8000998:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800099a:	3301      	adds	r3, #1
 800099c:	647b      	str	r3, [r7, #68]	; 0x44
 800099e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80009a0:	2b11      	cmp	r3, #17
 80009a2:	ddee      	ble.n	8000982 <main+0x1c2>
				  }
				  if (((CS & 0xFF) == btCommand[18]) && (((CS >> 8) & 0xFF) == btCommand[19])) {
 80009a4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	7fba      	ldrb	r2, [r7, #30]
 80009ac:	4293      	cmp	r3, r2
 80009ae:	f040 8101 	bne.w	8000bb4 <main+0x3f4>
 80009b2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80009b6:	0a1b      	lsrs	r3, r3, #8
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	7ffa      	ldrb	r2, [r7, #31]
 80009be:	4293      	cmp	r3, r2
 80009c0:	f040 80f8 	bne.w	8000bb4 <main+0x3f4>
					  //HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
					  //HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
					  if (btCommand[1] == '1')  { // Clear statistics
 80009c4:	7b7b      	ldrb	r3, [r7, #13]
 80009c6:	2b31      	cmp	r3, #49	; 0x31
 80009c8:	d158      	bne.n	8000a7c <main+0x2bc>
						  for (int i = 0; i < 2050; i++) {
 80009ca:	2300      	movs	r3, #0
 80009cc:	643b      	str	r3, [r7, #64]	; 0x40
 80009ce:	e019      	b.n	8000a04 <main+0x244>
							  spectrData[i][specterHistory] = 0;
 80009d0:	4b26      	ldr	r3, [pc, #152]	; (8000a6c <main+0x2ac>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	4619      	mov	r1, r3
 80009d6:	4a1f      	ldr	r2, [pc, #124]	; (8000a54 <main+0x294>)
 80009d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	440b      	add	r3, r1
 80009de:	2100      	movs	r1, #0
 80009e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							  batteryInterval = 0;
 80009e4:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <main+0x270>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
							  if (specterHistory == 1) {
 80009ea:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <main+0x2ac>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d105      	bne.n	80009fe <main+0x23e>
								  counterCCAlarm = 0;
 80009f2:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <main+0x2b0>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
								  alarmTime = 0;
 80009f8:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <main+0x2b4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
						  for (int i = 0; i < 2050; i++) {
 80009fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000a00:	3301      	adds	r3, #1
 8000a02:	643b      	str	r3, [r7, #64]	; 0x40
 8000a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000a06:	f640 0201 	movw	r2, #2049	; 0x801
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	dde0      	ble.n	80009d0 <main+0x210>
							  }
						  }
						  oldTimeAll = HAL_GetTick();
 8000a0e:	f001 fdf3 	bl	80025f8 <HAL_GetTick>
 8000a12:	4603      	mov	r3, r0
 8000a14:	4a04      	ldr	r2, [pc, #16]	; (8000a28 <main+0x268>)
 8000a16:	6013      	str	r3, [r2, #0]
						  counterALL = 0;
 8000a18:	4b17      	ldr	r3, [pc, #92]	; (8000a78 <main+0x2b8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	e0c9      	b.n	8000bb4 <main+0x3f4>
 8000a20:	200042e8 	.word	0x200042e8
 8000a24:	0800915c 	.word	0x0800915c
 8000a28:	20004d9c 	.word	0x20004d9c
 8000a2c:	20000003 	.word	0x20000003
 8000a30:	20004da4 	.word	0x20004da4
 8000a34:	20000054 	.word	0x20000054
 8000a38:	48000400 	.word	0x48000400
 8000a3c:	200041d4 	.word	0x200041d4
 8000a40:	20004da8 	.word	0x20004da8
 8000a44:	20004e00 	.word	0x20004e00
 8000a48:	20004220 	.word	0x20004220
 8000a4c:	20004df4 	.word	0x20004df4
 8000a50:	20004d50 	.word	0x20004d50
 8000a54:	20000074 	.word	0x20000074
 8000a58:	20000002 	.word	0x20000002
 8000a5c:	20004170 	.word	0x20004170
 8000a60:	20000004 	.word	0x20000004
 8000a64:	20004324 	.word	0x20004324
 8000a68:	200042a0 	.word	0x200042a0
 8000a6c:	20004155 	.word	0x20004155
 8000a70:	20000050 	.word	0x20000050
 8000a74:	2000005c 	.word	0x2000005c
 8000a78:	20000058 	.word	0x20000058
					  } else if (btCommand[1] == '2') { // Write config data
 8000a7c:	7b7b      	ldrb	r3, [r7, #13]
 8000a7e:	2b32      	cmp	r3, #50	; 0x32
 8000a80:	f040 8084 	bne.w	8000b8c <main+0x3cc>
						  cfgData = ((btCommand[4] << 8) & 0xFF00) | btCommand[3];
 8000a84:	7c3b      	ldrb	r3, [r7, #16]
 8000a86:	021b      	lsls	r3, r3, #8
 8000a88:	b21a      	sxth	r2, r3
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
 8000a8c:	b21b      	sxth	r3, r3
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	b21b      	sxth	r3, r3
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	4baa      	ldr	r3, [pc, #680]	; (8000d40 <main+0x580>)
 8000a96:	801a      	strh	r2, [r3, #0]
						  resolution = (uint8_t) (cfgData >> 8 & 0x3);
 8000a98:	4ba9      	ldr	r3, [pc, #676]	; (8000d40 <main+0x580>)
 8000a9a:	881b      	ldrh	r3, [r3, #0]
 8000a9c:	0a1b      	lsrs	r3, r3, #8
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	f003 0303 	and.w	r3, r3, #3
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	4ba6      	ldr	r3, [pc, #664]	; (8000d44 <main+0x584>)
 8000aaa:	701a      	strb	r2, [r3, #0]
						  cfgLevel1 = ((btCommand[6] << 8) & 0xFF00) | btCommand[5];
 8000aac:	7cbb      	ldrb	r3, [r7, #18]
 8000aae:	021b      	lsls	r3, r3, #8
 8000ab0:	b21a      	sxth	r2, r3
 8000ab2:	7c7b      	ldrb	r3, [r7, #17]
 8000ab4:	b21b      	sxth	r3, r3
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	b21b      	sxth	r3, r3
 8000aba:	b29a      	uxth	r2, r3
 8000abc:	4ba2      	ldr	r3, [pc, #648]	; (8000d48 <main+0x588>)
 8000abe:	801a      	strh	r2, [r3, #0]
						  cfgLevel2 = ((btCommand[8] << 8) & 0xFF00) | btCommand[7];
 8000ac0:	7d3b      	ldrb	r3, [r7, #20]
 8000ac2:	021b      	lsls	r3, r3, #8
 8000ac4:	b21a      	sxth	r2, r3
 8000ac6:	7cfb      	ldrb	r3, [r7, #19]
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b21b      	sxth	r3, r3
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	4b9e      	ldr	r3, [pc, #632]	; (8000d4c <main+0x58c>)
 8000ad2:	801a      	strh	r2, [r3, #0]
						  cfgLevel3 = ((btCommand[10] << 8) & 0xFF00) | btCommand[9];
 8000ad4:	7dbb      	ldrb	r3, [r7, #22]
 8000ad6:	021b      	lsls	r3, r3, #8
 8000ad8:	b21a      	sxth	r2, r3
 8000ada:	7d7b      	ldrb	r3, [r7, #21]
 8000adc:	b21b      	sxth	r3, r3
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	b21b      	sxth	r3, r3
 8000ae2:	b29a      	uxth	r2, r3
 8000ae4:	4b9a      	ldr	r3, [pc, #616]	; (8000d50 <main+0x590>)
 8000ae6:	801a      	strh	r2, [r3, #0]
						  //cfgKoefRh = *(float *) &btCommand[11];
						  cfgKoef.uint = (uint32_t) (btCommand[11] | (uint32_t) btCommand[12] << 8 | (uint32_t) btCommand[13] << 16 | (uint32_t) btCommand[14] << 24);
 8000ae8:	7dfb      	ldrb	r3, [r7, #23]
 8000aea:	461a      	mov	r2, r3
 8000aec:	7e3b      	ldrb	r3, [r7, #24]
 8000aee:	021b      	lsls	r3, r3, #8
 8000af0:	431a      	orrs	r2, r3
 8000af2:	7e7b      	ldrb	r3, [r7, #25]
 8000af4:	041b      	lsls	r3, r3, #16
 8000af6:	431a      	orrs	r2, r3
 8000af8:	7ebb      	ldrb	r3, [r7, #26]
 8000afa:	061b      	lsls	r3, r3, #24
 8000afc:	4313      	orrs	r3, r2
 8000afe:	4a95      	ldr	r2, [pc, #596]	; (8000d54 <main+0x594>)
 8000b00:	6013      	str	r3, [r2, #0]
						  if (cfgKoef.flt > 0) {
 8000b02:	4b94      	ldr	r3, [pc, #592]	; (8000d54 <main+0x594>)
 8000b04:	edd3 7a00 	vldr	s15, [r3]
 8000b08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b10:	dd38      	ble.n	8000b84 <main+0x3c4>
							  //float tmpVal = cfgKoefRh * 1000;
							  float tmpVal = cfgKoef.flt * 1000;
 8000b12:	4b90      	ldr	r3, [pc, #576]	; (8000d54 <main+0x594>)
 8000b14:	edd3 7a00 	vldr	s15, [r3]
 8000b18:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8000d58 <main+0x598>
 8000b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b20:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
							  Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
 8000b24:	4b88      	ldr	r3, [pc, #544]	; (8000d48 <main+0x588>)
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	ee07 3a90 	vmov	s15, r3
 8000b2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b30:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b3c:	ee17 2a90 	vmov	r2, s15
 8000b40:	4b86      	ldr	r3, [pc, #536]	; (8000d5c <main+0x59c>)
 8000b42:	601a      	str	r2, [r3, #0]
							  Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
 8000b44:	4b81      	ldr	r3, [pc, #516]	; (8000d4c <main+0x58c>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	ee07 3a90 	vmov	s15, r3
 8000b4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b50:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b5c:	ee17 2a90 	vmov	r2, s15
 8000b60:	4b7f      	ldr	r3, [pc, #508]	; (8000d60 <main+0x5a0>)
 8000b62:	601a      	str	r2, [r3, #0]
							  Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
 8000b64:	4b7a      	ldr	r3, [pc, #488]	; (8000d50 <main+0x590>)
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	ee07 3a90 	vmov	s15, r3
 8000b6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b70:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b7c:	ee17 2a90 	vmov	r2, s15
 8000b80:	4b78      	ldr	r3, [pc, #480]	; (8000d64 <main+0x5a4>)
 8000b82:	601a      	str	r2, [r3, #0]
						  }
						  rwFlash(1); // Write to flash
 8000b84:	2001      	movs	r0, #1
 8000b86:	f7ff fccd 	bl	8000524 <rwFlash>
 8000b8a:	e013      	b.n	8000bb4 <main+0x3f4>
					  } else if (btCommand[1] == '3') {  // Request log data.
 8000b8c:	7b7b      	ldrb	r3, [r7, #13]
 8000b8e:	2b33      	cmp	r3, #51	; 0x33
 8000b90:	d103      	bne.n	8000b9a <main+0x3da>
						  logDataFlag = 1;
 8000b92:	4b75      	ldr	r3, [pc, #468]	; (8000d68 <main+0x5a8>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
 8000b98:	e00c      	b.n	8000bb4 <main+0x3f4>
					  } else if (btCommand[1] == '4') {  // Toggle to alarm specter array
 8000b9a:	7b7b      	ldrb	r3, [r7, #13]
 8000b9c:	2b34      	cmp	r3, #52	; 0x34
 8000b9e:	d103      	bne.n	8000ba8 <main+0x3e8>
						  specterHistory = 1;
 8000ba0:	4b72      	ldr	r3, [pc, #456]	; (8000d6c <main+0x5ac>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	701a      	strb	r2, [r3, #0]
 8000ba6:	e005      	b.n	8000bb4 <main+0x3f4>
					  } else if (btCommand[1] == '5') {  // Toggle to normal specter array
 8000ba8:	7b7b      	ldrb	r3, [r7, #13]
 8000baa:	2b35      	cmp	r3, #53	; 0x35
 8000bac:	d102      	bne.n	8000bb4 <main+0x3f4>
						  specterHistory = 0;
 8000bae:	4b6f      	ldr	r3, [pc, #444]	; (8000d6c <main+0x5ac>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
		  }

		  /*
		   *  Transmit data over BT.
		   */
		  if (logDataFlag == 0) {  // Spectert data
 8000bb4:	4b6c      	ldr	r3, [pc, #432]	; (8000d68 <main+0x5a8>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	f083 0301 	eor.w	r3, r3, #1
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f000 80e6 	beq.w	8000d90 <main+0x5d0>
			  if (specterHistory == 0) {
 8000bc4:	4b69      	ldr	r3, [pc, #420]	; (8000d6c <main+0x5ac>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d138      	bne.n	8000c3e <main+0x47e>
				  prefix[1] = 'B';		// Normal specter
 8000bcc:	2342      	movs	r3, #66	; 0x42
 8000bce:	727b      	strb	r3, [r7, #9]
				  spectrData[0][specterHistory] = (uint16_t) ((HAL_GetTick() - oldTimeAll) / 1000); // Specter collection time.
 8000bd0:	f001 fd12 	bl	80025f8 <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	4b66      	ldr	r3, [pc, #408]	; (8000d70 <main+0x5b0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	4a65      	ldr	r2, [pc, #404]	; (8000d74 <main+0x5b4>)
 8000bde:	fba2 2303 	umull	r2, r3, r2, r3
 8000be2:	0999      	lsrs	r1, r3, #6
 8000be4:	4b61      	ldr	r3, [pc, #388]	; (8000d6c <main+0x5ac>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	b289      	uxth	r1, r1
 8000bec:	4b62      	ldr	r3, [pc, #392]	; (8000d78 <main+0x5b8>)
 8000bee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				  spectrData[1][specterHistory] = (uint16_t) (((HAL_GetTick() - oldTimeAll) / 1000) >> 16);
 8000bf2:	f001 fd01 	bl	80025f8 <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	4b5d      	ldr	r3, [pc, #372]	; (8000d70 <main+0x5b0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	4a5d      	ldr	r2, [pc, #372]	; (8000d74 <main+0x5b4>)
 8000c00:	fba2 2303 	umull	r2, r3, r2, r3
 8000c04:	099b      	lsrs	r3, r3, #6
 8000c06:	0c1a      	lsrs	r2, r3, #16
 8000c08:	4b58      	ldr	r3, [pc, #352]	; (8000d6c <main+0x5ac>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	b291      	uxth	r1, r2
 8000c0e:	4a5a      	ldr	r2, [pc, #360]	; (8000d78 <main+0x5b8>)
 8000c10:	3302      	adds	r3, #2
 8000c12:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[2][specterHistory] = (uint16_t) (counterALL & 0xFFFF);
 8000c16:	4b59      	ldr	r3, [pc, #356]	; (8000d7c <main+0x5bc>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	4b54      	ldr	r3, [pc, #336]	; (8000d6c <main+0x5ac>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	b291      	uxth	r1, r2
 8000c20:	4a55      	ldr	r2, [pc, #340]	; (8000d78 <main+0x5b8>)
 8000c22:	3304      	adds	r3, #4
 8000c24:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[3][specterHistory] = (uint16_t) (counterALL >> 16);
 8000c28:	4b54      	ldr	r3, [pc, #336]	; (8000d7c <main+0x5bc>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	0c1a      	lsrs	r2, r3, #16
 8000c2e:	4b4f      	ldr	r3, [pc, #316]	; (8000d6c <main+0x5ac>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b291      	uxth	r1, r2
 8000c34:	4a50      	ldr	r2, [pc, #320]	; (8000d78 <main+0x5b8>)
 8000c36:	3306      	adds	r3, #6
 8000c38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000c3c:	e027      	b.n	8000c8e <main+0x4ce>
			  } else {
				  prefix[1] = 'b';		// Alarm specter
 8000c3e:	2362      	movs	r3, #98	; 0x62
 8000c40:	727b      	strb	r3, [r7, #9]
				  spectrData[0][specterHistory] = (uint16_t) (alarmTime & 0xFFFF); // Specter collection time.
 8000c42:	4b4f      	ldr	r3, [pc, #316]	; (8000d80 <main+0x5c0>)
 8000c44:	6819      	ldr	r1, [r3, #0]
 8000c46:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <main+0x5ac>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	b289      	uxth	r1, r1
 8000c4e:	4b4a      	ldr	r3, [pc, #296]	; (8000d78 <main+0x5b8>)
 8000c50:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				  spectrData[1][specterHistory] = (uint16_t) (alarmTime >> 16);
 8000c54:	4b4a      	ldr	r3, [pc, #296]	; (8000d80 <main+0x5c0>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	0c1a      	lsrs	r2, r3, #16
 8000c5a:	4b44      	ldr	r3, [pc, #272]	; (8000d6c <main+0x5ac>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	b291      	uxth	r1, r2
 8000c60:	4a45      	ldr	r2, [pc, #276]	; (8000d78 <main+0x5b8>)
 8000c62:	3302      	adds	r3, #2
 8000c64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[2][specterHistory] = (uint16_t) (counterCCAlarm & 0xFFFF);
 8000c68:	4b46      	ldr	r3, [pc, #280]	; (8000d84 <main+0x5c4>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	4b3f      	ldr	r3, [pc, #252]	; (8000d6c <main+0x5ac>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b291      	uxth	r1, r2
 8000c72:	4a41      	ldr	r2, [pc, #260]	; (8000d78 <main+0x5b8>)
 8000c74:	3304      	adds	r3, #4
 8000c76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[3][specterHistory] = (uint16_t) (counterCCAlarm >> 16);
 8000c7a:	4b42      	ldr	r3, [pc, #264]	; (8000d84 <main+0x5c4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	0c1a      	lsrs	r2, r3, #16
 8000c80:	4b3a      	ldr	r3, [pc, #232]	; (8000d6c <main+0x5ac>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b291      	uxth	r1, r2
 8000c86:	4a3c      	ldr	r2, [pc, #240]	; (8000d78 <main+0x5b8>)
 8000c88:	3306      	adds	r3, #6
 8000c8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  }
			  HAL_UART_Transmit(&huart1, prefix, 3, 1000); // Start sequence.
 8000c8e:	f107 0108 	add.w	r1, r7, #8
 8000c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c96:	2203      	movs	r2, #3
 8000c98:	483b      	ldr	r0, [pc, #236]	; (8000d88 <main+0x5c8>)
 8000c9a:	f007 fc26 	bl	80084ea <HAL_UART_Transmit>
			  //spectrData[2] = 0;
			  //spectrData[3] = 1;
			  spectrCRC = 0;
 8000c9e:	4b3b      	ldr	r3, [pc, #236]	; (8000d8c <main+0x5cc>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	801a      	strh	r2, [r3, #0]
			  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000ca4:	2014      	movs	r0, #20
 8000ca6:	f001 fcb3 	bl	8002610 <HAL_Delay>
			  j = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	657b      	str	r3, [r7, #84]	; 0x54
			  for ( int i = 0; i < 1042; i++) {
 8000cae:	2300      	movs	r3, #0
 8000cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cb2:	e03e      	b.n	8000d32 <main+0x572>
				  lowSpectr = spectrData[i][specterHistory] & 0xFF;
 8000cb4:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <main+0x5ac>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4a2f      	ldr	r2, [pc, #188]	; (8000d78 <main+0x5b8>)
 8000cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	440b      	add	r3, r1
 8000cc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (spectrData[i][specterHistory] & 0xFF00) >> 8;
 8000cca:	4b28      	ldr	r3, [pc, #160]	; (8000d6c <main+0x5ac>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4a29      	ldr	r2, [pc, #164]	; (8000d78 <main+0x5b8>)
 8000cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	440b      	add	r3, r1
 8000cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	4b28      	ldr	r3, [pc, #160]	; (8000d8c <main+0x5cc>)
 8000cea:	881b      	ldrh	r3, [r3, #0]
 8000cec:	4413      	add	r3, r2
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	79bb      	ldrb	r3, [r7, #6]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	4413      	add	r3, r2
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	4b24      	ldr	r3, [pc, #144]	; (8000d8c <main+0x5cc>)
 8000cfa:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000cfc:	1db9      	adds	r1, r7, #6
 8000cfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d02:	2201      	movs	r2, #1
 8000d04:	4820      	ldr	r0, [pc, #128]	; (8000d88 <main+0x5c8>)
 8000d06:	f007 fbf0 	bl	80084ea <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000d0a:	1df9      	adds	r1, r7, #7
 8000d0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d10:	2201      	movs	r2, #1
 8000d12:	481d      	ldr	r0, [pc, #116]	; (8000d88 <main+0x5c8>)
 8000d14:	f007 fbe9 	bl	80084ea <HAL_UART_Transmit>
				  if ( j++ >= 9) {
 8000d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d1a:	1c5a      	adds	r2, r3, #1
 8000d1c:	657a      	str	r2, [r7, #84]	; 0x54
 8000d1e:	2b08      	cmp	r3, #8
 8000d20:	dd04      	ble.n	8000d2c <main+0x56c>
					  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000d22:	2014      	movs	r0, #20
 8000d24:	f001 fc74 	bl	8002610 <HAL_Delay>
					  j = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	657b      	str	r3, [r7, #84]	; 0x54
			  for ( int i = 0; i < 1042; i++) {
 8000d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d2e:	3301      	adds	r3, #1
 8000d30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d34:	f240 4211 	movw	r2, #1041	; 0x411
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	ddbb      	ble.n	8000cb4 <main+0x4f4>
 8000d3c:	e197      	b.n	800106e <main+0x8ae>
 8000d3e:	bf00      	nop
 8000d40:	20004df6 	.word	0x20004df6
 8000d44:	20004154 	.word	0x20004154
 8000d48:	20004dfc 	.word	0x20004dfc
 8000d4c:	20004dfa 	.word	0x20004dfa
 8000d50:	20004222 	.word	0x20004222
 8000d54:	2000415c 	.word	0x2000415c
 8000d58:	447a0000 	.word	0x447a0000
 8000d5c:	20000064 	.word	0x20000064
 8000d60:	20000068 	.word	0x20000068
 8000d64:	2000006c 	.word	0x2000006c
 8000d68:	20004158 	.word	0x20004158
 8000d6c:	20004155 	.word	0x20004155
 8000d70:	20004d9c 	.word	0x20004d9c
 8000d74:	10624dd3 	.word	0x10624dd3
 8000d78:	20000074 	.word	0x20000074
 8000d7c:	20000058 	.word	0x20000058
 8000d80:	2000005c 	.word	0x2000005c
 8000d84:	20000050 	.word	0x20000050
 8000d88:	20004324 	.word	0x20004324
 8000d8c:	20004df8 	.word	0x20004df8
				  }
			  }
		  } else {  // Log data
			  uint32_t logTime = HAL_GetTick() / 1000;
 8000d90:	f001 fc32 	bl	80025f8 <HAL_GetTick>
 8000d94:	4603      	mov	r3, r0
 8000d96:	4a3a      	ldr	r2, [pc, #232]	; (8000e80 <main+0x6c0>)
 8000d98:	fba2 2303 	umull	r2, r3, r2, r3
 8000d9c:	099b      	lsrs	r3, r3, #6
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
			  uint8_t emptyBuff[5] = {0};
 8000da0:	2300      	movs	r3, #0
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	2300      	movs	r3, #0
 8000da6:	713b      	strb	r3, [r7, #4]
			  logDataFlag = 0;	// Reset log data flag
 8000da8:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <main+0x6c4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
			  prefix[1] = 'L';
 8000dae:	234c      	movs	r3, #76	; 0x4c
 8000db0:	727b      	strb	r3, [r7, #9]
			  HAL_UART_Transmit(&huart1, prefix, 3, 1000); // Start sequence.
 8000db2:	f107 0108 	add.w	r1, r7, #8
 8000db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dba:	2203      	movs	r2, #3
 8000dbc:	4832      	ldr	r0, [pc, #200]	; (8000e88 <main+0x6c8>)
 8000dbe:	f007 fb94 	bl	80084ea <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &logRecords, 1, 1000); // Records count
 8000dc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4930      	ldr	r1, [pc, #192]	; (8000e8c <main+0x6cc>)
 8000dca:	482f      	ldr	r0, [pc, #188]	; (8000e88 <main+0x6c8>)
 8000dcc:	f007 fb8d 	bl	80084ea <HAL_UART_Transmit>
			  spectrCRC = logRecords;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <main+0x6cc>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b29a      	uxth	r2, r3
 8000dd6:	4b2e      	ldr	r3, [pc, #184]	; (8000e90 <main+0x6d0>)
 8000dd8:	801a      	strh	r2, [r3, #0]
			  /* Send current time */
			  lowSpectr = logTime & 0xFF;
 8000dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	71fb      	strb	r3, [r7, #7]
			  highSpectr = (logTime & 0xFF00) >> 8;
 8000de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de2:	0a1b      	lsrs	r3, r3, #8
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	71bb      	strb	r3, [r7, #6]
			  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b28      	ldr	r3, [pc, #160]	; (8000e90 <main+0x6d0>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	4413      	add	r3, r2
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	79bb      	ldrb	r3, [r7, #6]
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	4413      	add	r3, r2
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <main+0x6d0>)
 8000dfe:	801a      	strh	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000e00:	1db9      	adds	r1, r7, #6
 8000e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e06:	2201      	movs	r2, #1
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <main+0x6c8>)
 8000e0a:	f007 fb6e 	bl	80084ea <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000e0e:	1df9      	adds	r1, r7, #7
 8000e10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e14:	2201      	movs	r2, #1
 8000e16:	481c      	ldr	r0, [pc, #112]	; (8000e88 <main+0x6c8>)
 8000e18:	f007 fb67 	bl	80084ea <HAL_UART_Transmit>
			  lowSpectr = (logTime & 0xFF0000) >> 16;
 8000e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1e:	0c1b      	lsrs	r3, r3, #16
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	71fb      	strb	r3, [r7, #7]
			  highSpectr = (logTime & 0xFF000000) >> 24;
 8000e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e26:	0e1b      	lsrs	r3, r3, #24
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	71bb      	strb	r3, [r7, #6]
			  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	4b17      	ldr	r3, [pc, #92]	; (8000e90 <main+0x6d0>)
 8000e32:	881b      	ldrh	r3, [r3, #0]
 8000e34:	4413      	add	r3, r2
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	79bb      	ldrb	r3, [r7, #6]
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	4413      	add	r3, r2
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <main+0x6d0>)
 8000e42:	801a      	strh	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000e44:	1db9      	adds	r1, r7, #6
 8000e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	480e      	ldr	r0, [pc, #56]	; (8000e88 <main+0x6c8>)
 8000e4e:	f007 fb4c 	bl	80084ea <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000e52:	1df9      	adds	r1, r7, #7
 8000e54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e58:	2201      	movs	r2, #1
 8000e5a:	480b      	ldr	r0, [pc, #44]	; (8000e88 <main+0x6c8>)
 8000e5c:	f007 fb45 	bl	80084ea <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, emptyBuff, 5, 1000);
 8000e60:	4639      	mov	r1, r7
 8000e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e66:	2205      	movs	r2, #5
 8000e68:	4807      	ldr	r0, [pc, #28]	; (8000e88 <main+0x6c8>)
 8000e6a:	f007 fb3e 	bl	80084ea <HAL_UART_Transmit>
			  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000e6e:	2014      	movs	r0, #20
 8000e70:	f001 fbce 	bl	8002610 <HAL_Delay>
			  j = 0;
 8000e74:	2300      	movs	r3, #0
 8000e76:	657b      	str	r3, [r7, #84]	; 0x54
			  for (int i = 0; i < logRecords; i++) {
 8000e78:	2300      	movs	r3, #0
 8000e7a:	63bb      	str	r3, [r7, #56]	; 0x38
 8000e7c:	e0f0      	b.n	8001060 <main+0x8a0>
 8000e7e:	bf00      	nop
 8000e80:	10624dd3 	.word	0x10624dd3
 8000e84:	20004158 	.word	0x20004158
 8000e88:	20004324 	.word	0x20004324
 8000e8c:	20004157 	.word	0x20004157
 8000e90:	20004df8 	.word	0x20004df8
				  lowSpectr = logDat[i].timeData & 0xFF;
 8000e94:	4988      	ldr	r1, [pc, #544]	; (80010b8 <main+0x8f8>)
 8000e96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e98:	4613      	mov	r3, r2
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	4413      	add	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	440b      	add	r3, r1
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].timeData & 0xFF00) >> 8;
 8000ea8:	4983      	ldr	r1, [pc, #524]	; (80010b8 <main+0x8f8>)
 8000eaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000eac:	4613      	mov	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	440b      	add	r3, r1
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	0a1b      	lsrs	r3, r3, #8
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	4b7e      	ldr	r3, [pc, #504]	; (80010bc <main+0x8fc>)
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	79bb      	ldrb	r3, [r7, #6]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	4413      	add	r3, r2
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	4b7a      	ldr	r3, [pc, #488]	; (80010bc <main+0x8fc>)
 8000ed4:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000ed6:	1db9      	adds	r1, r7, #6
 8000ed8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000edc:	2201      	movs	r2, #1
 8000ede:	4878      	ldr	r0, [pc, #480]	; (80010c0 <main+0x900>)
 8000ee0:	f007 fb03 	bl	80084ea <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000ee4:	1df9      	adds	r1, r7, #7
 8000ee6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eea:	2201      	movs	r2, #1
 8000eec:	4874      	ldr	r0, [pc, #464]	; (80010c0 <main+0x900>)
 8000eee:	f007 fafc 	bl	80084ea <HAL_UART_Transmit>
				  lowSpectr = (logDat[i].timeData & 0xFF0000) >> 16;
 8000ef2:	4971      	ldr	r1, [pc, #452]	; (80010b8 <main+0x8f8>)
 8000ef4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	4413      	add	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	440b      	add	r3, r1
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	0c1b      	lsrs	r3, r3, #16
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].timeData & 0xFF000000) >> 24;
 8000f08:	496b      	ldr	r1, [pc, #428]	; (80010b8 <main+0x8f8>)
 8000f0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	4413      	add	r3, r2
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	440b      	add	r3, r1
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	0e1b      	lsrs	r3, r3, #24
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	4b66      	ldr	r3, [pc, #408]	; (80010bc <main+0x8fc>)
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	4413      	add	r3, r2
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	79bb      	ldrb	r3, [r7, #6]
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	4413      	add	r3, r2
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	4b62      	ldr	r3, [pc, #392]	; (80010bc <main+0x8fc>)
 8000f34:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000f36:	1db9      	adds	r1, r7, #6
 8000f38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4860      	ldr	r0, [pc, #384]	; (80010c0 <main+0x900>)
 8000f40:	f007 fad3 	bl	80084ea <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000f44:	1df9      	adds	r1, r7, #7
 8000f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	485c      	ldr	r0, [pc, #368]	; (80010c0 <main+0x900>)
 8000f4e:	f007 facc 	bl	80084ea <HAL_UART_Transmit>
				  spectrCRC = spectrCRC + logDat[i].eventType;
 8000f52:	4959      	ldr	r1, [pc, #356]	; (80010b8 <main+0x8f8>)
 8000f54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f56:	4613      	mov	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	440b      	add	r3, r1
 8000f60:	3304      	adds	r3, #4
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b55      	ldr	r3, [pc, #340]	; (80010bc <main+0x8fc>)
 8000f68:	881b      	ldrh	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	4b53      	ldr	r3, [pc, #332]	; (80010bc <main+0x8fc>)
 8000f70:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &logDat[i].eventType, 1, 1000);
 8000f72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f74:	4613      	mov	r3, r2
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	4a4e      	ldr	r2, [pc, #312]	; (80010b8 <main+0x8f8>)
 8000f7e:	4413      	add	r3, r2
 8000f80:	1d19      	adds	r1, r3, #4
 8000f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f86:	2201      	movs	r2, #1
 8000f88:	484d      	ldr	r0, [pc, #308]	; (80010c0 <main+0x900>)
 8000f8a:	f007 faae 	bl	80084ea <HAL_UART_Transmit>
				  lowSpectr = logDat[i].event_data & 0xFF;
 8000f8e:	494a      	ldr	r1, [pc, #296]	; (80010b8 <main+0x8f8>)
 8000f90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f92:	4613      	mov	r3, r2
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	4413      	add	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	3308      	adds	r3, #8
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].event_data & 0xFF00) >> 8;
 8000fa4:	4944      	ldr	r1, [pc, #272]	; (80010b8 <main+0x8f8>)
 8000fa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fa8:	4613      	mov	r3, r2
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	4413      	add	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	440b      	add	r3, r1
 8000fb2:	3308      	adds	r3, #8
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	0a1b      	lsrs	r3, r3, #8
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	4b3e      	ldr	r3, [pc, #248]	; (80010bc <main+0x8fc>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	79bb      	ldrb	r3, [r7, #6]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	4413      	add	r3, r2
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	4b3a      	ldr	r3, [pc, #232]	; (80010bc <main+0x8fc>)
 8000fd2:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000fd4:	1db9      	adds	r1, r7, #6
 8000fd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4838      	ldr	r0, [pc, #224]	; (80010c0 <main+0x900>)
 8000fde:	f007 fa84 	bl	80084ea <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000fe2:	1df9      	adds	r1, r7, #7
 8000fe4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4835      	ldr	r0, [pc, #212]	; (80010c0 <main+0x900>)
 8000fec:	f007 fa7d 	bl	80084ea <HAL_UART_Transmit>
				  lowSpectr = (logDat[i].event_data & 0xFF0000) >> 16;
 8000ff0:	4931      	ldr	r1, [pc, #196]	; (80010b8 <main+0x8f8>)
 8000ff2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	4413      	add	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	3308      	adds	r3, #8
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	0c1b      	lsrs	r3, r3, #16
 8001004:	b2db      	uxtb	r3, r3
 8001006:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].event_data & 0xFF000000) >> 24;
 8001008:	492b      	ldr	r1, [pc, #172]	; (80010b8 <main+0x8f8>)
 800100a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800100c:	4613      	mov	r3, r2
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	4413      	add	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	440b      	add	r3, r1
 8001016:	3308      	adds	r3, #8
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	0e1b      	lsrs	r3, r3, #24
 800101c:	b2db      	uxtb	r3, r3
 800101e:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	b29a      	uxth	r2, r3
 8001024:	4b25      	ldr	r3, [pc, #148]	; (80010bc <main+0x8fc>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	4413      	add	r3, r2
 800102a:	b29a      	uxth	r2, r3
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	b29b      	uxth	r3, r3
 8001030:	4413      	add	r3, r2
 8001032:	b29a      	uxth	r2, r3
 8001034:	4b21      	ldr	r3, [pc, #132]	; (80010bc <main+0x8fc>)
 8001036:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8001038:	1db9      	adds	r1, r7, #6
 800103a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103e:	2201      	movs	r2, #1
 8001040:	481f      	ldr	r0, [pc, #124]	; (80010c0 <main+0x900>)
 8001042:	f007 fa52 	bl	80084ea <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8001046:	1df9      	adds	r1, r7, #7
 8001048:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104c:	2201      	movs	r2, #1
 800104e:	481c      	ldr	r0, [pc, #112]	; (80010c0 <main+0x900>)
 8001050:	f007 fa4b 	bl	80084ea <HAL_UART_Transmit>
				  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8001054:	2014      	movs	r0, #20
 8001056:	f001 fadb 	bl	8002610 <HAL_Delay>
			  for (int i = 0; i < logRecords; i++) {
 800105a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800105c:	3301      	adds	r3, #1
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001060:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <main+0x904>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001068:	4293      	cmp	r3, r2
 800106a:	f6ff af13 	blt.w	8000e94 <main+0x6d4>
			  }
		  }
		  /* Transmit CRC */
		  HAL_Delay(TRANSMIT_DALAY);
 800106e:	2014      	movs	r0, #20
 8001070:	f001 face 	bl	8002610 <HAL_Delay>
		  lowSpectr = spectrCRC & 0xFF;
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <main+0x8fc>)
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	71fb      	strb	r3, [r7, #7]
		  highSpectr = (spectrCRC & 0xFF00) >> 8;
 800107c:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <main+0x8fc>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	b29b      	uxth	r3, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	71bb      	strb	r3, [r7, #6]
		  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8001088:	1db9      	adds	r1, r7, #6
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	2201      	movs	r2, #1
 8001090:	480b      	ldr	r0, [pc, #44]	; (80010c0 <main+0x900>)
 8001092:	f007 fa2a 	bl	80084ea <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8001096:	1df9      	adds	r1, r7, #7
 8001098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109c:	2201      	movs	r2, #1
 800109e:	4808      	ldr	r0, [pc, #32]	; (80010c0 <main+0x900>)
 80010a0:	f007 fa23 	bl	80084ea <HAL_UART_Transmit>
		  sleepDelay = HAL_GetTick();
 80010a4:	f001 faa8 	bl	80025f8 <HAL_GetTick>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <main+0x908>)
 80010ac:	6013      	str	r3, [r2, #0]
		  sleepFlag = 1;
 80010ae:	4b07      	ldr	r3, [pc, #28]	; (80010cc <main+0x90c>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	e03b      	b.n	800112e <main+0x96e>
 80010b6:	bf00      	nop
 80010b8:	200043a8 	.word	0x200043a8
 80010bc:	20004df8 	.word	0x20004df8
 80010c0:	20004324 	.word	0x20004324
 80010c4:	20004157 	.word	0x20004157
 80010c8:	20004238 	.word	0x20004238
 80010cc:	20000003 	.word	0x20000003
	#ifdef DISPLAY_ENABLE
		  HAL_Delay(500);
		  ssd1306_WriteString("BT: disconnect", Font_6x8, 0x01);
	#endif
		  // BT sleep control
		  if (sleepFlag && (HAL_GetTick() - sleepDelay > SLEEPDALAY)) {
 80010d0:	4b53      	ldr	r3, [pc, #332]	; (8001220 <main+0xa60>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d02a      	beq.n	800112e <main+0x96e>
 80010d8:	f001 fa8e 	bl	80025f8 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	4b51      	ldr	r3, [pc, #324]	; (8001224 <main+0xa64>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010e8:	d921      	bls.n	800112e <main+0x96e>
			  sleepFlag = 0;
 80010ea:	4b4d      	ldr	r3, [pc, #308]	; (8001220 <main+0xa60>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, (uint8_t*) "AT+SLEEP\n", 9, 1000);    //For JDY-10
 80010f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f4:	2209      	movs	r2, #9
 80010f6:	494c      	ldr	r1, [pc, #304]	; (8001228 <main+0xa68>)
 80010f8:	484c      	ldr	r0, [pc, #304]	; (800122c <main+0xa6c>)
 80010fa:	f007 f9f6 	bl	80084ea <HAL_UART_Transmit>
			  HAL_Delay(200);
 80010fe:	20c8      	movs	r0, #200	; 0xc8
 8001100:	f001 fa86 	bl	8002610 <HAL_Delay>
			  HAL_UART_Transmit(&huart1, (uint8_t*) "AT+SLEEP\r\n", 10, 1000); //For JDY-19
 8001104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001108:	220a      	movs	r2, #10
 800110a:	4949      	ldr	r1, [pc, #292]	; (8001230 <main+0xa70>)
 800110c:	4847      	ldr	r0, [pc, #284]	; (800122c <main+0xa6c>)
 800110e:	f007 f9ec 	bl	80084ea <HAL_UART_Transmit>
			  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 8001112:	2201      	movs	r2, #1
 8001114:	2108      	movs	r1, #8
 8001116:	4847      	ldr	r0, [pc, #284]	; (8001234 <main+0xa74>)
 8001118:	f004 fb1e 	bl	8005758 <HAL_GPIO_WritePin>
			  HAL_TIM_Base_Start_IT(&htim15); // Start timer for turn off LED.
 800111c:	4846      	ldr	r0, [pc, #280]	; (8001238 <main+0xa78>)
 800111e:	f006 f805 	bl	800712c <HAL_TIM_Base_Start_IT>
			  HAL_UART_DeInit(&huart1);
 8001122:	4842      	ldr	r0, [pc, #264]	; (800122c <main+0xa6c>)
 8001124:	f007 f9a8 	bl	8008478 <HAL_UART_DeInit>
			  initUART = 1;
 8001128:	4b44      	ldr	r3, [pc, #272]	; (800123c <main+0xa7c>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  /*
	   * Measure battery voltage and temperature
	   */
	  if ((HAL_GetTick() - batteryInterval > batteryMeasureInterval) || batteryInterval == 0) {
 800112e:	f001 fa63 	bl	80025f8 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	4b42      	ldr	r3, [pc, #264]	; (8001240 <main+0xa80>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800113e:	4293      	cmp	r3, r2
 8001140:	d803      	bhi.n	800114a <main+0x98a>
 8001142:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <main+0xa80>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d163      	bne.n	8001212 <main+0xa52>
		  HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_RESET); // Enable common pin
 800114a:	2200      	movs	r2, #0
 800114c:	2140      	movs	r1, #64	; 0x40
 800114e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001152:	f004 fb01 	bl	8005758 <HAL_GPIO_WritePin>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) &adc1Result, 2);
 8001156:	2202      	movs	r2, #2
 8001158:	493a      	ldr	r1, [pc, #232]	; (8001244 <main+0xa84>)
 800115a:	483b      	ldr	r0, [pc, #236]	; (8001248 <main+0xa88>)
 800115c:	f001 ff56 	bl	800300c <HAL_ADC_Start_DMA>
		  batteryInterval = HAL_GetTick();
 8001160:	f001 fa4a 	bl	80025f8 <HAL_GetTick>
 8001164:	4603      	mov	r3, r0
 8001166:	4a36      	ldr	r2, [pc, #216]	; (8001240 <main+0xa80>)
 8001168:	6013      	str	r3, [r2, #0]

		  /* DAC LTC1662 control */
		  //dacValue = 0xa20f;  // Constant for test
		  dacValue = 0x400;  // Constant for test
 800116a:	4b38      	ldr	r3, [pc, #224]	; (800124c <main+0xa8c>)
 800116c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001170:	801a      	strh	r2, [r3, #0]
		  uint16_t transmitData = 0xA000 | dacValue;
 8001172:	4b36      	ldr	r3, [pc, #216]	; (800124c <main+0xa8c>)
 8001174:	881a      	ldrh	r2, [r3, #0]
 8001176:	4b36      	ldr	r3, [pc, #216]	; (8001250 <main+0xa90>)
 8001178:	4313      	orrs	r3, r2
 800117a:	847b      	strh	r3, [r7, #34]	; 0x22
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_SET);		// Disable CS pin
 800117c:	2201      	movs	r2, #1
 800117e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001186:	f004 fae7 	bl	8005758 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_SET);		// Pulse on SCK pin
 800118a:	2201      	movs	r2, #1
 800118c:	2110      	movs	r1, #16
 800118e:	4829      	ldr	r0, [pc, #164]	; (8001234 <main+0xa74>)
 8001190:	f004 fae2 	bl	8005758 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	4826      	ldr	r0, [pc, #152]	; (8001234 <main+0xa74>)
 800119a:	f004 fadd 	bl	8005758 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_RESET);		// Enable CS pin
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a8:	f004 fad6 	bl	8005758 <HAL_GPIO_WritePin>
		  for (int i = 0; i < 16; i++) {
 80011ac:	2300      	movs	r3, #0
 80011ae:	637b      	str	r3, [r7, #52]	; 0x34
 80011b0:	e025      	b.n	80011fe <main+0xa3e>
			  if ((transmitData & (1 << (15 - i))) == 0) {
 80011b2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80011b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b6:	f1c3 030f 	rsb	r3, r3, #15
 80011ba:	fa42 f303 	asr.w	r3, r2, r3
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d107      	bne.n	80011d6 <main+0xa16>
				  HAL_GPIO_WritePin(GPIOA, SDI_DAC, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d0:	f004 fac2 	bl	8005758 <HAL_GPIO_WritePin>
 80011d4:	e006      	b.n	80011e4 <main+0xa24>
			  } else {
				  HAL_GPIO_WritePin(GPIOA, SDI_DAC, GPIO_PIN_SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e0:	f004 faba 	bl	8005758 <HAL_GPIO_WritePin>
			  }
			  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_SET);		// Pulse on SCK pin
 80011e4:	2201      	movs	r2, #1
 80011e6:	2110      	movs	r1, #16
 80011e8:	4812      	ldr	r0, [pc, #72]	; (8001234 <main+0xa74>)
 80011ea:	f004 fab5 	bl	8005758 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2110      	movs	r1, #16
 80011f2:	4810      	ldr	r0, [pc, #64]	; (8001234 <main+0xa74>)
 80011f4:	f004 fab0 	bl	8005758 <HAL_GPIO_WritePin>
		  for (int i = 0; i < 16; i++) {
 80011f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011fa:	3301      	adds	r3, #1
 80011fc:	637b      	str	r3, [r7, #52]	; 0x34
 80011fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001200:	2b0f      	cmp	r3, #15
 8001202:	ddd6      	ble.n	80011b2 <main+0x9f2>
		  }
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_SET);		// Disable CS pin and execute command
 8001204:	2201      	movs	r2, #1
 8001206:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800120a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120e:	f004 faa3 	bl	8005758 <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(500);
 8001212:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001216:	f001 f9fb 	bl	8002610 <HAL_Delay>
  {
 800121a:	f7ff bb45 	b.w	80008a8 <main+0xe8>
 800121e:	bf00      	nop
 8001220:	20000003 	.word	0x20000003
 8001224:	20004238 	.word	0x20004238
 8001228:	08009144 	.word	0x08009144
 800122c:	20004324 	.word	0x20004324
 8001230:	08009150 	.word	0x08009150
 8001234:	48000400 	.word	0x48000400
 8001238:	200041d4 	.word	0x200041d4
 800123c:	20000004 	.word	0x20000004
 8001240:	20004da4 	.word	0x20004da4
 8001244:	20004164 	.word	0x20004164
 8001248:	2000423c 	.word	0x2000423c
 800124c:	20004168 	.word	0x20004168
 8001250:	ffffa000 	.word	0xffffa000

08001254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b0a4      	sub	sp, #144	; 0x90
 8001258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800125e:	2244      	movs	r2, #68	; 0x44
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f007 ff5a 	bl	800911c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001268:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	2234      	movs	r2, #52	; 0x34
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f007 ff4c 	bl	800911c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001284:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001288:	f004 feb0 	bl	8005fec <HAL_PWREx_ControlVoltageScaling>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x42>
  {
    Error_Handler();
 8001292:	f000 fb8d 	bl	80019b0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001296:	2318      	movs	r3, #24
 8001298:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800129a:	2301      	movs	r3, #1
 800129c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800129e:	2301      	movs	r3, #1
 80012a0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012a6:	2360      	movs	r3, #96	; 0x60
 80012a8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012b2:	4618      	mov	r0, r3
 80012b4:	f004 fef0 	bl	8006098 <HAL_RCC_OscConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012be:	f000 fb77 	bl	80019b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c2:	230f      	movs	r3, #15
 80012c4:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80012c6:	2300      	movs	r3, #0
 80012c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 80012ca:	23a0      	movs	r3, #160	; 0xa0
 80012cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f005 fb41 	bl	8006964 <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012e8:	f000 fb62 	bl	80019b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPTIM2
 80012ec:	f244 4301 	movw	r3, #17409	; 0x4401
 80012f0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 80012f2:	2301      	movs	r3, #1
 80012f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSI;
 80012f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012fa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4618      	mov	r0, r3
 8001300:	f005 fd36 	bl	8006d70 <HAL_RCCEx_PeriphCLKConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800130a:	f000 fb51 	bl	80019b0 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3790      	adds	r7, #144	; 0x90
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	; 0x28
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
 8001338:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800133a:	4b3c      	ldr	r3, [pc, #240]	; (800142c <MX_ADC1_Init+0x114>)
 800133c:	4a3c      	ldr	r2, [pc, #240]	; (8001430 <MX_ADC1_Init+0x118>)
 800133e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001340:	4b3a      	ldr	r3, [pc, #232]	; (800142c <MX_ADC1_Init+0x114>)
 8001342:	2200      	movs	r2, #0
 8001344:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001346:	4b39      	ldr	r3, [pc, #228]	; (800142c <MX_ADC1_Init+0x114>)
 8001348:	2208      	movs	r2, #8
 800134a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800134c:	4b37      	ldr	r3, [pc, #220]	; (800142c <MX_ADC1_Init+0x114>)
 800134e:	2200      	movs	r2, #0
 8001350:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001352:	4b36      	ldr	r3, [pc, #216]	; (800142c <MX_ADC1_Init+0x114>)
 8001354:	2201      	movs	r2, #1
 8001356:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001358:	4b34      	ldr	r3, [pc, #208]	; (800142c <MX_ADC1_Init+0x114>)
 800135a:	2204      	movs	r2, #4
 800135c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 800135e:	4b33      	ldr	r3, [pc, #204]	; (800142c <MX_ADC1_Init+0x114>)
 8001360:	2201      	movs	r2, #1
 8001362:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001364:	4b31      	ldr	r3, [pc, #196]	; (800142c <MX_ADC1_Init+0x114>)
 8001366:	2200      	movs	r2, #0
 8001368:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 800136a:	4b30      	ldr	r3, [pc, #192]	; (800142c <MX_ADC1_Init+0x114>)
 800136c:	2202      	movs	r2, #2
 800136e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001370:	4b2e      	ldr	r3, [pc, #184]	; (800142c <MX_ADC1_Init+0x114>)
 8001372:	2200      	movs	r2, #0
 8001374:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001378:	4b2c      	ldr	r3, [pc, #176]	; (800142c <MX_ADC1_Init+0x114>)
 800137a:	2200      	movs	r2, #0
 800137c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800137e:	4b2b      	ldr	r3, [pc, #172]	; (800142c <MX_ADC1_Init+0x114>)
 8001380:	2200      	movs	r2, #0
 8001382:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001384:	4b29      	ldr	r3, [pc, #164]	; (800142c <MX_ADC1_Init+0x114>)
 8001386:	2200      	movs	r2, #0
 8001388:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800138c:	4b27      	ldr	r3, [pc, #156]	; (800142c <MX_ADC1_Init+0x114>)
 800138e:	2200      	movs	r2, #0
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001392:	4b26      	ldr	r3, [pc, #152]	; (800142c <MX_ADC1_Init+0x114>)
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800139a:	4824      	ldr	r0, [pc, #144]	; (800142c <MX_ADC1_Init+0x114>)
 800139c:	f001 fbb4 	bl	8002b08 <HAL_ADC_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80013a6:	f000 fb03 	bl	80019b0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	4619      	mov	r1, r3
 80013b4:	481d      	ldr	r0, [pc, #116]	; (800142c <MX_ADC1_Init+0x114>)
 80013b6:	f003 f87f 	bl	80044b8 <HAL_ADCEx_MultiModeConfigChannel>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80013c0:	f000 faf6 	bl	80019b0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <MX_ADC1_Init+0x11c>)
 80013c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013c8:	2306      	movs	r3, #6
 80013ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80013cc:	2303      	movs	r3, #3
 80013ce:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013d0:	237f      	movs	r3, #127	; 0x7f
 80013d2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013d4:	2304      	movs	r3, #4
 80013d6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 1;
 80013d8:	2301      	movs	r3, #1
 80013da:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4619      	mov	r1, r3
 80013e0:	4812      	ldr	r0, [pc, #72]	; (800142c <MX_ADC1_Init+0x114>)
 80013e2:	f002 f977 	bl	80036d4 <HAL_ADC_ConfigChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80013ec:	f000 fae0 	bl	80019b0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <MX_ADC1_Init+0x120>)
 80013f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013f4:	230c      	movs	r3, #12
 80013f6:	60bb      	str	r3, [r7, #8]
  sConfig.Offset = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	480a      	ldr	r0, [pc, #40]	; (800142c <MX_ADC1_Init+0x114>)
 8001402:	f002 f967 	bl	80036d4 <HAL_ADC_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 800140c:	f000 fad0 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  while (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK);
 8001410:	bf00      	nop
 8001412:	217f      	movs	r1, #127	; 0x7f
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_ADC1_Init+0x114>)
 8001416:	f002 ffbd 	bl	8004394 <HAL_ADCEx_Calibration_Start>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1f8      	bne.n	8001412 <MX_ADC1_Init+0xfa>

  /* USER CODE END ADC1_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	; 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2000423c 	.word	0x2000423c
 8001430:	50040000 	.word	0x50040000
 8001434:	32601000 	.word	0x32601000
 8001438:	c7520000 	.word	0xc7520000

0800143c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001442:	463b      	mov	r3, r7
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
 8001450:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001452:	4b2f      	ldr	r3, [pc, #188]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001454:	4a2f      	ldr	r2, [pc, #188]	; (8001514 <MX_ADC2_Init+0xd8>)
 8001456:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <MX_ADC2_Init+0xd4>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800145e:	4b2c      	ldr	r3, [pc, #176]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001464:	4b2a      	ldr	r3, [pc, #168]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800146a:	4b29      	ldr	r3, [pc, #164]	; (8001510 <MX_ADC2_Init+0xd4>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001470:	4b27      	ldr	r3, [pc, #156]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001472:	2204      	movs	r2, #4
 8001474:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = ENABLE;
 8001476:	4b26      	ldr	r3, [pc, #152]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001478:	2201      	movs	r2, #1
 800147a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800147c:	4b24      	ldr	r3, [pc, #144]	; (8001510 <MX_ADC2_Init+0xd4>)
 800147e:	2200      	movs	r2, #0
 8001480:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001482:	4b23      	ldr	r3, [pc, #140]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001484:	2201      	movs	r2, #1
 8001486:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <MX_ADC2_Init+0xd4>)
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8001490:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <MX_ADC2_Init+0xd4>)
 8001492:	f44f 62b0 	mov.w	r2, #1408	; 0x580
 8001496:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001498:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <MX_ADC2_Init+0xd4>)
 800149a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014a8:	4b19      	ldr	r3, [pc, #100]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80014ae:	4b18      	ldr	r3, [pc, #96]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014b6:	4816      	ldr	r0, [pc, #88]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014b8:	f001 fb26 	bl	8002b08 <HAL_ADC_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80014c2:	f000 fa75 	bl	80019b0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80014c6:	4b14      	ldr	r3, [pc, #80]	; (8001518 <MX_ADC2_Init+0xdc>)
 80014c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014ca:	2306      	movs	r3, #6
 80014cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES_5;
 80014ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80014d2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014d4:	237f      	movs	r3, #127	; 0x7f
 80014d6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 1;
 80014dc:	2301      	movs	r3, #1
 80014de:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014e0:	463b      	mov	r3, r7
 80014e2:	4619      	mov	r1, r3
 80014e4:	480a      	ldr	r0, [pc, #40]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014e6:	f002 f8f5 	bl	80036d4 <HAL_ADC_ConfigChannel>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 80014f0:	f000 fa5e 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */
  while(HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK);
 80014f4:	bf00      	nop
 80014f6:	217f      	movs	r1, #127	; 0x7f
 80014f8:	4805      	ldr	r0, [pc, #20]	; (8001510 <MX_ADC2_Init+0xd4>)
 80014fa:	f002 ff4b 	bl	8004394 <HAL_ADCEx_Calibration_Start>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d1f8      	bne.n	80014f6 <MX_ADC2_Init+0xba>
  //HAL_ADCEx_Calibration_SetValue(&hadc2, ADC_SINGLE_ENDED, cal_dat);

  //while(HAL_ADCEx_Calibration_Start(&hadc2, ADC_DIFFERENTIAL_ENDED) != HAL_OK);
  /* USER CODE END ADC2_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20004170 	.word	0x20004170
 8001514:	50040100 	.word	0x50040100
 8001518:	43210000 	.word	0x43210000

0800151c <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8001520:	4b14      	ldr	r3, [pc, #80]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001522:	4a15      	ldr	r2, [pc, #84]	; (8001578 <MX_LPTIM2_Init+0x5c>)
 8001524:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001526:	4b13      	ldr	r3, [pc, #76]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800152c:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_LPTIM2_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001532:	4b10      	ldr	r3, [pc, #64]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001534:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001538:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800153a:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <MX_LPTIM2_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001542:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001546:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_LPTIM2_Init+0x58>)
 800154a:	2200      	movs	r2, #0
 800154c:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001556:	2200      	movs	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	; 0x30
  hlptim2.Init.RepetitionCounter = 0;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_LPTIM2_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_LPTIM2_Init+0x58>)
 8001562:	f004 f911 	bl	8005788 <HAL_LPTIM_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_LPTIM2_Init+0x54>
  {
    Error_Handler();
 800156c:	f000 fa20 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	200042e8 	.word	0x200042e8
 8001578:	40009400 	.word	0x40009400

0800157c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	; 0x38
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800159c:	463b      	mov	r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
 80015aa:	615a      	str	r2, [r3, #20]
 80015ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015ae:	4b31      	ldr	r3, [pc, #196]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015b6:	4b2f      	ldr	r3, [pc, #188]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015bc:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 56;
 80015c2:	4b2c      	ldr	r3, [pc, #176]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015c4:	2238      	movs	r2, #56	; 0x38
 80015c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015ce:	4b29      	ldr	r3, [pc, #164]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015d0:	2280      	movs	r2, #128	; 0x80
 80015d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015d4:	4827      	ldr	r0, [pc, #156]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015d6:	f005 fd51 	bl	800707c <HAL_TIM_Base_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80015e0:	f000 f9e6 	bl	80019b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ee:	4619      	mov	r1, r3
 80015f0:	4820      	ldr	r0, [pc, #128]	; (8001674 <MX_TIM2_Init+0xf8>)
 80015f2:	f006 f9d5 	bl	80079a0 <HAL_TIM_ConfigClockSource>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80015fc:	f000 f9d8 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001600:	481c      	ldr	r0, [pc, #112]	; (8001674 <MX_TIM2_Init+0xf8>)
 8001602:	f005 fe16 	bl	8007232 <HAL_TIM_OC_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800160c:	f000 f9d0 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001610:	2320      	movs	r3, #32
 8001612:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	4815      	ldr	r0, [pc, #84]	; (8001674 <MX_TIM2_Init+0xf8>)
 8001620:	f006 fe58 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800162a:	f000 f9c1 	bl	80019b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800162e:	2330      	movs	r3, #48	; 0x30
 8001630:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001636:	2302      	movs	r3, #2
 8001638:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800163e:	463b      	mov	r3, r7
 8001640:	220c      	movs	r2, #12
 8001642:	4619      	mov	r1, r3
 8001644:	480b      	ldr	r0, [pc, #44]	; (8001674 <MX_TIM2_Init+0xf8>)
 8001646:	f006 f935 	bl	80078b4 <HAL_TIM_OC_ConfigChannel>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001650:	f000 f9ae 	bl	80019b0 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_4);
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <MX_TIM2_Init+0xf8>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	69da      	ldr	r2, [r3, #28]
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_TIM2_Init+0xf8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001662:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001664:	4803      	ldr	r0, [pc, #12]	; (8001674 <MX_TIM2_Init+0xf8>)
 8001666:	f000 fb25 	bl	8001cb4 <HAL_TIM_MspPostInit>

}
 800166a:	bf00      	nop
 800166c:	3738      	adds	r7, #56	; 0x38
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20004da8 	.word	0x20004da8

08001678 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001688:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_TIM6_Init+0x64>)
 800168a:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <MX_TIM6_Init+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2;
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <MX_TIM6_Init+0x64>)
 8001690:	2202      	movs	r2, #2
 8001692:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_TIM6_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20000;
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <MX_TIM6_Init+0x64>)
 800169c:	f644 6220 	movw	r2, #20000	; 0x4e20
 80016a0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <MX_TIM6_Init+0x64>)
 80016a4:	2280      	movs	r2, #128	; 0x80
 80016a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <MX_TIM6_Init+0x64>)
 80016aa:	f005 fce7 	bl	800707c <HAL_TIM_Base_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80016b4:	f000 f97c 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM6_Init+0x64>)
 80016c6:	f006 fe05 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80016d0:	f000 f96e 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20004d50 	.word	0x20004d50
 80016e0:	40001000 	.word	0x40001000

080016e4 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0310 	add.w	r3, r7, #16
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001702:	4b23      	ldr	r3, [pc, #140]	; (8001790 <MX_TIM15_Init+0xac>)
 8001704:	4a23      	ldr	r2, [pc, #140]	; (8001794 <MX_TIM15_Init+0xb0>)
 8001706:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001708:	4b21      	ldr	r3, [pc, #132]	; (8001790 <MX_TIM15_Init+0xac>)
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170e:	4b20      	ldr	r3, [pc, #128]	; (8001790 <MX_TIM15_Init+0xac>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100;
 8001714:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <MX_TIM15_Init+0xac>)
 8001716:	2264      	movs	r2, #100	; 0x64
 8001718:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171a:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <MX_TIM15_Init+0xac>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001720:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <MX_TIM15_Init+0xac>)
 8001722:	2200      	movs	r2, #0
 8001724:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <MX_TIM15_Init+0xac>)
 8001728:	2280      	movs	r2, #128	; 0x80
 800172a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800172c:	4818      	ldr	r0, [pc, #96]	; (8001790 <MX_TIM15_Init+0xac>)
 800172e:	f005 fca5 	bl	800707c <HAL_TIM_Base_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 8001738:	f000 f93a 	bl	80019b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001740:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001742:	f107 0310 	add.w	r3, r7, #16
 8001746:	4619      	mov	r1, r3
 8001748:	4811      	ldr	r0, [pc, #68]	; (8001790 <MX_TIM15_Init+0xac>)
 800174a:	f006 f929 	bl	80079a0 <HAL_TIM_ConfigClockSource>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 8001754:	f000 f92c 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim15, TIM_OPMODE_SINGLE) != HAL_OK)
 8001758:	2108      	movs	r1, #8
 800175a:	480d      	ldr	r0, [pc, #52]	; (8001790 <MX_TIM15_Init+0xac>)
 800175c:	f005 ff30 	bl	80075c0 <HAL_TIM_OnePulse_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM15_Init+0x86>
  {
    Error_Handler();
 8001766:	f000 f923 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800176a:	2320      	movs	r3, #32
 800176c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	4619      	mov	r1, r3
 8001776:	4806      	ldr	r0, [pc, #24]	; (8001790 <MX_TIM15_Init+0xac>)
 8001778:	f006 fdac 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM15_Init+0xa2>
  {
    Error_Handler();
 8001782:	f000 f915 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */
  /* USER CODE END TIM15_Init 2 */

}
 8001786:	bf00      	nop
 8001788:	3720      	adds	r7, #32
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200041d4 	.word	0x200041d4
 8001794:	40014000 	.word	0x40014000

08001798 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <MX_TIM16_Init+0x58>)
 800179e:	4a15      	ldr	r2, [pc, #84]	; (80017f4 <MX_TIM16_Init+0x5c>)
 80017a0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80017a2:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a8:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 30000;
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017b0:	f247 5230 	movw	r2, #30000	; 0x7530
 80017b4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017c2:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80017c8:	4809      	ldr	r0, [pc, #36]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017ca:	f005 fc57 	bl	800707c <HAL_TIM_Base_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80017d4:	f000 f8ec 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 80017d8:	2108      	movs	r1, #8
 80017da:	4805      	ldr	r0, [pc, #20]	; (80017f0 <MX_TIM16_Init+0x58>)
 80017dc:	f005 fef0 	bl	80075c0 <HAL_TIM_OnePulse_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 80017e6:	f000 f8e3 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20004e00 	.word	0x20004e00
 80017f4:	40014400 	.word	0x40014400

080017f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <MX_USART1_UART_Init+0x60>)
 80017fe:	4a17      	ldr	r2, [pc, #92]	; (800185c <MX_USART1_UART_Init+0x64>)
 8001800:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001802:	4b15      	ldr	r3, [pc, #84]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001804:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001808:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <MX_USART1_UART_Init+0x60>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800181c:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART1_UART_Init+0x60>)
 800181e:	220c      	movs	r2, #12
 8001820:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001828:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART1_UART_Init+0x60>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8001834:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001836:	2220      	movs	r2, #32
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800183a:	4b07      	ldr	r3, [pc, #28]	; (8001858 <MX_USART1_UART_Init+0x60>)
 800183c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001840:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART1_UART_Init+0x60>)
 8001844:	f006 fdca 	bl	80083dc <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800184e:	f000 f8af 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20004324 	.word	0x20004324
 800185c:	40013800 	.word	0x40013800

08001860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <MX_DMA_Init+0x48>)
 8001868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800186a:	4a0f      	ldr	r2, [pc, #60]	; (80018a8 <MX_DMA_Init+0x48>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6493      	str	r3, [r2, #72]	; 0x48
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <MX_DMA_Init+0x48>)
 8001874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2100      	movs	r1, #0
 8001882:	200b      	movs	r0, #11
 8001884:	f002 ff97 	bl	80047b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001888:	200b      	movs	r0, #11
 800188a:	f002 ffb0 	bl	80047ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	200f      	movs	r0, #15
 8001894:	f002 ff8f 	bl	80047b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001898:	200f      	movs	r0, #15
 800189a:	f002 ffa8 	bl	80047ee <HAL_NVIC_EnableIRQ>

}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000

080018ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	4b38      	ldr	r3, [pc, #224]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c6:	4a37      	ldr	r2, [pc, #220]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ce:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	4b32      	ldr	r3, [pc, #200]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018de:	4a31      	ldr	r2, [pc, #196]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018e0:	f043 0302 	orr.w	r3, r3, #2
 80018e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e6:	4b2f      	ldr	r3, [pc, #188]	; (80019a4 <MX_GPIO_Init+0xf8>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Vibro_Pin|COM_Pin|GPIO_PIN_8|CS_Pin, GPIO_PIN_RESET);
 80018f2:	2200      	movs	r2, #0
 80018f4:	f241 1142 	movw	r1, #4418	; 0x1142
 80018f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fc:	f003 ff2c 	bl	8005758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|SC_Pin, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	2118      	movs	r1, #24
 8001904:	4828      	ldr	r0, [pc, #160]	; (80019a8 <MX_GPIO_Init+0xfc>)
 8001906:	f003 ff27 	bl	8005758 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Vibro_Pin PA8 CS_Pin */
  GPIO_InitStruct.Pin = Vibro_Pin|GPIO_PIN_8|CS_Pin;
 800190a:	f241 1302 	movw	r3, #4354	; 0x1102
 800190e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	4619      	mov	r1, r3
 8001922:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001926:	f003 fcbb 	bl	80052a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : COM_Pin */
  GPIO_InitStruct.Pin = COM_Pin;
 800192a:	2340      	movs	r3, #64	; 0x40
 800192c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800192e:	2311      	movs	r3, #17
 8001930:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(COM_GPIO_Port, &GPIO_InitStruct);
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	4619      	mov	r1, r3
 8001940:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001944:	f003 fcac 	bl	80052a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : StartADC_Pin */
  GPIO_InitStruct.Pin = StartADC_Pin;
 8001948:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800194c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_GPIO_Init+0x100>)
 8001950:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(StartADC_GPIO_Port, &GPIO_InitStruct);
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	4619      	mov	r1, r3
 800195c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001960:	f003 fc9e 	bl	80052a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_Status_Pin */
  GPIO_InitStruct.Pin = BT_Status_Pin;
 8001964:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196a:	2300      	movs	r3, #0
 800196c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BT_Status_GPIO_Port, &GPIO_InitStruct);
 8001972:	f107 030c 	add.w	r3, r7, #12
 8001976:	4619      	mov	r1, r3
 8001978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800197c:	f003 fc90 	bl	80052a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin SC_Pin */
  GPIO_InitStruct.Pin = LED_Pin|SC_Pin;
 8001980:	2318      	movs	r3, #24
 8001982:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	4619      	mov	r1, r3
 8001996:	4804      	ldr	r0, [pc, #16]	; (80019a8 <MX_GPIO_Init+0xfc>)
 8001998:	f003 fc82 	bl	80052a0 <HAL_GPIO_Init>

}
 800199c:	bf00      	nop
 800199e:	3720      	adds	r7, #32
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	48000400 	.word	0x48000400
 80019ac:	10110000 	.word	0x10110000

080019b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <HAL_MspInit+0x44>)
 80019c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ca:	4a0e      	ldr	r2, [pc, #56]	; (8001a04 <HAL_MspInit+0x44>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6613      	str	r3, [r2, #96]	; 0x60
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <HAL_MspInit+0x44>)
 80019d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_MspInit+0x44>)
 80019e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e2:	4a08      	ldr	r2, [pc, #32]	; (8001a04 <HAL_MspInit+0x44>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6593      	str	r3, [r2, #88]	; 0x58
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_MspInit+0x44>)
 80019ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000

08001a08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	; 0x30
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 031c 	add.w	r3, r7, #28
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a51      	ldr	r2, [pc, #324]	; (8001b6c <HAL_ADC_MspInit+0x164>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d161      	bne.n	8001aee <HAL_ADC_MspInit+0xe6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001a2a:	4b51      	ldr	r3, [pc, #324]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	4a4f      	ldr	r2, [pc, #316]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001a32:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001a34:	4b4e      	ldr	r3, [pc, #312]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d10b      	bne.n	8001a54 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001a3c:	4b4d      	ldr	r3, [pc, #308]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a40:	4a4c      	ldr	r2, [pc, #304]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a42:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a48:	4b4a      	ldr	r3, [pc, #296]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a50:	61bb      	str	r3, [r7, #24]
 8001a52:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a54:	4b47      	ldr	r3, [pc, #284]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a58:	4a46      	ldr	r2, [pc, #280]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a60:	4b44      	ldr	r3, [pc, #272]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = BAT_LEVEL_Pin;
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a70:	230b      	movs	r3, #11
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a82:	f003 fc0d 	bl	80052a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a86:	4b3c      	ldr	r3, [pc, #240]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001a88:	4a3c      	ldr	r2, [pc, #240]	; (8001b7c <HAL_ADC_MspInit+0x174>)
 8001a8a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001a8c:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a92:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a98:	4b37      	ldr	r3, [pc, #220]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a9e:	4b36      	ldr	r3, [pc, #216]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001aa0:	2280      	movs	r2, #128	; 0x80
 8001aa2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aa4:	4b34      	ldr	r3, [pc, #208]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aaa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001aac:	4b32      	ldr	r3, [pc, #200]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001aae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001ab4:	4b30      	ldr	r3, [pc, #192]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001aba:	4b2f      	ldr	r3, [pc, #188]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ac0:	482d      	ldr	r0, [pc, #180]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001ac2:	f002 feaf 	bl	8004824 <HAL_DMA_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001acc:	f7ff ff70 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a29      	ldr	r2, [pc, #164]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001ad4:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ad6:	4a28      	ldr	r2, [pc, #160]	; (8001b78 <HAL_ADC_MspInit+0x170>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2012      	movs	r0, #18
 8001ae2:	f002 fe68 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001ae6:	2012      	movs	r0, #18
 8001ae8:	f002 fe81 	bl	80047ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001aec:	e039      	b.n	8001b62 <HAL_ADC_MspInit+0x15a>
  else if(hadc->Instance==ADC2)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a23      	ldr	r2, [pc, #140]	; (8001b80 <HAL_ADC_MspInit+0x178>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d134      	bne.n	8001b62 <HAL_ADC_MspInit+0x15a>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001af8:	4b1d      	ldr	r3, [pc, #116]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a1c      	ldr	r2, [pc, #112]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001b00:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001b02:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_ADC_MspInit+0x168>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d10b      	bne.n	8001b22 <HAL_ADC_MspInit+0x11a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0e:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	4a13      	ldr	r2, [pc, #76]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <HAL_ADC_MspInit+0x16c>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SiPM_Pin;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b3e:	230b      	movs	r3, #11
 8001b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SiPM_GPIO_Port, &GPIO_InitStruct);
 8001b46:	f107 031c 	add.w	r3, r7, #28
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	480d      	ldr	r0, [pc, #52]	; (8001b84 <HAL_ADC_MspInit+0x17c>)
 8001b4e:	f003 fba7 	bl	80052a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2100      	movs	r1, #0
 8001b56:	2012      	movs	r0, #18
 8001b58:	f002 fe2d 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b5c:	2012      	movs	r0, #18
 8001b5e:	f002 fe46 	bl	80047ee <HAL_NVIC_EnableIRQ>
}
 8001b62:	bf00      	nop
 8001b64:	3730      	adds	r7, #48	; 0x30
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	50040000 	.word	0x50040000
 8001b70:	20004160 	.word	0x20004160
 8001b74:	40021000 	.word	0x40021000
 8001b78:	20004d08 	.word	0x20004d08
 8001b7c:	40020008 	.word	0x40020008
 8001b80:	50040100 	.word	0x50040100
 8001b84:	48000400 	.word	0x48000400

08001b88 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <HAL_LPTIM_MspInit+0x44>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d113      	bne.n	8001bc2 <HAL_LPTIM_MspInit+0x3a>
  {
  /* USER CODE BEGIN LPTIM2_MspInit 0 */

  /* USER CODE END LPTIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <HAL_LPTIM_MspInit+0x48>)
 8001b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9e:	4a0c      	ldr	r2, [pc, #48]	; (8001bd0 <HAL_LPTIM_MspInit+0x48>)
 8001ba0:	f043 0320 	orr.w	r3, r3, #32
 8001ba4:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <HAL_LPTIM_MspInit+0x48>)
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2042      	movs	r0, #66	; 0x42
 8001bb8:	f002 fdfd 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8001bbc:	2042      	movs	r0, #66	; 0x42
 8001bbe:	f002 fe16 	bl	80047ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40009400 	.word	0x40009400
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be4:	d10c      	bne.n	8001c00 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001be6:	4b2f      	ldr	r3, [pc, #188]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a2e      	ldr	r2, [pc, #184]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001bfe:	e04c      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a28      	ldr	r2, [pc, #160]	; (8001ca8 <HAL_TIM_Base_MspInit+0xd4>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d114      	bne.n	8001c34 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c0a:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	4a25      	ldr	r2, [pc, #148]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c10:	f043 0310 	orr.w	r3, r3, #16
 8001c14:	6593      	str	r3, [r2, #88]	; 0x58
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2100      	movs	r1, #0
 8001c26:	2036      	movs	r0, #54	; 0x36
 8001c28:	f002 fdc5 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001c2c:	2036      	movs	r0, #54	; 0x36
 8001c2e:	f002 fdde 	bl	80047ee <HAL_NVIC_EnableIRQ>
}
 8001c32:	e032      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM15)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <HAL_TIM_Base_MspInit+0xd8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d114      	bne.n	8001c68 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001c3e:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c42:	4a18      	ldr	r2, [pc, #96]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c48:	6613      	str	r3, [r2, #96]	; 0x60
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	2018      	movs	r0, #24
 8001c5c:	f002 fdab 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001c60:	2018      	movs	r0, #24
 8001c62:	f002 fdc4 	bl	80047ee <HAL_NVIC_EnableIRQ>
}
 8001c66:	e018      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM16)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a10      	ldr	r2, [pc, #64]	; (8001cb0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d113      	bne.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c76:	4a0b      	ldr	r2, [pc, #44]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2019      	movs	r0, #25
 8001c90:	f002 fd91 	bl	80047b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001c94:	2019      	movs	r0, #25
 8001c96:	f002 fdaa 	bl	80047ee <HAL_NVIC_EnableIRQ>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40001000 	.word	0x40001000
 8001cac:	40014000 	.word	0x40014000
 8001cb0:	40014400 	.word	0x40014400

08001cb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd4:	d11c      	bne.n	8001d10 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cda:	4a0f      	ldr	r2, [pc, #60]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cee:	2308      	movs	r3, #8
 8001cf0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d02:	f107 030c 	add.w	r3, r7, #12
 8001d06:	4619      	mov	r1, r3
 8001d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0c:	f003 fac8 	bl	80052a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d10:	bf00      	nop
 8001d12:	3720      	adds	r7, #32
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000

08001d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a2c      	ldr	r2, [pc, #176]	; (8001dec <HAL_UART_MspInit+0xd0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d152      	bne.n	8001de4 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d3e:	4b2c      	ldr	r3, [pc, #176]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d42:	4a2b      	ldr	r2, [pc, #172]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d48:	6613      	str	r3, [r2, #96]	; 0x60
 8001d4a:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5a:	4a25      	ldr	r2, [pc, #148]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <HAL_UART_MspInit+0xd4>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BT_TX_Pin|BT_RX_Pin;
 8001d6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d74:	2302      	movs	r3, #2
 8001d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d80:	2307      	movs	r3, #7
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	4619      	mov	r1, r3
 8001d8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d8e:	f003 fa87 	bl	80052a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001d94:	4a18      	ldr	r2, [pc, #96]	; (8001df8 <HAL_UART_MspInit+0xdc>)
 8001d96:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001d98:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001dac:	2280      	movs	r2, #128	; 0x80
 8001dae:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001db0:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001dc8:	480a      	ldr	r0, [pc, #40]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001dca:	f002 fd2b 	bl	8004824 <HAL_DMA_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8001dd4:	f7ff fdec 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a06      	ldr	r2, [pc, #24]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001ddc:	671a      	str	r2, [r3, #112]	; 0x70
 8001dde:	4a05      	ldr	r2, [pc, #20]	; (8001df4 <HAL_UART_MspInit+0xd8>)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001de4:	bf00      	nop
 8001de6:	3728      	adds	r7, #40	; 0x28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40013800 	.word	0x40013800
 8001df0:	40021000 	.word	0x40021000
 8001df4:	200042a0 	.word	0x200042a0
 8001df8:	40020058 	.word	0x40020058

08001dfc <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <HAL_UART_MspDeInit+0x3c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d110      	bne.n	8001e30 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_UART_MspDeInit+0x40>)
 8001e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e12:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <HAL_UART_MspDeInit+0x40>)
 8001e14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e18:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, BT_TX_Pin|BT_RX_Pin);
 8001e1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001e1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e22:	f003 fbaf 	bl	8005584 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f002 fdb2 	bl	8004994 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40013800 	.word	0x40013800
 8001e3c:	40021000 	.word	0x40021000

08001e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e52:	e7fe      	b.n	8001e52 <HardFault_Handler+0x4>

08001e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <MemManage_Handler+0x4>

08001e5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e5e:	e7fe      	b.n	8001e5e <BusFault_Handler+0x4>

08001e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <UsageFault_Handler+0x4>

08001e66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e66:	b480      	push	{r7}
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e94:	f000 fb9c 	bl	80025d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	// Battery voltage.
	HAL_ADC_Stop_DMA(&hadc1);
 8001ea2:	481c      	ldr	r0, [pc, #112]	; (8001f14 <DMA1_Channel1_IRQHandler+0x78>)
 8001ea4:	f001 f966 	bl	8003174 <HAL_ADC_Stop_DMA>
	HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_SET);  // Disable common pin
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	2140      	movs	r1, #64	; 0x40
 8001eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb0:	f003 fc52 	bl	8005758 <HAL_GPIO_WritePin>

	/* Battery level */
	uint16_t batv;
	if (adc1Result[0] < 785) {
 8001eb4:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <DMA1_Channel1_IRQHandler+0x7c>)
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8001ebc:	d802      	bhi.n	8001ec4 <DMA1_Channel1_IRQHandler+0x28>
		batv = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	80fb      	strh	r3, [r7, #6]
 8001ec2:	e004      	b.n	8001ece <DMA1_Channel1_IRQHandler+0x32>
	} else {
		batv = adc1Result[0] - 785; // 3.2v -- 4.2v
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <DMA1_Channel1_IRQHandler+0x7c>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8001ecc:	80fb      	strh	r3, [r7, #6]
	}

	/* Temperature*/
	uint16_t temper = adc1Result[1] - 100;
 8001ece:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <DMA1_Channel1_IRQHandler+0x7c>)
 8001ed0:	885b      	ldrh	r3, [r3, #2]
 8001ed2:	3b64      	subs	r3, #100	; 0x64
 8001ed4:	80bb      	strh	r3, [r7, #4]

	spectrData[4][0] = (temper << 8) | (batv & 0x00FF); // Main specter
 8001ed6:	88bb      	ldrh	r3, [r7, #4]
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	b21a      	sxth	r2, r3
 8001edc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <DMA1_Channel1_IRQHandler+0x80>)
 8001eec:	821a      	strh	r2, [r3, #16]
	spectrData[4][1] = (temper << 8) | (batv & 0x00FF); // History specter
 8001eee:	88bb      	ldrh	r3, [r7, #4]
 8001ef0:	021b      	lsls	r3, r3, #8
 8001ef2:	b21a      	sxth	r2, r3
 8001ef4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	b21b      	sxth	r3, r3
 8001efc:	4313      	orrs	r3, r2
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <DMA1_Channel1_IRQHandler+0x80>)
 8001f04:	825a      	strh	r2, [r3, #18]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f06:	4806      	ldr	r0, [pc, #24]	; (8001f20 <DMA1_Channel1_IRQHandler+0x84>)
 8001f08:	f002 fe74 	bl	8004bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	2000423c 	.word	0x2000423c
 8001f18:	20004164 	.word	0x20004164
 8001f1c:	20000074 	.word	0x20000074
 8001f20:	20004d08 	.word	0x20004d08

08001f24 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <DMA1_Channel5_IRQHandler+0x10>)
 8001f2a:	f002 fe63 	bl	8004bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200042a0 	.word	0x200042a0

08001f38 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	uint32_t nowInterval;
	if( __HAL_ADC_GET_FLAG(&hadc2, ADC_ISR_EOC) != RESET) {
 8001f3e:	4b56      	ldr	r3, [pc, #344]	; (8002098 <ADC1_2_IRQHandler+0x160>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	f040 809a 	bne.w	8002082 <ADC1_2_IRQHandler+0x14a>
	  adc2Result = HAL_ADC_GetValue(&hadc2);
 8001f4e:	4852      	ldr	r0, [pc, #328]	; (8002098 <ADC1_2_IRQHandler+0x160>)
 8001f50:	f001 f971 	bl	8003236 <HAL_ADC_GetValue>
 8001f54:	4603      	mov	r3, r0
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	4b50      	ldr	r3, [pc, #320]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f5a:	801a      	strh	r2, [r3, #0]
	  if (adc2Result > 0) {
 8001f5c:	4b4f      	ldr	r3, [pc, #316]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f000 808e 	beq.w	8002082 <ADC1_2_IRQHandler+0x14a>
		  adc2Result = adc2Result & 0x0FFF;
 8001f66:	4b4d      	ldr	r3, [pc, #308]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	4b4a      	ldr	r3, [pc, #296]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f72:	801a      	strh	r2, [r3, #0]
		  if (resolution == 1) {
 8001f74:	4b4a      	ldr	r3, [pc, #296]	; (80020a0 <ADC1_2_IRQHandler+0x168>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d106      	bne.n	8001f8a <ADC1_2_IRQHandler+0x52>
			  adc2Result = adc2Result >> 2;			// 1024 channels
 8001f7c:	4b47      	ldr	r3, [pc, #284]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	089b      	lsrs	r3, r3, #2
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	4b45      	ldr	r3, [pc, #276]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f86:	801a      	strh	r2, [r3, #0]
 8001f88:	e009      	b.n	8001f9e <ADC1_2_IRQHandler+0x66>
		  } else {
			  if (resolution == 2) {
 8001f8a:	4b45      	ldr	r3, [pc, #276]	; (80020a0 <ADC1_2_IRQHandler+0x168>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d105      	bne.n	8001f9e <ADC1_2_IRQHandler+0x66>
				  adc2Result = adc2Result >> 1;		// 2048 channels
 8001f92:	4b42      	ldr	r3, [pc, #264]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	085b      	lsrs	r3, r3, #1
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	4b40      	ldr	r3, [pc, #256]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001f9c:	801a      	strh	r2, [r3, #0]
			  }										// else 4096 channels
		  }
		  adc2Result = adc2Result + reservDataSize;	// Reserved additional parameter in send buffer ( 12 bytes )
 8001f9e:	4b3f      	ldr	r3, [pc, #252]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	3306      	adds	r3, #6
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	4b3d      	ldr	r3, [pc, #244]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001fa8:	801a      	strh	r2, [r3, #0]
		  if (spectrData[adc2Result][0] < 0xFFFF)		// Check overflow in channel.
 8001faa:	4b3c      	ldr	r3, [pc, #240]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8001fb2:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001fb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d009      	beq.n	8001fd2 <ADC1_2_IRQHandler+0x9a>
			  spectrData[adc2Result][0]++;
 8001fbe:	4b37      	ldr	r3, [pc, #220]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	4a38      	ldr	r2, [pc, #224]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8001fc4:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8001fc8:	3201      	adds	r2, #1
 8001fca:	b291      	uxth	r1, r2
 8001fcc:	4a35      	ldr	r2, [pc, #212]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8001fce:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		  if (alarmLevel != 0) {		// Record to alarm specter array
 8001fd2:	4b35      	ldr	r3, [pc, #212]	; (80020a8 <ADC1_2_IRQHandler+0x170>)
 8001fd4:	881b      	ldrh	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d01c      	beq.n	8002014 <ADC1_2_IRQHandler+0xdc>
			  if (spectrData[adc2Result][1] < 0xFFFF)		// Check overflow in alarm channel.
 8001fda:	4b30      	ldr	r3, [pc, #192]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	4a31      	ldr	r2, [pc, #196]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	885b      	ldrh	r3, [r3, #2]
 8001fe6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d00d      	beq.n	800200a <ADC1_2_IRQHandler+0xd2>
				  spectrData[adc2Result][1]++;
 8001fee:	4b2b      	ldr	r3, [pc, #172]	; (800209c <ADC1_2_IRQHandler+0x164>)
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	492b      	ldr	r1, [pc, #172]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8001ff6:	0093      	lsls	r3, r2, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	885b      	ldrh	r3, [r3, #2]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	b298      	uxth	r0, r3
 8002000:	4928      	ldr	r1, [pc, #160]	; (80020a4 <ADC1_2_IRQHandler+0x16c>)
 8002002:	0093      	lsls	r3, r2, #2
 8002004:	440b      	add	r3, r1
 8002006:	4602      	mov	r2, r0
 8002008:	805a      	strh	r2, [r3, #2]
			  counterCCAlarm++;
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <ADC1_2_IRQHandler+0x174>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	3301      	adds	r3, #1
 8002010:	4a26      	ldr	r2, [pc, #152]	; (80020ac <ADC1_2_IRQHandler+0x174>)
 8002012:	6013      	str	r3, [r2, #0]
		  }
		  counterCC++;
 8002014:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <ADC1_2_IRQHandler+0x178>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	3301      	adds	r3, #1
 800201a:	4a25      	ldr	r2, [pc, #148]	; (80020b0 <ADC1_2_IRQHandler+0x178>)
 800201c:	6013      	str	r3, [r2, #0]
		  counterALL++;
 800201e:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <ADC1_2_IRQHandler+0x17c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	4a23      	ldr	r2, [pc, #140]	; (80020b4 <ADC1_2_IRQHandler+0x17c>)
 8002026:	6013      	str	r3, [r2, #0]

		  /* intervals for radiation levels */
		  nowInterval = HAL_GetTick();
 8002028:	f000 fae6 	bl	80025f8 <HAL_GetTick>
 800202c:	6078      	str	r0, [r7, #4]
		  if (oldInterval > 0) {
 800202e:	4b22      	ldr	r3, [pc, #136]	; (80020b8 <ADC1_2_IRQHandler+0x180>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d014      	beq.n	8002060 <ADC1_2_IRQHandler+0x128>
			  radBuffer[indexBuffer++] = nowInterval - oldInterval;
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <ADC1_2_IRQHandler+0x180>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4b20      	ldr	r3, [pc, #128]	; (80020bc <ADC1_2_IRQHandler+0x184>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	1c59      	adds	r1, r3, #1
 8002040:	b2c8      	uxtb	r0, r1
 8002042:	491e      	ldr	r1, [pc, #120]	; (80020bc <ADC1_2_IRQHandler+0x184>)
 8002044:	7008      	strb	r0, [r1, #0]
 8002046:	4619      	mov	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	1a9b      	subs	r3, r3, r2
 800204c:	4a1c      	ldr	r2, [pc, #112]	; (80020c0 <ADC1_2_IRQHandler+0x188>)
 800204e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			  if (indexBuffer > radBufferSize - 1) { // Buffer size = radBufferSize.
 8002052:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <ADC1_2_IRQHandler+0x184>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b31      	cmp	r3, #49	; 0x31
 8002058:	d902      	bls.n	8002060 <ADC1_2_IRQHandler+0x128>
				  indexBuffer = 0;
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <ADC1_2_IRQHandler+0x184>)
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
			  }
		  }
		  oldInterval = nowInterval;
 8002060:	4a15      	ldr	r2, [pc, #84]	; (80020b8 <ADC1_2_IRQHandler+0x180>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6013      	str	r3, [r2, #0]

		  if ((cfgData & 64) > 0) {					// Check config data for LED activity
 8002066:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <ADC1_2_IRQHandler+0x18c>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800206e:	2b00      	cmp	r3, #0
 8002070:	dd07      	ble.n	8002082 <ADC1_2_IRQHandler+0x14a>
			  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 8002072:	2201      	movs	r2, #1
 8002074:	2108      	movs	r1, #8
 8002076:	4814      	ldr	r0, [pc, #80]	; (80020c8 <ADC1_2_IRQHandler+0x190>)
 8002078:	f003 fb6e 	bl	8005758 <HAL_GPIO_WritePin>
			  HAL_TIM_Base_Start_IT(&htim15);		// Start timer for turn off LED.
 800207c:	4813      	ldr	r0, [pc, #76]	; (80020cc <ADC1_2_IRQHandler+0x194>)
 800207e:	f005 f855 	bl	800712c <HAL_TIM_Base_Start_IT>
		  }
	  }
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002082:	4813      	ldr	r0, [pc, #76]	; (80020d0 <ADC1_2_IRQHandler+0x198>)
 8002084:	f001 f8e4 	bl	8003250 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002088:	4803      	ldr	r0, [pc, #12]	; (8002098 <ADC1_2_IRQHandler+0x160>)
 800208a:	f001 f8e1 	bl	8003250 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20004170 	.word	0x20004170
 800209c:	20000070 	.word	0x20000070
 80020a0:	20004154 	.word	0x20004154
 80020a4:	20000074 	.word	0x20000074
 80020a8:	20004220 	.word	0x20004220
 80020ac:	20000050 	.word	0x20000050
 80020b0:	20000054 	.word	0x20000054
 80020b4:	20000058 	.word	0x20000058
 80020b8:	20000060 	.word	0x20000060
 80020bc:	20004da0 	.word	0x20004da0
 80020c0:	2000408c 	.word	0x2000408c
 80020c4:	20004df6 	.word	0x20004df6
 80020c8:	48000400 	.word	0x48000400
 80020cc:	200041d4 	.word	0x200041d4
 80020d0:	2000423c 	.word	0x2000423c

080020d4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_RESET); // LED off.
 80020d8:	2200      	movs	r2, #0
 80020da:	2108      	movs	r1, #8
 80020dc:	4805      	ldr	r0, [pc, #20]	; (80020f4 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80020de:	f003 fb3b 	bl	8005758 <HAL_GPIO_WritePin>
	//HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80020e2:	4805      	ldr	r0, [pc, #20]	; (80020f8 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 80020e4:	f005 fac6 	bl	8007674 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim15);
 80020e8:	4803      	ldr	r0, [pc, #12]	; (80020f8 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 80020ea:	f005 f873 	bl	80071d4 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	48000400 	.word	0x48000400
 80020f8:	200041d4 	.word	0x200041d4

080020fc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_3);  // Sound off
 8002100:	2108      	movs	r1, #8
 8002102:	480a      	ldr	r0, [pc, #40]	; (800212c <TIM1_UP_TIM16_IRQHandler+0x30>)
 8002104:	f005 f9d4 	bl	80074b0 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);  // Sound off
 8002108:	210c      	movs	r1, #12
 800210a:	4808      	ldr	r0, [pc, #32]	; (800212c <TIM1_UP_TIM16_IRQHandler+0x30>)
 800210c:	f005 f9d0 	bl	80074b0 <HAL_TIM_OC_Stop>
    HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_RESET); // Vibro off.
 8002110:	2200      	movs	r2, #0
 8002112:	2102      	movs	r1, #2
 8002114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002118:	f003 fb1e 	bl	8005758 <HAL_GPIO_WritePin>

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800211c:	4804      	ldr	r0, [pc, #16]	; (8002130 <TIM1_UP_TIM16_IRQHandler+0x34>)
 800211e:	f005 faa9 	bl	8007674 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim16);
 8002122:	4803      	ldr	r0, [pc, #12]	; (8002130 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8002124:	f005 f856 	bl	80071d4 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20004da8 	.word	0x20004da8
 8002130:	20004e00 	.word	0x20004e00

08002134 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002138:	485d      	ldr	r0, [pc, #372]	; (80022b0 <TIM6_IRQHandler+0x17c>)
 800213a:	f005 fa9b 	bl	8007674 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
  if ((cfgData & 0x3F) > 0 ){  // Sound on.
 800213e:	4b5d      	ldr	r3, [pc, #372]	; (80022b4 <TIM6_IRQHandler+0x180>)
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002146:	2b00      	cmp	r3, #0
 8002148:	f340 80a8 	ble.w	800229c <TIM6_IRQHandler+0x168>
	  switch (alarmLevel) {
 800214c:	4b5a      	ldr	r3, [pc, #360]	; (80022b8 <TIM6_IRQHandler+0x184>)
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	2b03      	cmp	r3, #3
 8002152:	f200 80aa 	bhi.w	80022aa <TIM6_IRQHandler+0x176>
 8002156:	a201      	add	r2, pc, #4	; (adr r2, 800215c <TIM6_IRQHandler+0x28>)
 8002158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215c:	0800216d 	.word	0x0800216d
 8002160:	08002175 	.word	0x08002175
 8002164:	080021d9 	.word	0x080021d9
 8002168:	0800223b 	.word	0x0800223b
	  case 0:
		  alarmCount = 0;
 800216c:	4b53      	ldr	r3, [pc, #332]	; (80022bc <TIM6_IRQHandler+0x188>)
 800216e:	2200      	movs	r2, #0
 8002170:	801a      	strh	r2, [r3, #0]
		  break;
 8002172:	e09a      	b.n	80022aa <TIM6_IRQHandler+0x176>
	  case 1:
		  if (alarmCount-- <= 0) {
 8002174:	4b51      	ldr	r3, [pc, #324]	; (80022bc <TIM6_IRQHandler+0x188>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	1e5a      	subs	r2, r3, #1
 800217a:	b291      	uxth	r1, r2
 800217c:	4a4f      	ldr	r2, [pc, #316]	; (80022bc <TIM6_IRQHandler+0x188>)
 800217e:	8011      	strh	r1, [r2, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d103      	bne.n	800218c <TIM6_IRQHandler+0x58>
			  alarmCount = 4;
 8002184:	4b4d      	ldr	r3, [pc, #308]	; (80022bc <TIM6_IRQHandler+0x188>)
 8002186:	2204      	movs	r2, #4
 8002188:	801a      	strh	r2, [r3, #0]
					  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
					  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
				  }
			  }
		  }
		  break;
 800218a:	e089      	b.n	80022a0 <TIM6_IRQHandler+0x16c>
			  if (alarmCount > 2) {
 800218c:	4b4b      	ldr	r3, [pc, #300]	; (80022bc <TIM6_IRQHandler+0x188>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	2b02      	cmp	r3, #2
 8002192:	f240 8085 	bls.w	80022a0 <TIM6_IRQHandler+0x16c>
				  if ((cfgData & 0x1) != 0) { // Check enabled flag sound level 1
 8002196:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <TIM6_IRQHandler+0x180>)
 8002198:	881b      	ldrh	r3, [r3, #0]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00a      	beq.n	80021b8 <TIM6_IRQHandler+0x84>
					  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);
 80021a2:	2108      	movs	r1, #8
 80021a4:	4846      	ldr	r0, [pc, #280]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 80021a6:	f005 f8a5 	bl	80072f4 <HAL_TIM_OC_Start>
					  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 80021aa:	210c      	movs	r1, #12
 80021ac:	4844      	ldr	r0, [pc, #272]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 80021ae:	f005 f8a1 	bl	80072f4 <HAL_TIM_OC_Start>
					  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 80021b2:	4844      	ldr	r0, [pc, #272]	; (80022c4 <TIM6_IRQHandler+0x190>)
 80021b4:	f004 ffba 	bl	800712c <HAL_TIM_Base_Start_IT>
				  if ((cfgData & 0x2) != 0) { // Check enabled flag vibro level 1
 80021b8:	4b3e      	ldr	r3, [pc, #248]	; (80022b4 <TIM6_IRQHandler+0x180>)
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d06d      	beq.n	80022a0 <TIM6_IRQHandler+0x16c>
					  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
 80021c4:	2201      	movs	r2, #1
 80021c6:	2102      	movs	r1, #2
 80021c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021cc:	f003 fac4 	bl	8005758 <HAL_GPIO_WritePin>
					  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
 80021d0:	483c      	ldr	r0, [pc, #240]	; (80022c4 <TIM6_IRQHandler+0x190>)
 80021d2:	f004 ffab 	bl	800712c <HAL_TIM_Base_Start_IT>
		  break;
 80021d6:	e063      	b.n	80022a0 <TIM6_IRQHandler+0x16c>
	  case 2:
			  if (alarmCount-- <= 0) {
 80021d8:	4b38      	ldr	r3, [pc, #224]	; (80022bc <TIM6_IRQHandler+0x188>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	1e5a      	subs	r2, r3, #1
 80021de:	b291      	uxth	r1, r2
 80021e0:	4a36      	ldr	r2, [pc, #216]	; (80022bc <TIM6_IRQHandler+0x188>)
 80021e2:	8011      	strh	r1, [r2, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d103      	bne.n	80021f0 <TIM6_IRQHandler+0xbc>
				  alarmCount = 5;
 80021e8:	4b34      	ldr	r3, [pc, #208]	; (80022bc <TIM6_IRQHandler+0x188>)
 80021ea:	2205      	movs	r2, #5
 80021ec:	801a      	strh	r2, [r3, #0]
						  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
					  }
				  }
			  }
		  break;
 80021ee:	e059      	b.n	80022a4 <TIM6_IRQHandler+0x170>
				  if (alarmCount > 2) {
 80021f0:	4b32      	ldr	r3, [pc, #200]	; (80022bc <TIM6_IRQHandler+0x188>)
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d955      	bls.n	80022a4 <TIM6_IRQHandler+0x170>
					  if ((cfgData & 0x4) != 0) {  // Check enabled flag sound level 2
 80021f8:	4b2e      	ldr	r3, [pc, #184]	; (80022b4 <TIM6_IRQHandler+0x180>)
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00a      	beq.n	800221a <TIM6_IRQHandler+0xe6>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);
 8002204:	2108      	movs	r1, #8
 8002206:	482e      	ldr	r0, [pc, #184]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 8002208:	f005 f874 	bl	80072f4 <HAL_TIM_OC_Start>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 800220c:	210c      	movs	r1, #12
 800220e:	482c      	ldr	r0, [pc, #176]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 8002210:	f005 f870 	bl	80072f4 <HAL_TIM_OC_Start>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 8002214:	482b      	ldr	r0, [pc, #172]	; (80022c4 <TIM6_IRQHandler+0x190>)
 8002216:	f004 ff89 	bl	800712c <HAL_TIM_Base_Start_IT>
					  if ((cfgData & 0x8) != 0) { // Check enabled flag vibro level 2
 800221a:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <TIM6_IRQHandler+0x180>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	2b00      	cmp	r3, #0
 8002224:	d03e      	beq.n	80022a4 <TIM6_IRQHandler+0x170>
						  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
 8002226:	2201      	movs	r2, #1
 8002228:	2102      	movs	r1, #2
 800222a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800222e:	f003 fa93 	bl	8005758 <HAL_GPIO_WritePin>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
 8002232:	4824      	ldr	r0, [pc, #144]	; (80022c4 <TIM6_IRQHandler+0x190>)
 8002234:	f004 ff7a 	bl	800712c <HAL_TIM_Base_Start_IT>
		  break;
 8002238:	e034      	b.n	80022a4 <TIM6_IRQHandler+0x170>
	  case 3:
			  if (alarmCount-- <= 0) {
 800223a:	4b20      	ldr	r3, [pc, #128]	; (80022bc <TIM6_IRQHandler+0x188>)
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	1e5a      	subs	r2, r3, #1
 8002240:	b291      	uxth	r1, r2
 8002242:	4a1e      	ldr	r2, [pc, #120]	; (80022bc <TIM6_IRQHandler+0x188>)
 8002244:	8011      	strh	r1, [r2, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d103      	bne.n	8002252 <TIM6_IRQHandler+0x11e>
				  alarmCount = 6;
 800224a:	4b1c      	ldr	r3, [pc, #112]	; (80022bc <TIM6_IRQHandler+0x188>)
 800224c:	2206      	movs	r2, #6
 800224e:	801a      	strh	r2, [r3, #0]
						  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
					  }
				  }
			  }
		  break;
 8002250:	e02a      	b.n	80022a8 <TIM6_IRQHandler+0x174>
				  if (alarmCount > 2) {
 8002252:	4b1a      	ldr	r3, [pc, #104]	; (80022bc <TIM6_IRQHandler+0x188>)
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	2b02      	cmp	r3, #2
 8002258:	d926      	bls.n	80022a8 <TIM6_IRQHandler+0x174>
					  if ((cfgData & 0x10) != 0) { // Check enabled flag sound level 3
 800225a:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <TIM6_IRQHandler+0x180>)
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00a      	beq.n	800227c <TIM6_IRQHandler+0x148>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_3);
 8002266:	2108      	movs	r1, #8
 8002268:	4815      	ldr	r0, [pc, #84]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 800226a:	f005 f843 	bl	80072f4 <HAL_TIM_OC_Start>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 800226e:	210c      	movs	r1, #12
 8002270:	4813      	ldr	r0, [pc, #76]	; (80022c0 <TIM6_IRQHandler+0x18c>)
 8002272:	f005 f83f 	bl	80072f4 <HAL_TIM_OC_Start>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 8002276:	4813      	ldr	r0, [pc, #76]	; (80022c4 <TIM6_IRQHandler+0x190>)
 8002278:	f004 ff58 	bl	800712c <HAL_TIM_Base_Start_IT>
					  if ((cfgData & 0x20) != 0) { // Check enabled flag vibro level 3
 800227c:	4b0d      	ldr	r3, [pc, #52]	; (80022b4 <TIM6_IRQHandler+0x180>)
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	f003 0320 	and.w	r3, r3, #32
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00f      	beq.n	80022a8 <TIM6_IRQHandler+0x174>
						  HAL_GPIO_WritePin(GPIOA, VIBRO_PIN, GPIO_PIN_SET); // Vibro on.
 8002288:	2201      	movs	r2, #1
 800228a:	2102      	movs	r1, #2
 800228c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002290:	f003 fa62 	bl	8005758 <HAL_GPIO_WritePin>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Vibro
 8002294:	480b      	ldr	r0, [pc, #44]	; (80022c4 <TIM6_IRQHandler+0x190>)
 8002296:	f004 ff49 	bl	800712c <HAL_TIM_Base_Start_IT>
		  break;
 800229a:	e005      	b.n	80022a8 <TIM6_IRQHandler+0x174>
	  }
  }
 800229c:	bf00      	nop
 800229e:	e004      	b.n	80022aa <TIM6_IRQHandler+0x176>
		  break;
 80022a0:	bf00      	nop
 80022a2:	e002      	b.n	80022aa <TIM6_IRQHandler+0x176>
		  break;
 80022a4:	bf00      	nop
 80022a6:	e000      	b.n	80022aa <TIM6_IRQHandler+0x176>
		  break;
 80022a8:	bf00      	nop

  /* USER CODE END TIM6_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20004d50 	.word	0x20004d50
 80022b4:	20004df6 	.word	0x20004df6
 80022b8:	20004220 	.word	0x20004220
 80022bc:	20004df4 	.word	0x20004df4
 80022c0:	20004da8 	.word	0x20004da8
 80022c4:	20004e00 	.word	0x20004e00

080022c8 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */
  uint32_t realCount;

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 80022ce:	4859      	ldr	r0, [pc, #356]	; (8002434 <LPTIM2_IRQHandler+0x16c>)
 80022d0:	f003 fc02 	bl	8005ad8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */
  avgRadInterval = 0;	// Average interval
 80022d4:	4b58      	ldr	r3, [pc, #352]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
  realCount = 0;		// Counter real data interval
 80022da:	2300      	movs	r3, #0
 80022dc:	607b      	str	r3, [r7, #4]
  for ( int i = 0; i < radBufferSize; i++) {
 80022de:	2300      	movs	r3, #0
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	e014      	b.n	800230e <LPTIM2_IRQHandler+0x46>
	  if (radBuffer[i] > 0) {	// Calculate only positive interval
 80022e4:	4a55      	ldr	r2, [pc, #340]	; (800243c <LPTIM2_IRQHandler+0x174>)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00b      	beq.n	8002308 <LPTIM2_IRQHandler+0x40>
		  realCount++;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3301      	adds	r3, #1
 80022f4:	607b      	str	r3, [r7, #4]
		  avgRadInterval = avgRadInterval + radBuffer[i];
 80022f6:	4a51      	ldr	r2, [pc, #324]	; (800243c <LPTIM2_IRQHandler+0x174>)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80022fe:	4b4e      	ldr	r3, [pc, #312]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4413      	add	r3, r2
 8002304:	4a4c      	ldr	r2, [pc, #304]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 8002306:	6013      	str	r3, [r2, #0]
  for ( int i = 0; i < radBufferSize; i++) {
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	2b31      	cmp	r3, #49	; 0x31
 8002312:	dde7      	ble.n	80022e4 <LPTIM2_IRQHandler+0x1c>
	  }
  }
  if (realCount > 0) {
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d036      	beq.n	8002388 <LPTIM2_IRQHandler+0xc0>
	  avgRadInterval = avgRadInterval / realCount;
 800231a:	4b47      	ldr	r3, [pc, #284]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	fbb2 f3f3 	udiv	r3, r2, r3
 8002324:	4a44      	ldr	r2, [pc, #272]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 8002326:	6013      	str	r3, [r2, #0]
	  if (avgRadInterval < Thr3) {
 8002328:	4b43      	ldr	r3, [pc, #268]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	4b44      	ldr	r3, [pc, #272]	; (8002440 <LPTIM2_IRQHandler+0x178>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d208      	bcs.n	8002346 <LPTIM2_IRQHandler+0x7e>
			  alarmLevel = 3;			// Activate 3 alarm level
 8002334:	4b43      	ldr	r3, [pc, #268]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 8002336:	2203      	movs	r2, #3
 8002338:	801a      	strh	r2, [r3, #0]
			  alarmTime++;
 800233a:	4b43      	ldr	r3, [pc, #268]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a41      	ldr	r2, [pc, #260]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 8002342:	6013      	str	r3, [r2, #0]
 8002344:	e020      	b.n	8002388 <LPTIM2_IRQHandler+0xc0>
	  } else {
		  if (avgRadInterval < Thr2) {
 8002346:	4b3c      	ldr	r3, [pc, #240]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	4b40      	ldr	r3, [pc, #256]	; (800244c <LPTIM2_IRQHandler+0x184>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d208      	bcs.n	8002364 <LPTIM2_IRQHandler+0x9c>
				  alarmLevel = 2;		// Activate 2 alarm level
 8002352:	4b3c      	ldr	r3, [pc, #240]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 8002354:	2202      	movs	r2, #2
 8002356:	801a      	strh	r2, [r3, #0]
				  alarmTime++;
 8002358:	4b3b      	ldr	r3, [pc, #236]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	3301      	adds	r3, #1
 800235e:	4a3a      	ldr	r2, [pc, #232]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	e011      	b.n	8002388 <LPTIM2_IRQHandler+0xc0>
		  } else {
			  if (avgRadInterval < Thr1) {
 8002364:	4b34      	ldr	r3, [pc, #208]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	4b39      	ldr	r3, [pc, #228]	; (8002450 <LPTIM2_IRQHandler+0x188>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	d208      	bcs.n	8002382 <LPTIM2_IRQHandler+0xba>
					  alarmLevel = 1;	// Activate 1 alarm level
 8002370:	4b34      	ldr	r3, [pc, #208]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 8002372:	2201      	movs	r2, #1
 8002374:	801a      	strh	r2, [r3, #0]
					  alarmTime++;
 8002376:	4b34      	ldr	r3, [pc, #208]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	4a32      	ldr	r2, [pc, #200]	; (8002448 <LPTIM2_IRQHandler+0x180>)
 800237e:	6013      	str	r3, [r2, #0]
 8002380:	e002      	b.n	8002388 <LPTIM2_IRQHandler+0xc0>
			  } else {
				  alarmLevel = 0;		// Disable alarm sound
 8002382:	4b30      	ldr	r3, [pc, #192]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 8002384:	2200      	movs	r2, #0
 8002386:	801a      	strh	r2, [r3, #0]
			  }
		  }
	  }
  }
  /* Record log data */
  if (oldAlarmLevel != alarmLevel) {
 8002388:	4b32      	ldr	r3, [pc, #200]	; (8002454 <LPTIM2_IRQHandler+0x18c>)
 800238a:	881a      	ldrh	r2, [r3, #0]
 800238c:	4b2d      	ldr	r3, [pc, #180]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d04b      	beq.n	800242c <LPTIM2_IRQHandler+0x164>
	  logDat[logIndex].timeData = HAL_GetTick() / 1000;
 8002394:	f000 f930 	bl	80025f8 <HAL_GetTick>
 8002398:	4603      	mov	r3, r0
 800239a:	4a2f      	ldr	r2, [pc, #188]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 800239c:	7812      	ldrb	r2, [r2, #0]
 800239e:	4610      	mov	r0, r2
 80023a0:	4a2e      	ldr	r2, [pc, #184]	; (800245c <LPTIM2_IRQHandler+0x194>)
 80023a2:	fba2 2303 	umull	r2, r3, r2, r3
 80023a6:	099a      	lsrs	r2, r3, #6
 80023a8:	492d      	ldr	r1, [pc, #180]	; (8002460 <LPTIM2_IRQHandler+0x198>)
 80023aa:	4603      	mov	r3, r0
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4403      	add	r3, r0
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	601a      	str	r2, [r3, #0]
	  logDat[logIndex].eventType = alarmLevel;
 80023b6:	4b23      	ldr	r3, [pc, #140]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 80023b8:	881a      	ldrh	r2, [r3, #0]
 80023ba:	4b27      	ldr	r3, [pc, #156]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	4619      	mov	r1, r3
 80023c0:	b2d0      	uxtb	r0, r2
 80023c2:	4a27      	ldr	r2, [pc, #156]	; (8002460 <LPTIM2_IRQHandler+0x198>)
 80023c4:	460b      	mov	r3, r1
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	440b      	add	r3, r1
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	3304      	adds	r3, #4
 80023d0:	4602      	mov	r2, r0
 80023d2:	701a      	strb	r2, [r3, #0]
	  logDat[logIndex].event_data = avgRadInterval;
 80023d4:	4b20      	ldr	r3, [pc, #128]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	4b17      	ldr	r3, [pc, #92]	; (8002438 <LPTIM2_IRQHandler+0x170>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	4920      	ldr	r1, [pc, #128]	; (8002460 <LPTIM2_IRQHandler+0x198>)
 80023e0:	4603      	mov	r3, r0
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4403      	add	r3, r0
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	3308      	adds	r3, #8
 80023ec:	601a      	str	r2, [r3, #0]
	  if (logIndex < logSize - 1) {
 80023ee:	4b1a      	ldr	r3, [pc, #104]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2bc6      	cmp	r3, #198	; 0xc6
 80023f4:	d806      	bhi.n	8002404 <LPTIM2_IRQHandler+0x13c>
		  logIndex++;
 80023f6:	4b18      	ldr	r3, [pc, #96]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	3301      	adds	r3, #1
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4b16      	ldr	r3, [pc, #88]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 8002400:	701a      	strb	r2, [r3, #0]
 8002402:	e002      	b.n	800240a <LPTIM2_IRQHandler+0x142>
	  } else {
		  logIndex = 0;
 8002404:	4b14      	ldr	r3, [pc, #80]	; (8002458 <LPTIM2_IRQHandler+0x190>)
 8002406:	2200      	movs	r2, #0
 8002408:	701a      	strb	r2, [r3, #0]
	  }
	  if (++logRecords > logSize) {
 800240a:	4b16      	ldr	r3, [pc, #88]	; (8002464 <LPTIM2_IRQHandler+0x19c>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	3301      	adds	r3, #1
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <LPTIM2_IRQHandler+0x19c>)
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	4b13      	ldr	r3, [pc, #76]	; (8002464 <LPTIM2_IRQHandler+0x19c>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2bc8      	cmp	r3, #200	; 0xc8
 800241c:	d902      	bls.n	8002424 <LPTIM2_IRQHandler+0x15c>
		  logRecords = logSize;
 800241e:	4b11      	ldr	r3, [pc, #68]	; (8002464 <LPTIM2_IRQHandler+0x19c>)
 8002420:	22c8      	movs	r2, #200	; 0xc8
 8002422:	701a      	strb	r2, [r3, #0]
	  }
	  oldAlarmLevel = alarmLevel;
 8002424:	4b07      	ldr	r3, [pc, #28]	; (8002444 <LPTIM2_IRQHandler+0x17c>)
 8002426:	881a      	ldrh	r2, [r3, #0]
 8002428:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <LPTIM2_IRQHandler+0x18c>)
 800242a:	801a      	strh	r2, [r3, #0]
  }
  //uint8_t s[100];
  //sprintf(s, "Avg: %d, Cnt: %d, alarm: %d\r\n", avgRadInterval, realCount, alarmLevel);
  //HAL_UART_Transmit(&huart1, s, strlen((char *)s), 1000);
  /* USER CODE END LPTIM2_IRQn 1 */
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	200042e8 	.word	0x200042e8
 8002438:	2000416c 	.word	0x2000416c
 800243c:	2000408c 	.word	0x2000408c
 8002440:	2000006c 	.word	0x2000006c
 8002444:	20004220 	.word	0x20004220
 8002448:	2000005c 	.word	0x2000005c
 800244c:	20000068 	.word	0x20000068
 8002450:	20000064 	.word	0x20000064
 8002454:	20000000 	.word	0x20000000
 8002458:	20004156 	.word	0x20004156
 800245c:	10624dd3 	.word	0x10624dd3
 8002460:	200043a8 	.word	0x200043a8
 8002464:	20004157 	.word	0x20004157

08002468 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800246c:	4b17      	ldr	r3, [pc, #92]	; (80024cc <SystemInit+0x64>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	4a16      	ldr	r2, [pc, #88]	; (80024cc <SystemInit+0x64>)
 8002474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <SystemInit+0x68>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a13      	ldr	r2, [pc, #76]	; (80024d0 <SystemInit+0x68>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002488:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <SystemInit+0x68>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <SystemInit+0x68>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a0f      	ldr	r2, [pc, #60]	; (80024d0 <SystemInit+0x68>)
 8002494:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002498:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800249c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <SystemInit+0x68>)
 80024a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024a4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024a6:	4b0a      	ldr	r3, [pc, #40]	; (80024d0 <SystemInit+0x68>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a09      	ldr	r2, [pc, #36]	; (80024d0 <SystemInit+0x68>)
 80024ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80024b2:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <SystemInit+0x68>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024b8:	4b04      	ldr	r3, [pc, #16]	; (80024cc <SystemInit+0x64>)
 80024ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024be:	609a      	str	r2, [r3, #8]
#endif
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	e000ed00 	.word	0xe000ed00
 80024d0:	40021000 	.word	0x40021000

080024d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800250c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024d8:	f7ff ffc6 	bl	8002468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024dc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024de:	e003      	b.n	80024e8 <LoopCopyDataInit>

080024e0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024e0:	4b0b      	ldr	r3, [pc, #44]	; (8002510 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024e2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024e4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024e6:	3104      	adds	r1, #4

080024e8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024e8:	480a      	ldr	r0, [pc, #40]	; (8002514 <LoopForever+0xa>)
	ldr	r3, =_edata
 80024ea:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024ec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024ee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024f0:	d3f6      	bcc.n	80024e0 <CopyDataInit>
	ldr	r2, =_sbss
 80024f2:	4a0a      	ldr	r2, [pc, #40]	; (800251c <LoopForever+0x12>)
	b	LoopFillZerobss
 80024f4:	e002      	b.n	80024fc <LoopFillZerobss>

080024f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024f6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024f8:	f842 3b04 	str.w	r3, [r2], #4

080024fc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024fc:	4b08      	ldr	r3, [pc, #32]	; (8002520 <LoopForever+0x16>)
	cmp	r2, r3
 80024fe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002500:	d3f9      	bcc.n	80024f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002502:	f006 fde7 	bl	80090d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002506:	f7fe f95b 	bl	80007c0 <main>

0800250a <LoopForever>:

LoopForever:
    b LoopForever
 800250a:	e7fe      	b.n	800250a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800250c:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002510:	080091b8 	.word	0x080091b8
	ldr	r0, =_sdata
 8002514:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002518:	20000034 	.word	0x20000034
	ldr	r2, =_sbss
 800251c:	20000034 	.word	0x20000034
	ldr	r3, = _ebss
 8002520:	20004e68 	.word	0x20004e68

08002524 <COMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002524:	e7fe      	b.n	8002524 <COMP_IRQHandler>

08002526 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002530:	2003      	movs	r0, #3
 8002532:	f002 f935 	bl	80047a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002536:	2000      	movs	r0, #0
 8002538:	f000 f80e 	bl	8002558 <HAL_InitTick>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	71fb      	strb	r3, [r7, #7]
 8002546:	e001      	b.n	800254c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002548:	f7ff fa3a 	bl	80019c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800254c:	79fb      	ldrb	r3, [r7, #7]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002560:	2300      	movs	r3, #0
 8002562:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002564:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <HAL_InitTick+0x6c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d023      	beq.n	80025b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800256c:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <HAL_InitTick+0x70>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <HAL_InitTick+0x6c>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4619      	mov	r1, r3
 8002576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800257a:	fbb3 f3f1 	udiv	r3, r3, r1
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	4618      	mov	r0, r3
 8002584:	f002 f941 	bl	800480a <HAL_SYSTICK_Config>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10f      	bne.n	80025ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b0f      	cmp	r3, #15
 8002592:	d809      	bhi.n	80025a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002594:	2200      	movs	r2, #0
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800259c:	f002 f90b 	bl	80047b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a0:	4a0a      	ldr	r2, [pc, #40]	; (80025cc <HAL_InitTick+0x74>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e007      	b.n	80025b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	e004      	b.n	80025b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	73fb      	strb	r3, [r7, #15]
 80025b2:	e001      	b.n	80025b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000010 	.word	0x20000010
 80025c8:	20000008 	.word	0x20000008
 80025cc:	2000000c 	.word	0x2000000c

080025d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025d4:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_IncTick+0x20>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <HAL_IncTick+0x24>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <HAL_IncTick+0x24>)
 80025e2:	6013      	str	r3, [r2, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000010 	.word	0x20000010
 80025f4:	20004e64 	.word	0x20004e64

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	; (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20004e64 	.word	0x20004e64

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002628:	d005      	beq.n	8002636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800262a:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <HAL_Delay+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002636:	bf00      	nop
 8002638:	f7ff ffde 	bl	80025f8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f7      	bhi.n	8002638 <HAL_Delay+0x28>
  {
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000010 	.word	0x20000010

08002658 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	431a      	orrs	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	609a      	str	r2, [r3, #8]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
 8002686:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	609a      	str	r2, [r3, #8]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	3360      	adds	r3, #96	; 0x60
 80026d2:	461a      	mov	r2, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b08      	ldr	r3, [pc, #32]	; (8002704 <LL_ADC_SetOffset+0x44>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026f8:	bf00      	nop
 80026fa:	371c      	adds	r7, #28
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	03fff000 	.word	0x03fff000

08002708 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	3360      	adds	r3, #96	; 0x60
 8002716:	461a      	mov	r2, r3
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002728:	4618      	mov	r0, r3
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3360      	adds	r3, #96	; 0x60
 8002744:	461a      	mov	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	4413      	add	r3, r2
 800274c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	431a      	orrs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800275e:	bf00      	nop
 8002760:	371c      	adds	r7, #28
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	431a      	orrs	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	615a      	str	r2, [r3, #20]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b087      	sub	sp, #28
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3330      	adds	r3, #48	; 0x30
 80027c6:	461a      	mov	r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	0a1b      	lsrs	r3, r3, #8
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	4413      	add	r3, r2
 80027d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	f003 031f 	and.w	r3, r3, #31
 80027e0:	211f      	movs	r1, #31
 80027e2:	fa01 f303 	lsl.w	r3, r1, r3
 80027e6:	43db      	mvns	r3, r3
 80027e8:	401a      	ands	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	0e9b      	lsrs	r3, r3, #26
 80027ee:	f003 011f 	and.w	r1, r3, #31
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	fa01 f303 	lsl.w	r3, r1, r3
 80027fc:	431a      	orrs	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002802:	bf00      	nop
 8002804:	371c      	adds	r7, #28
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	3314      	adds	r3, #20
 8002844:	461a      	mov	r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	0e5b      	lsrs	r3, r3, #25
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	4413      	add	r3, r2
 8002852:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	0d1b      	lsrs	r3, r3, #20
 800285c:	f003 031f 	and.w	r3, r3, #31
 8002860:	2107      	movs	r1, #7
 8002862:	fa01 f303 	lsl.w	r3, r1, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	401a      	ands	r2, r3
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	0d1b      	lsrs	r3, r3, #20
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	431a      	orrs	r2, r3
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800287e:	bf00      	nop
 8002880:	371c      	adds	r7, #28
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a4:	43db      	mvns	r3, r3
 80028a6:	401a      	ands	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f003 0318 	and.w	r3, r3, #24
 80028ae:	4908      	ldr	r1, [pc, #32]	; (80028d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028b0:	40d9      	lsrs	r1, r3
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	400b      	ands	r3, r1
 80028b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ba:	431a      	orrs	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028c2:	bf00      	nop
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	0007ffff 	.word	0x0007ffff

080028d4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 031f 	and.w	r3, r3, #31
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800291c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6093      	str	r3, [r2, #8]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002944:	d101      	bne.n	800294a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002968:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800296c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002990:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002994:	d101      	bne.n	800299a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029bc:	f043 0201 	orr.w	r2, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029e4:	f043 0202 	orr.w	r2, r3, #2
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d101      	bne.n	8002a10 <LL_ADC_IsEnabled+0x18>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <LL_ADC_IsEnabled+0x1a>
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b083      	sub	sp, #12
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d101      	bne.n	8002a36 <LL_ADC_IsDisableOngoing+0x18>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <LL_ADC_IsDisableOngoing+0x1a>
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a58:	f043 0204 	orr.w	r2, r3, #4
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a80:	f043 0210 	orr.w	r2, r3, #16
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d101      	bne.n	8002aac <LL_ADC_REG_IsConversionOngoing+0x18>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002aca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ace:	f043 0220 	orr.w	r2, r3, #32
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d101      	bne.n	8002afa <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b089      	sub	sp, #36	; 0x24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e131      	b.n	8002d86 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d109      	bne.n	8002b44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7fe ff69 	bl	8001a08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fef1 	bl	8002930 <LL_ADC_IsDeepPowerDownEnabled>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d004      	beq.n	8002b5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff fed7 	bl	800290c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff ff0c 	bl	8002980 <LL_ADC_IsInternalRegulatorEnabled>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d115      	bne.n	8002b9a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fef0 	bl	8002958 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b78:	4b85      	ldr	r3, [pc, #532]	; (8002d90 <HAL_ADC_Init+0x288>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	099b      	lsrs	r3, r3, #6
 8002b7e:	4a85      	ldr	r2, [pc, #532]	; (8002d94 <HAL_ADC_Init+0x28c>)
 8002b80:	fba2 2303 	umull	r2, r3, r2, r3
 8002b84:	099b      	lsrs	r3, r3, #6
 8002b86:	3301      	adds	r3, #1
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b8c:	e002      	b.n	8002b94 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	3b01      	subs	r3, #1
 8002b92:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1f9      	bne.n	8002b8e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff feee 	bl	8002980 <LL_ADC_IsInternalRegulatorEnabled>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10d      	bne.n	8002bc6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bae:	f043 0210 	orr.w	r2, r3, #16
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bba:	f043 0201 	orr.w	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff ff62 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8002bd0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd6:	f003 0310 	and.w	r3, r3, #16
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 80ca 	bne.w	8002d74 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f040 80c6 	bne.w	8002d74 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002bf0:	f043 0202 	orr.w	r2, r3, #2
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fefb 	bl	80029f8 <LL_ADC_IsEnabled>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d110      	bne.n	8002c2a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c08:	4863      	ldr	r0, [pc, #396]	; (8002d98 <HAL_ADC_Init+0x290>)
 8002c0a:	f7ff fef5 	bl	80029f8 <LL_ADC_IsEnabled>
 8002c0e:	4604      	mov	r4, r0
 8002c10:	4862      	ldr	r0, [pc, #392]	; (8002d9c <HAL_ADC_Init+0x294>)
 8002c12:	f7ff fef1 	bl	80029f8 <LL_ADC_IsEnabled>
 8002c16:	4603      	mov	r3, r0
 8002c18:	4323      	orrs	r3, r4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d105      	bne.n	8002c2a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4619      	mov	r1, r3
 8002c24:	485e      	ldr	r0, [pc, #376]	; (8002da0 <HAL_ADC_Init+0x298>)
 8002c26:	f7ff fd17 	bl	8002658 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	7e5b      	ldrb	r3, [r3, #25]
 8002c2e:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c34:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002c3a:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002c40:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c48:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d106      	bne.n	8002c66 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	045b      	lsls	r3, r3, #17
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c72:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	4b46      	ldr	r3, [pc, #280]	; (8002da4 <HAL_ADC_Init+0x29c>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6812      	ldr	r2, [r2, #0]
 8002c90:	69b9      	ldr	r1, [r7, #24]
 8002c92:	430b      	orrs	r3, r1
 8002c94:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fefa 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8002ca0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff ff1b 	bl	8002ae2 <LL_ADC_INJ_IsConversionOngoing>
 8002cac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d13d      	bne.n	8002d30 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d13a      	bne.n	8002d30 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cbe:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cc6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cd6:	f023 0302 	bic.w	r3, r3, #2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	69b9      	ldr	r1, [r7, #24]
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d118      	bne.n	8002d20 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002cf8:	f023 0304 	bic.w	r3, r3, #4
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002d04:	4311      	orrs	r1, r2
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002d0a:	4311      	orrs	r1, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002d10:	430a      	orrs	r2, r1
 8002d12:	431a      	orrs	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	611a      	str	r2, [r3, #16]
 8002d1e:	e007      	b.n	8002d30 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691a      	ldr	r2, [r3, #16]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d10c      	bne.n	8002d52 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	f023 010f 	bic.w	r1, r3, #15
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	1e5a      	subs	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d50:	e007      	b.n	8002d62 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 020f 	bic.w	r2, r2, #15
 8002d60:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d66:	f023 0303 	bic.w	r3, r3, #3
 8002d6a:	f043 0201 	orr.w	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	655a      	str	r2, [r3, #84]	; 0x54
 8002d72:	e007      	b.n	8002d84 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d78:	f043 0210 	orr.w	r2, r3, #16
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d84:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3724      	adds	r7, #36	; 0x24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd90      	pop	{r4, r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000008 	.word	0x20000008
 8002d94:	053e2d63 	.word	0x053e2d63
 8002d98:	50040000 	.word	0x50040000
 8002d9c:	50040100 	.word	0x50040100
 8002da0:	50040300 	.word	0x50040300
 8002da4:	fff0c007 	.word	0xfff0c007

08002da8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002db0:	4893      	ldr	r0, [pc, #588]	; (8003000 <HAL_ADC_Start_IT+0x258>)
 8002db2:	f7ff fd8f 	bl	80028d4 <LL_ADC_GetMultimode>
 8002db6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff fe69 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f040 8111 	bne.w	8002fec <HAL_ADC_Start_IT+0x244>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_ADC_Start_IT+0x30>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e10e      	b.n	8002ff6 <HAL_ADC_Start_IT+0x24e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f001 f92f 	bl	8004044 <ADC_Enable>
 8002de6:	4603      	mov	r3, r0
 8002de8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002dea:	7dfb      	ldrb	r3, [r7, #23]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f040 80f8 	bne.w	8002fe2 <HAL_ADC_Start_IT+0x23a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a7e      	ldr	r2, [pc, #504]	; (8003004 <HAL_ADC_Start_IT+0x25c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d002      	beq.n	8002e16 <HAL_ADC_Start_IT+0x6e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	e000      	b.n	8002e18 <HAL_ADC_Start_IT+0x70>
 8002e16:	4b7c      	ldr	r3, [pc, #496]	; (8003008 <HAL_ADC_Start_IT+0x260>)
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d002      	beq.n	8002e26 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d105      	bne.n	8002e32 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d006      	beq.n	8002e4c <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e42:	f023 0206 	bic.w	r2, r3, #6
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	659a      	str	r2, [r3, #88]	; 0x58
 8002e4a:	e002      	b.n	8002e52 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	221c      	movs	r2, #28
 8002e58:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 021c 	bic.w	r2, r2, #28
 8002e70:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d108      	bne.n	8002e8c <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0208 	orr.w	r2, r2, #8
 8002e88:	605a      	str	r2, [r3, #4]
          break;
 8002e8a:	e008      	b.n	8002e9e <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0204 	orr.w	r2, r2, #4
 8002e9a:	605a      	str	r2, [r3, #4]
          break;
 8002e9c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d107      	bne.n	8002eb6 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f042 0210 	orr.w	r2, r2, #16
 8002eb4:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a52      	ldr	r2, [pc, #328]	; (8003004 <HAL_ADC_Start_IT+0x25c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d002      	beq.n	8002ec6 <HAL_ADC_Start_IT+0x11e>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	e000      	b.n	8002ec8 <HAL_ADC_Start_IT+0x120>
 8002ec6:	4b50      	ldr	r3, [pc, #320]	; (8003008 <HAL_ADC_Start_IT+0x260>)
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d008      	beq.n	8002ee2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d005      	beq.n	8002ee2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	2b05      	cmp	r3, #5
 8002eda:	d002      	beq.n	8002ee2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	2b09      	cmp	r3, #9
 8002ee0:	d13b      	bne.n	8002f5a <HAL_ADC_Start_IT+0x1b2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d02d      	beq.n	8002f4c <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ef8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d110      	bne.n	8002f2a <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0220 	bic.w	r2, r2, #32
 8002f16:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f26:	605a      	str	r2, [r3, #4]
              break;
 8002f28:	e011      	b.n	8002f4e <HAL_ADC_Start_IT+0x1a6>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f38:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0220 	orr.w	r2, r2, #32
 8002f48:	605a      	str	r2, [r3, #4]
              break;
 8002f4a:	e000      	b.n	8002f4e <HAL_ADC_Start_IT+0x1a6>
          }
        }
 8002f4c:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fd76 	bl	8002a44 <LL_ADC_REG_StartConversion>
 8002f58:	e04c      	b.n	8002ff4 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a26      	ldr	r2, [pc, #152]	; (8003004 <HAL_ADC_Start_IT+0x25c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d002      	beq.n	8002f76 <HAL_ADC_Start_IT+0x1ce>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	e000      	b.n	8002f78 <HAL_ADC_Start_IT+0x1d0>
 8002f76:	4b24      	ldr	r3, [pc, #144]	; (8003008 <HAL_ADC_Start_IT+0x260>)
 8002f78:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d035      	beq.n	8002ff2 <HAL_ADC_Start_IT+0x24a>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f8e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d110      	bne.n	8002fc0 <HAL_ADC_Start_IT+0x218>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0220 	bic.w	r2, r2, #32
 8002fac:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fbc:	605a      	str	r2, [r3, #4]
              break;
 8002fbe:	e019      	b.n	8002ff4 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fce:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0220 	orr.w	r2, r2, #32
 8002fde:	605a      	str	r2, [r3, #4]
              break;
 8002fe0:	e008      	b.n	8002ff4 <HAL_ADC_Start_IT+0x24c>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002fea:	e003      	b.n	8002ff4 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fec:	2302      	movs	r3, #2
 8002fee:	75fb      	strb	r3, [r7, #23]
 8002ff0:	e000      	b.n	8002ff4 <HAL_ADC_Start_IT+0x24c>
        }
 8002ff2:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 8002ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	50040300 	.word	0x50040300
 8003004:	50040100 	.word	0x50040100
 8003008:	50040000 	.word	0x50040000

0800300c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003018:	4850      	ldr	r0, [pc, #320]	; (800315c <HAL_ADC_Start_DMA+0x150>)
 800301a:	f7ff fc5b 	bl	80028d4 <LL_ADC_GetMultimode>
 800301e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fd35 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	f040 808e 	bne.w	800314e <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_ADC_Start_DMA+0x34>
 800303c:	2302      	movs	r3, #2
 800303e:	e089      	b.n	8003154 <HAL_ADC_Start_DMA+0x148>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d005      	beq.n	800305a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b05      	cmp	r3, #5
 8003052:	d002      	beq.n	800305a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b09      	cmp	r3, #9
 8003058:	d172      	bne.n	8003140 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 fff2 	bl	8004044 <ADC_Enable>
 8003060:	4603      	mov	r3, r0
 8003062:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003064:	7dfb      	ldrb	r3, [r7, #23]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d165      	bne.n	8003136 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003072:	f023 0301 	bic.w	r3, r3, #1
 8003076:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a37      	ldr	r2, [pc, #220]	; (8003160 <HAL_ADC_Start_DMA+0x154>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d002      	beq.n	800308e <HAL_ADC_Start_DMA+0x82>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	e000      	b.n	8003090 <HAL_ADC_Start_DMA+0x84>
 800308e:	4b35      	ldr	r3, [pc, #212]	; (8003164 <HAL_ADC_Start_DMA+0x158>)
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	4293      	cmp	r3, r2
 8003096:	d002      	beq.n	800309e <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d105      	bne.n	80030aa <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d006      	beq.n	80030c4 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	f023 0206 	bic.w	r2, r3, #6
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	659a      	str	r2, [r3, #88]	; 0x58
 80030c2:	e002      	b.n	80030ca <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ce:	4a26      	ldr	r2, [pc, #152]	; (8003168 <HAL_ADC_Start_DMA+0x15c>)
 80030d0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030d6:	4a25      	ldr	r2, [pc, #148]	; (800316c <HAL_ADC_Start_DMA+0x160>)
 80030d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030de:	4a24      	ldr	r2, [pc, #144]	; (8003170 <HAL_ADC_Start_DMA+0x164>)
 80030e0:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	221c      	movs	r2, #28
 80030e8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0210 	orr.w	r2, r2, #16
 8003100:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68da      	ldr	r2, [r3, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3340      	adds	r3, #64	; 0x40
 800311c:	4619      	mov	r1, r3
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f001 fcc9 	bl	8004ab8 <HAL_DMA_Start_IT>
 8003126:	4603      	mov	r3, r0
 8003128:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff fc88 	bl	8002a44 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003134:	e00d      	b.n	8003152 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800313e:	e008      	b.n	8003152 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800314c:	e001      	b.n	8003152 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800314e:	2302      	movs	r3, #2
 8003150:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003152:	7dfb      	ldrb	r3, [r7, #23]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	50040300 	.word	0x50040300
 8003160:	50040100 	.word	0x50040100
 8003164:	50040000 	.word	0x50040000
 8003168:	080041c7 	.word	0x080041c7
 800316c:	0800429f 	.word	0x0800429f
 8003170:	080042bb 	.word	0x080042bb

08003174 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_ADC_Stop_DMA+0x16>
 8003186:	2302      	movs	r3, #2
 8003188:	e051      	b.n	800322e <HAL_ADC_Stop_DMA+0xba>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003192:	2103      	movs	r1, #3
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 fe99 	bl	8003ecc <ADC_ConversionStop>
 800319a:	4603      	mov	r3, r0
 800319c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d13f      	bne.n	8003224 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0201 	bic.w	r2, r2, #1
 80031b2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d10f      	bne.n	80031e2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	4618      	mov	r0, r3
 80031c8:	f001 fcd6 	bl	8004b78 <HAL_DMA_Abort>
 80031cc:	4603      	mov	r3, r0
 80031ce:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d005      	beq.n	80031e2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0210 	bic.w	r2, r2, #16
 80031f0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80031f2:	7bfb      	ldrb	r3, [r7, #15]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d105      	bne.n	8003204 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 ff85 	bl	8004108 <ADC_Disable>
 80031fe:	4603      	mov	r3, r0
 8003200:	73fb      	strb	r3, [r7, #15]
 8003202:	e002      	b.n	800320a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 ff7f 	bl	8004108 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d109      	bne.n	8003224 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003214:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	f043 0201 	orr.w	r2, r3, #1
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800322c:	7bfb      	ldrb	r3, [r7, #15]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	; 0x28
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003258:	2300      	movs	r3, #0
 800325a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800326c:	4882      	ldr	r0, [pc, #520]	; (8003478 <HAL_ADC_IRQHandler+0x228>)
 800326e:	f7ff fb31 	bl	80028d4 <LL_ADC_GetMultimode>
 8003272:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d017      	beq.n	80032ae <HAL_ADC_IRQHandler+0x5e>
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d012      	beq.n	80032ae <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328c:	f003 0310 	and.w	r3, r3, #16
 8003290:	2b00      	cmp	r3, #0
 8003292:	d105      	bne.n	80032a0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003298:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f001 f8ff 	bl	80044a4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2202      	movs	r2, #2
 80032ac:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d004      	beq.n	80032c2 <HAL_ADC_IRQHandler+0x72>
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	f003 0304 	and.w	r3, r3, #4
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10a      	bne.n	80032d8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 8083 	beq.w	80033d4 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	f003 0308 	and.w	r3, r3, #8
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d07d      	beq.n	80033d4 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d105      	bne.n	80032f0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fa4b 	bl	8002790 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d062      	beq.n	80033c6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a5d      	ldr	r2, [pc, #372]	; (800347c <HAL_ADC_IRQHandler+0x22c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d002      	beq.n	8003310 <HAL_ADC_IRQHandler+0xc0>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	e000      	b.n	8003312 <HAL_ADC_IRQHandler+0xc2>
 8003310:	4b5b      	ldr	r3, [pc, #364]	; (8003480 <HAL_ADC_IRQHandler+0x230>)
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	6812      	ldr	r2, [r2, #0]
 8003316:	4293      	cmp	r3, r2
 8003318:	d008      	beq.n	800332c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2b05      	cmp	r3, #5
 8003324:	d002      	beq.n	800332c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b09      	cmp	r3, #9
 800332a:	d104      	bne.n	8003336 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	623b      	str	r3, [r7, #32]
 8003334:	e00c      	b.n	8003350 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a50      	ldr	r2, [pc, #320]	; (800347c <HAL_ADC_IRQHandler+0x22c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d002      	beq.n	8003346 <HAL_ADC_IRQHandler+0xf6>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	e000      	b.n	8003348 <HAL_ADC_IRQHandler+0xf8>
 8003346:	4b4e      	ldr	r3, [pc, #312]	; (8003480 <HAL_ADC_IRQHandler+0x230>)
 8003348:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d135      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b08      	cmp	r3, #8
 8003366:	d12e      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fb91 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d11a      	bne.n	80033ae <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 020c 	bic.w	r2, r2, #12
 8003386:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003398:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d112      	bne.n	80033c6 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	655a      	str	r2, [r3, #84]	; 0x54
 80033ac:	e00b      	b.n	80033c6 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b2:	f043 0210 	orr.w	r2, r3, #16
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033be:	f043 0201 	orr.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f95c 	bl	8003684 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	220c      	movs	r2, #12
 80033d2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d004      	beq.n	80033e8 <HAL_ADC_IRQHandler+0x198>
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f003 0320 	and.w	r3, r3, #32
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 809f 	beq.w	8003532 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 8099 	beq.w	8003532 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d105      	bne.n	8003418 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003410:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff f9f6 	bl	800280e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003422:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff f9b1 	bl	8002790 <LL_ADC_REG_IsTriggerSourceSWStart>
 800342e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a11      	ldr	r2, [pc, #68]	; (800347c <HAL_ADC_IRQHandler+0x22c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d002      	beq.n	8003440 <HAL_ADC_IRQHandler+0x1f0>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	e000      	b.n	8003442 <HAL_ADC_IRQHandler+0x1f2>
 8003440:	4b0f      	ldr	r3, [pc, #60]	; (8003480 <HAL_ADC_IRQHandler+0x230>)
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6812      	ldr	r2, [r2, #0]
 8003446:	4293      	cmp	r3, r2
 8003448:	d008      	beq.n	800345c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	2b06      	cmp	r3, #6
 8003454:	d002      	beq.n	800345c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b07      	cmp	r3, #7
 800345a:	d104      	bne.n	8003466 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	623b      	str	r3, [r7, #32]
 8003464:	e013      	b.n	800348e <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a04      	ldr	r2, [pc, #16]	; (800347c <HAL_ADC_IRQHandler+0x22c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d009      	beq.n	8003484 <HAL_ADC_IRQHandler+0x234>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	e007      	b.n	8003486 <HAL_ADC_IRQHandler+0x236>
 8003476:	bf00      	nop
 8003478:	50040300 	.word	0x50040300
 800347c:	50040100 	.word	0x50040100
 8003480:	50040000 	.word	0x50040000
 8003484:	4b7d      	ldr	r3, [pc, #500]	; (800367c <HAL_ADC_IRQHandler+0x42c>)
 8003486:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d047      	beq.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d007      	beq.n	80034ae <HAL_ADC_IRQHandler+0x25e>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d03f      	beq.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d13a      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b8:	2b40      	cmp	r3, #64	; 0x40
 80034ba:	d133      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80034bc:	6a3b      	ldr	r3, [r7, #32]
 80034be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d12e      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fb09 	bl	8002ae2 <LL_ADC_INJ_IsConversionOngoing>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d11a      	bne.n	800350c <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034e4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d112      	bne.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003502:	f043 0201 	orr.w	r2, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	655a      	str	r2, [r3, #84]	; 0x54
 800350a:	e00b      	b.n	8003524 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	f043 0210 	orr.w	r2, r3, #16
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800351c:	f043 0201 	orr.w	r2, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 ff95 	bl	8004454 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2260      	movs	r2, #96	; 0x60
 8003530:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003538:	2b00      	cmp	r3, #0
 800353a:	d011      	beq.n	8003560 <HAL_ADC_IRQHandler+0x310>
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00c      	beq.n	8003560 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8aa 	bl	80036ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2280      	movs	r2, #128	; 0x80
 800355e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d012      	beq.n	8003590 <HAL_ADC_IRQHandler+0x340>
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00d      	beq.n	8003590 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003578:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 ff7b 	bl	800447c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800358e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003596:	2b00      	cmp	r3, #0
 8003598:	d012      	beq.n	80035c0 <HAL_ADC_IRQHandler+0x370>
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00d      	beq.n	80035c0 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 ff6d 	bl	8004490 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035be:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f003 0310 	and.w	r3, r3, #16
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d036      	beq.n	8003638 <HAL_ADC_IRQHandler+0x3e8>
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d031      	beq.n	8003638 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d102      	bne.n	80035e2 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80035dc:	2301      	movs	r3, #1
 80035de:	627b      	str	r3, [r7, #36]	; 0x24
 80035e0:	e014      	b.n	800360c <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80035e8:	4825      	ldr	r0, [pc, #148]	; (8003680 <HAL_ADC_IRQHandler+0x430>)
 80035ea:	f7ff f981 	bl	80028f0 <LL_ADC_GetMultiDMATransfer>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80035f4:	2301      	movs	r3, #1
 80035f6:	627b      	str	r3, [r7, #36]	; 0x24
 80035f8:	e008      	b.n	800360c <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003608:	2301      	movs	r3, #1
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360e:	2b01      	cmp	r3, #1
 8003610:	d10e      	bne.n	8003630 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003616:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003622:	f043 0202 	orr.w	r2, r3, #2
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f848 	bl	80036c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2210      	movs	r2, #16
 8003636:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800363e:	2b00      	cmp	r3, #0
 8003640:	d018      	beq.n	8003674 <HAL_ADC_IRQHandler+0x424>
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003650:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365c:	f043 0208 	orr.w	r2, r3, #8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800366c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fefa 	bl	8004468 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003674:	bf00      	nop
 8003676:	3728      	adds	r7, #40	; 0x28
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	50040000 	.word	0x50040000
 8003680:	50040300 	.word	0x50040300

08003684 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b0b6      	sub	sp, #216	; 0xd8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036de:	2300      	movs	r3, #0
 80036e0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d101      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x22>
 80036f2:	2302      	movs	r3, #2
 80036f4:	e3d5      	b.n	8003ea2 <HAL_ADC_ConfigChannel+0x7ce>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff f9c6 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 83ba 	bne.w	8003e84 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b05      	cmp	r3, #5
 8003716:	d824      	bhi.n	8003762 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	3b02      	subs	r3, #2
 800371e:	2b03      	cmp	r3, #3
 8003720:	d81b      	bhi.n	800375a <HAL_ADC_ConfigChannel+0x86>
 8003722:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <HAL_ADC_ConfigChannel+0x54>)
 8003724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003728:	08003739 	.word	0x08003739
 800372c:	08003741 	.word	0x08003741
 8003730:	08003749 	.word	0x08003749
 8003734:	08003751 	.word	0x08003751
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	220c      	movs	r2, #12
 800373c:	605a      	str	r2, [r3, #4]
          break;
 800373e:	e011      	b.n	8003764 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2212      	movs	r2, #18
 8003744:	605a      	str	r2, [r3, #4]
          break;
 8003746:	e00d      	b.n	8003764 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2218      	movs	r2, #24
 800374c:	605a      	str	r2, [r3, #4]
          break;
 800374e:	e009      	b.n	8003764 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003756:	605a      	str	r2, [r3, #4]
          break;
 8003758:	e004      	b.n	8003764 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2206      	movs	r2, #6
 800375e:	605a      	str	r2, [r3, #4]
          break;
 8003760:	e000      	b.n	8003764 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003762:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6818      	ldr	r0, [r3, #0]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	f7ff f820 	bl	80027b6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff f98a 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8003780:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff f9aa 	bl	8002ae2 <LL_ADC_INJ_IsConversionOngoing>
 800378e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003792:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003796:	2b00      	cmp	r3, #0
 8003798:	f040 81c1 	bne.w	8003b1e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800379c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f040 81bc 	bne.w	8003b1e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037ae:	d10f      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2200      	movs	r2, #0
 80037ba:	4619      	mov	r1, r3
 80037bc:	f7ff f83a 	bl	8002834 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fe ffce 	bl	800276a <LL_ADC_SetSamplingTimeCommonConfig>
 80037ce:	e00e      	b.n	80037ee <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6819      	ldr	r1, [r3, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	461a      	mov	r2, r3
 80037de:	f7ff f829 	bl	8002834 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2100      	movs	r1, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7fe ffbe 	bl	800276a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	695a      	ldr	r2, [r3, #20]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	08db      	lsrs	r3, r3, #3
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b04      	cmp	r3, #4
 800380e:	d00a      	beq.n	8003826 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6919      	ldr	r1, [r3, #16]
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003820:	f7fe ff4e 	bl	80026c0 <LL_ADC_SetOffset>
 8003824:	e17b      	b.n	8003b1e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2100      	movs	r1, #0
 800382c:	4618      	mov	r0, r3
 800382e:	f7fe ff6b 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003832:	4603      	mov	r3, r0
 8003834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x17e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe ff60 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003848:	4603      	mov	r3, r0
 800384a:	0e9b      	lsrs	r3, r3, #26
 800384c:	f003 021f 	and.w	r2, r3, #31
 8003850:	e01e      	b.n	8003890 <HAL_ADC_ConfigChannel+0x1bc>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2100      	movs	r1, #0
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe ff55 	bl	8002708 <LL_ADC_GetOffsetChannel>
 800385e:	4603      	mov	r3, r0
 8003860:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003864:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003868:	fa93 f3a3 	rbit	r3, r3
 800386c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003870:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003874:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003878:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8003880:	2320      	movs	r3, #32
 8003882:	e004      	b.n	800388e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003884:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003888:	fab3 f383 	clz	r3, r3
 800388c:	b2db      	uxtb	r3, r3
 800388e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003898:	2b00      	cmp	r3, #0
 800389a:	d105      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x1d4>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	0e9b      	lsrs	r3, r3, #26
 80038a2:	f003 031f 	and.w	r3, r3, #31
 80038a6:	e018      	b.n	80038da <HAL_ADC_ConfigChannel+0x206>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038b4:	fa93 f3a3 	rbit	r3, r3
 80038b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80038bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80038c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80038cc:	2320      	movs	r3, #32
 80038ce:	e004      	b.n	80038da <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80038d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038d4:	fab3 f383 	clz	r3, r3
 80038d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038da:	429a      	cmp	r2, r3
 80038dc:	d106      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2200      	movs	r2, #0
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe ff24 	bl	8002734 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2101      	movs	r1, #1
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe ff08 	bl	8002708 <LL_ADC_GetOffsetChannel>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10a      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x244>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2101      	movs	r1, #1
 8003908:	4618      	mov	r0, r3
 800390a:	f7fe fefd 	bl	8002708 <LL_ADC_GetOffsetChannel>
 800390e:	4603      	mov	r3, r0
 8003910:	0e9b      	lsrs	r3, r3, #26
 8003912:	f003 021f 	and.w	r2, r3, #31
 8003916:	e01e      	b.n	8003956 <HAL_ADC_ConfigChannel+0x282>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2101      	movs	r1, #1
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe fef2 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003924:	4603      	mov	r3, r0
 8003926:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800392e:	fa93 f3a3 	rbit	r3, r3
 8003932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800393a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800393e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003946:	2320      	movs	r3, #32
 8003948:	e004      	b.n	8003954 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800394a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800394e:	fab3 f383 	clz	r3, r3
 8003952:	b2db      	uxtb	r3, r3
 8003954:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <HAL_ADC_ConfigChannel+0x29a>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	0e9b      	lsrs	r3, r3, #26
 8003968:	f003 031f 	and.w	r3, r3, #31
 800396c:	e018      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x2cc>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003976:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800397a:	fa93 f3a3 	rbit	r3, r3
 800397e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003982:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800398a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8003992:	2320      	movs	r3, #32
 8003994:	e004      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003996:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800399a:	fab3 f383 	clz	r3, r3
 800399e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d106      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2200      	movs	r2, #0
 80039aa:	2101      	movs	r1, #1
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fe fec1 	bl	8002734 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2102      	movs	r1, #2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fe fea5 	bl	8002708 <LL_ADC_GetOffsetChannel>
 80039be:	4603      	mov	r3, r0
 80039c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10a      	bne.n	80039de <HAL_ADC_ConfigChannel+0x30a>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2102      	movs	r1, #2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fe fe9a 	bl	8002708 <LL_ADC_GetOffsetChannel>
 80039d4:	4603      	mov	r3, r0
 80039d6:	0e9b      	lsrs	r3, r3, #26
 80039d8:	f003 021f 	and.w	r2, r3, #31
 80039dc:	e01e      	b.n	8003a1c <HAL_ADC_ConfigChannel+0x348>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2102      	movs	r1, #2
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fe fe8f 	bl	8002708 <LL_ADC_GetOffsetChannel>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039f4:	fa93 f3a3 	rbit	r3, r3
 80039f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80039fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003a04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8003a0c:	2320      	movs	r3, #32
 8003a0e:	e004      	b.n	8003a1a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8003a10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a14:	fab3 f383 	clz	r3, r3
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d105      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x360>
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0e9b      	lsrs	r3, r3, #26
 8003a2e:	f003 031f 	and.w	r3, r3, #31
 8003a32:	e016      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x38e>
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a40:	fa93 f3a3 	rbit	r3, r3
 8003a44:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003a46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003a4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d101      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003a54:	2320      	movs	r3, #32
 8003a56:	e004      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003a58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a5c:	fab3 f383 	clz	r3, r3
 8003a60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d106      	bne.n	8003a74 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe fe60 	bl	8002734 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2103      	movs	r1, #3
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fe fe44 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10a      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x3cc>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2103      	movs	r1, #3
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fe fe39 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003a96:	4603      	mov	r3, r0
 8003a98:	0e9b      	lsrs	r3, r3, #26
 8003a9a:	f003 021f 	and.w	r2, r3, #31
 8003a9e:	e017      	b.n	8003ad0 <HAL_ADC_ConfigChannel+0x3fc>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2103      	movs	r1, #3
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fe fe2e 	bl	8002708 <LL_ADC_GetOffsetChannel>
 8003aac:	4603      	mov	r3, r0
 8003aae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ab2:	fa93 f3a3 	rbit	r3, r3
 8003ab6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003ab8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003aba:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003abc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8003ac2:	2320      	movs	r3, #32
 8003ac4:	e003      	b.n	8003ace <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ac8:	fab3 f383 	clz	r3, r3
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d105      	bne.n	8003ae8 <HAL_ADC_ConfigChannel+0x414>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	0e9b      	lsrs	r3, r3, #26
 8003ae2:	f003 031f 	and.w	r3, r3, #31
 8003ae6:	e011      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x438>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003af0:	fa93 f3a3 	rbit	r3, r3
 8003af4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003af6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003af8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003b00:	2320      	movs	r3, #32
 8003b02:	e003      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003b04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b06:	fab3 f383 	clz	r3, r3
 8003b0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d106      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2200      	movs	r2, #0
 8003b16:	2103      	movs	r1, #3
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fe fe0b 	bl	8002734 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe ff68 	bl	80029f8 <LL_ADC_IsEnabled>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f040 8140 	bne.w	8003db0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	6819      	ldr	r1, [r3, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	f7fe fea5 	bl	800288c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	4a8f      	ldr	r2, [pc, #572]	; (8003d84 <HAL_ADC_ConfigChannel+0x6b0>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	f040 8131 	bne.w	8003db0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10b      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x4a2>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	0e9b      	lsrs	r3, r3, #26
 8003b64:	3301      	adds	r3, #1
 8003b66:	f003 031f 	and.w	r3, r3, #31
 8003b6a:	2b09      	cmp	r3, #9
 8003b6c:	bf94      	ite	ls
 8003b6e:	2301      	movls	r3, #1
 8003b70:	2300      	movhi	r3, #0
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	e019      	b.n	8003baa <HAL_ADC_ConfigChannel+0x4d6>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b7e:	fa93 f3a3 	rbit	r3, r3
 8003b82:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003b84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b86:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003b88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8003b8e:	2320      	movs	r3, #32
 8003b90:	e003      	b.n	8003b9a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8003b92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b94:	fab3 f383 	clz	r3, r3
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	f003 031f 	and.w	r3, r3, #31
 8003ba0:	2b09      	cmp	r3, #9
 8003ba2:	bf94      	ite	ls
 8003ba4:	2301      	movls	r3, #1
 8003ba6:	2300      	movhi	r3, #0
 8003ba8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d079      	beq.n	8003ca2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d107      	bne.n	8003bca <HAL_ADC_ConfigChannel+0x4f6>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	0e9b      	lsrs	r3, r3, #26
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	069b      	lsls	r3, r3, #26
 8003bc4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bc8:	e015      	b.n	8003bf6 <HAL_ADC_ConfigChannel+0x522>
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bd2:	fa93 f3a3 	rbit	r3, r3
 8003bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003bd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bda:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8003be2:	2320      	movs	r3, #32
 8003be4:	e003      	b.n	8003bee <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8003be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003be8:	fab3 f383 	clz	r3, r3
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	069b      	lsls	r3, r3, #26
 8003bf2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d109      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x542>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	0e9b      	lsrs	r3, r3, #26
 8003c08:	3301      	adds	r3, #1
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	2101      	movs	r1, #1
 8003c10:	fa01 f303 	lsl.w	r3, r1, r3
 8003c14:	e017      	b.n	8003c46 <HAL_ADC_ConfigChannel+0x572>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c1e:	fa93 f3a3 	rbit	r3, r3
 8003c22:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c26:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003c28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8003c2e:	2320      	movs	r3, #32
 8003c30:	e003      	b.n	8003c3a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8003c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c34:	fab3 f383 	clz	r3, r3
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	2101      	movs	r1, #1
 8003c42:	fa01 f303 	lsl.w	r3, r1, r3
 8003c46:	ea42 0103 	orr.w	r1, r2, r3
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10a      	bne.n	8003c6c <HAL_ADC_ConfigChannel+0x598>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	0e9b      	lsrs	r3, r3, #26
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	f003 021f 	and.w	r2, r3, #31
 8003c62:	4613      	mov	r3, r2
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	4413      	add	r3, r2
 8003c68:	051b      	lsls	r3, r3, #20
 8003c6a:	e018      	b.n	8003c9e <HAL_ADC_ConfigChannel+0x5ca>
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c74:	fa93 f3a3 	rbit	r3, r3
 8003c78:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003c7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003c84:	2320      	movs	r3, #32
 8003c86:	e003      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c8a:	fab3 f383 	clz	r3, r3
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	3301      	adds	r3, #1
 8003c92:	f003 021f 	and.w	r2, r3, #31
 8003c96:	4613      	mov	r3, r2
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	4413      	add	r3, r2
 8003c9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	e081      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d107      	bne.n	8003cbe <HAL_ADC_ConfigChannel+0x5ea>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	0e9b      	lsrs	r3, r3, #26
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	069b      	lsls	r3, r3, #26
 8003cb8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cbc:	e015      	b.n	8003cea <HAL_ADC_ConfigChannel+0x616>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc6:	fa93 f3a3 	rbit	r3, r3
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cce:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8003cd6:	2320      	movs	r3, #32
 8003cd8:	e003      	b.n	8003ce2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8003cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cdc:	fab3 f383 	clz	r3, r3
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	069b      	lsls	r3, r3, #26
 8003ce6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d109      	bne.n	8003d0a <HAL_ADC_ConfigChannel+0x636>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	0e9b      	lsrs	r3, r3, #26
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	f003 031f 	and.w	r3, r3, #31
 8003d02:	2101      	movs	r1, #1
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	e017      	b.n	8003d3a <HAL_ADC_ConfigChannel+0x666>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	6a3b      	ldr	r3, [r7, #32]
 8003d12:	fa93 f3a3 	rbit	r3, r3
 8003d16:	61fb      	str	r3, [r7, #28]
  return result;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8003d22:	2320      	movs	r3, #32
 8003d24:	e003      	b.n	8003d2e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	fab3 f383 	clz	r3, r3
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f003 031f 	and.w	r3, r3, #31
 8003d34:	2101      	movs	r1, #1
 8003d36:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3a:	ea42 0103 	orr.w	r1, r2, r3
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10d      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x692>
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	0e9b      	lsrs	r3, r3, #26
 8003d50:	3301      	adds	r3, #1
 8003d52:	f003 021f 	and.w	r2, r3, #31
 8003d56:	4613      	mov	r3, r2
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	4413      	add	r3, r2
 8003d5c:	3b1e      	subs	r3, #30
 8003d5e:	051b      	lsls	r3, r3, #20
 8003d60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d64:	e01e      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x6d0>
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	fa93 f3a3 	rbit	r3, r3
 8003d72:	613b      	str	r3, [r7, #16]
  return result;
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d104      	bne.n	8003d88 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003d7e:	2320      	movs	r3, #32
 8003d80:	e006      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x6bc>
 8003d82:	bf00      	nop
 8003d84:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	fab3 f383 	clz	r3, r3
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	3301      	adds	r3, #1
 8003d92:	f003 021f 	and.w	r2, r3, #31
 8003d96:	4613      	mov	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	4413      	add	r3, r2
 8003d9c:	3b1e      	subs	r3, #30
 8003d9e:	051b      	lsls	r3, r3, #20
 8003da0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003da4:	430b      	orrs	r3, r1
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	6892      	ldr	r2, [r2, #8]
 8003daa:	4619      	mov	r1, r3
 8003dac:	f7fe fd42 	bl	8002834 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	4b3d      	ldr	r3, [pc, #244]	; (8003eac <HAL_ADC_ConfigChannel+0x7d8>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d06c      	beq.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003dbc:	483c      	ldr	r0, [pc, #240]	; (8003eb0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003dbe:	f7fe fc71 	bl	80026a4 <LL_ADC_GetCommonPathInternalCh>
 8003dc2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a3a      	ldr	r2, [pc, #232]	; (8003eb4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d127      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003dd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d121      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a35      	ldr	r2, [pc, #212]	; (8003eb8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d157      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003de6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003dee:	4619      	mov	r1, r3
 8003df0:	482f      	ldr	r0, [pc, #188]	; (8003eb0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003df2:	f7fe fc44 	bl	800267e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003df6:	4b31      	ldr	r3, [pc, #196]	; (8003ebc <HAL_ADC_ConfigChannel+0x7e8>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	099b      	lsrs	r3, r3, #6
 8003dfc:	4a30      	ldr	r2, [pc, #192]	; (8003ec0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	099b      	lsrs	r3, r3, #6
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	4613      	mov	r3, r2
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	4413      	add	r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e10:	e002      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3b01      	subs	r3, #1
 8003e16:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f9      	bne.n	8003e12 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e1e:	e03a      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a27      	ldr	r2, [pc, #156]	; (8003ec4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d113      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x77e>
 8003e2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10d      	bne.n	8003e52 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a1f      	ldr	r2, [pc, #124]	; (8003eb8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d12a      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4819      	ldr	r0, [pc, #100]	; (8003eb0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003e4c:	f7fe fc17 	bl	800267e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e50:	e021      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1c      	ldr	r2, [pc, #112]	; (8003ec8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d11c      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d116      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a12      	ldr	r2, [pc, #72]	; (8003eb8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d111      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e76:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	480c      	ldr	r0, [pc, #48]	; (8003eb0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003e7e:	f7fe fbfe 	bl	800267e <LL_ADC_SetCommonPathInternalCh>
 8003e82:	e008      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e88:	f043 0220 	orr.w	r2, r3, #32
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	37d8      	adds	r7, #216	; 0xd8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	80080000 	.word	0x80080000
 8003eb0:	50040300 	.word	0x50040300
 8003eb4:	c7520000 	.word	0xc7520000
 8003eb8:	50040000 	.word	0x50040000
 8003ebc:	20000008 	.word	0x20000008
 8003ec0:	053e2d63 	.word	0x053e2d63
 8003ec4:	cb840000 	.word	0xcb840000
 8003ec8:	80000001 	.word	0x80000001

08003ecc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fe fdd6 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8003ee8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe fdf7 	bl	8002ae2 <LL_ADC_INJ_IsConversionOngoing>
 8003ef4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d103      	bne.n	8003f04 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 8098 	beq.w	8004034 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d02a      	beq.n	8003f68 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	7e5b      	ldrb	r3, [r3, #25]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d126      	bne.n	8003f68 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	7e1b      	ldrb	r3, [r3, #24]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d122      	bne.n	8003f68 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003f22:	2301      	movs	r3, #1
 8003f24:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003f26:	e014      	b.n	8003f52 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	4a45      	ldr	r2, [pc, #276]	; (8004040 <ADC_ConversionStop+0x174>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d90d      	bls.n	8003f4c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f34:	f043 0210 	orr.w	r2, r3, #16
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f40:	f043 0201 	orr.w	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e074      	b.n	8004036 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d1e3      	bne.n	8003f28 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2240      	movs	r2, #64	; 0x40
 8003f66:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d014      	beq.n	8003f98 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fe fd8e 	bl	8002a94 <LL_ADC_REG_IsConversionOngoing>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00c      	beq.n	8003f98 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe fd4b 	bl	8002a1e <LL_ADC_IsDisableOngoing>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d104      	bne.n	8003f98 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fe fd6a 	bl	8002a6c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d014      	beq.n	8003fc8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fd9d 	bl	8002ae2 <LL_ADC_INJ_IsConversionOngoing>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00c      	beq.n	8003fc8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fe fd33 	bl	8002a1e <LL_ADC_IsDisableOngoing>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d104      	bne.n	8003fc8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fe fd79 	bl	8002aba <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d005      	beq.n	8003fda <ADC_ConversionStop+0x10e>
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d105      	bne.n	8003fe0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	617b      	str	r3, [r7, #20]
        break;
 8003fd8:	e005      	b.n	8003fe6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003fda:	2308      	movs	r3, #8
 8003fdc:	617b      	str	r3, [r7, #20]
        break;
 8003fde:	e002      	b.n	8003fe6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003fe0:	2304      	movs	r3, #4
 8003fe2:	617b      	str	r3, [r7, #20]
        break;
 8003fe4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003fe6:	f7fe fb07 	bl	80025f8 <HAL_GetTick>
 8003fea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003fec:	e01b      	b.n	8004026 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003fee:	f7fe fb03 	bl	80025f8 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b05      	cmp	r3, #5
 8003ffa:	d914      	bls.n	8004026 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	4013      	ands	r3, r2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00d      	beq.n	8004026 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400e:	f043 0210 	orr.w	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401a:	f043 0201 	orr.w	r2, r3, #1
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e007      	b.n	8004036 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	4013      	ands	r3, r2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1dc      	bne.n	8003fee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3720      	adds	r7, #32
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	a33fffff 	.word	0xa33fffff

08004044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4618      	mov	r0, r3
 8004052:	f7fe fcd1 	bl	80029f8 <LL_ADC_IsEnabled>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d14d      	bne.n	80040f8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	4b28      	ldr	r3, [pc, #160]	; (8004104 <ADC_Enable+0xc0>)
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00d      	beq.n	8004086 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406e:	f043 0210 	orr.w	r2, r3, #16
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407a:	f043 0201 	orr.w	r2, r3, #1
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e039      	b.n	80040fa <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fe fc8c 	bl	80029a8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004090:	f7fe fab2 	bl	80025f8 <HAL_GetTick>
 8004094:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004096:	e028      	b.n	80040ea <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f7fe fcab 	bl	80029f8 <LL_ADC_IsEnabled>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d104      	bne.n	80040b2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fe fc7b 	bl	80029a8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040b2:	f7fe faa1 	bl	80025f8 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d914      	bls.n	80040ea <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d00d      	beq.n	80040ea <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d2:	f043 0210 	orr.w	r2, r3, #16
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040de:	f043 0201 	orr.w	r2, r3, #1
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e007      	b.n	80040fa <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d1cf      	bne.n	8004098 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	8000003f 	.word	0x8000003f

08004108 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f7fe fc82 	bl	8002a1e <LL_ADC_IsDisableOngoing>
 800411a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f7fe fc69 	bl	80029f8 <LL_ADC_IsEnabled>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d047      	beq.n	80041bc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d144      	bne.n	80041bc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030d 	and.w	r3, r3, #13
 800413c:	2b01      	cmp	r3, #1
 800413e:	d10c      	bne.n	800415a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f7fe fc43 	bl	80029d0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2203      	movs	r2, #3
 8004150:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004152:	f7fe fa51 	bl	80025f8 <HAL_GetTick>
 8004156:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004158:	e029      	b.n	80041ae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800415e:	f043 0210 	orr.w	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800416a:	f043 0201 	orr.w	r2, r3, #1
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e023      	b.n	80041be <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004176:	f7fe fa3f 	bl	80025f8 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d914      	bls.n	80041ae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00d      	beq.n	80041ae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004196:	f043 0210 	orr.w	r2, r3, #16
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a2:	f043 0201 	orr.w	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e007      	b.n	80041be <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1dc      	bne.n	8004176 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d14b      	bne.n	8004278 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0308 	and.w	r3, r3, #8
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d021      	beq.n	800423e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fe fac6 	bl	8002790 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d032      	beq.n	8004270 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d12b      	bne.n	8004270 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d11f      	bne.n	8004270 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	655a      	str	r2, [r3, #84]	; 0x54
 800423c:	e018      	b.n	8004270 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d111      	bne.n	8004270 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004250:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800425c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004268:	f043 0201 	orr.w	r2, r3, #1
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff fa07 	bl	8003684 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004276:	e00e      	b.n	8004296 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427c:	f003 0310 	and.w	r3, r3, #16
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f7ff fa1b 	bl	80036c0 <HAL_ADC_ErrorCallback>
}
 800428a:	e004      	b.n	8004296 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	4798      	blx	r3
}
 8004296:	bf00      	nop
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b084      	sub	sp, #16
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f7ff f9f3 	bl	8003698 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042b2:	bf00      	nop
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b084      	sub	sp, #16
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d8:	f043 0204 	orr.w	r2, r3, #4
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042e0:	68f8      	ldr	r0, [r7, #12]
 80042e2:	f7ff f9ed 	bl	80036c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042e6:	bf00      	nop
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <LL_ADC_IsEnabled>:
{
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <LL_ADC_IsEnabled+0x18>
 8004302:	2301      	movs	r3, #1
 8004304:	e000      	b.n	8004308 <LL_ADC_IsEnabled+0x1a>
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <LL_ADC_StartCalibration>:
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004326:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004330:	4313      	orrs	r3, r2
 8004332:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	609a      	str	r2, [r3, #8]
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <LL_ADC_IsCalibrationOnGoing>:
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004356:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800435a:	d101      	bne.n	8004360 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <LL_ADC_REG_IsConversionOngoing>:
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 0304 	and.w	r3, r3, #4
 800437e:	2b04      	cmp	r3, #4
 8004380:	d101      	bne.n	8004386 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800439e:	2300      	movs	r3, #0
 80043a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d101      	bne.n	80043b0 <HAL_ADCEx_Calibration_Start+0x1c>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e04d      	b.n	800444c <HAL_ADCEx_Calibration_Start+0xb8>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f7ff fea5 	bl	8004108 <ADC_Disable>
 80043be:	4603      	mov	r3, r0
 80043c0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80043c2:	7bfb      	ldrb	r3, [r7, #15]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d136      	bne.n	8004436 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80043d0:	f023 0302 	bic.w	r3, r3, #2
 80043d4:	f043 0202 	orr.w	r2, r3, #2
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6839      	ldr	r1, [r7, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff ff96 	bl	8004314 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043e8:	e014      	b.n	8004414 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	3301      	adds	r3, #1
 80043ee:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80043f6:	d30d      	bcc.n	8004414 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fc:	f023 0312 	bic.w	r3, r3, #18
 8004400:	f043 0210 	orr.w	r2, r3, #16
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e01b      	b.n	800444c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff ff94 	bl	8004346 <LL_ADC_IsCalibrationOnGoing>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1e2      	bne.n	80043ea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004428:	f023 0303 	bic.w	r3, r3, #3
 800442c:	f043 0201 	orr.w	r2, r3, #1
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	655a      	str	r2, [r3, #84]	; 0x54
 8004434:	e005      	b.n	8004442 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443a:	f043 0210 	orr.w	r2, r3, #16
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800444a:	7bfb      	ldrb	r3, [r7, #15]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80044b8:	b590      	push	{r4, r7, lr}
 80044ba:	b09f      	sub	sp, #124	; 0x7c
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80044d2:	2302      	movs	r3, #2
 80044d4:	e089      	b.n	80045ea <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80044de:	2300      	movs	r3, #0
 80044e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80044e2:	2300      	movs	r3, #0
 80044e4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a42      	ldr	r2, [pc, #264]	; (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d102      	bne.n	80044f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80044f0:	4b41      	ldr	r3, [pc, #260]	; (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80044f2:	60bb      	str	r3, [r7, #8]
 80044f4:	e001      	b.n	80044fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80044f6:	2300      	movs	r3, #0
 80044f8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004504:	f043 0220 	orr.w	r2, r3, #32
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e068      	b.n	80045ea <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff ff27 	bl	800436e <LL_ADC_REG_IsConversionOngoing>
 8004520:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f7ff ff21 	bl	800436e <LL_ADC_REG_IsConversionOngoing>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d14a      	bne.n	80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004532:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004534:	2b00      	cmp	r3, #0
 8004536:	d147      	bne.n	80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004538:	4b30      	ldr	r3, [pc, #192]	; (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800453a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d027      	beq.n	8004594 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	6859      	ldr	r1, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004556:	035b      	lsls	r3, r3, #13
 8004558:	430b      	orrs	r3, r1
 800455a:	431a      	orrs	r2, r3
 800455c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800455e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004560:	4824      	ldr	r0, [pc, #144]	; (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8004562:	f7ff fec4 	bl	80042ee <LL_ADC_IsEnabled>
 8004566:	4604      	mov	r4, r0
 8004568:	4823      	ldr	r0, [pc, #140]	; (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800456a:	f7ff fec0 	bl	80042ee <LL_ADC_IsEnabled>
 800456e:	4603      	mov	r3, r0
 8004570:	4323      	orrs	r3, r4
 8004572:	2b00      	cmp	r3, #0
 8004574:	d132      	bne.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800457e:	f023 030f 	bic.w	r3, r3, #15
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	6811      	ldr	r1, [r2, #0]
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	6892      	ldr	r2, [r2, #8]
 800458a:	430a      	orrs	r2, r1
 800458c:	431a      	orrs	r2, r3
 800458e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004590:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004592:	e023      	b.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800459c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800459e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045a0:	4814      	ldr	r0, [pc, #80]	; (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80045a2:	f7ff fea4 	bl	80042ee <LL_ADC_IsEnabled>
 80045a6:	4604      	mov	r4, r0
 80045a8:	4813      	ldr	r0, [pc, #76]	; (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80045aa:	f7ff fea0 	bl	80042ee <LL_ADC_IsEnabled>
 80045ae:	4603      	mov	r3, r0
 80045b0:	4323      	orrs	r3, r4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d112      	bne.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80045b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80045be:	f023 030f 	bic.w	r3, r3, #15
 80045c2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045c4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045c6:	e009      	b.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80045da:	e000      	b.n	80045de <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80045e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	377c      	adds	r7, #124	; 0x7c
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd90      	pop	{r4, r7, pc}
 80045f2:	bf00      	nop
 80045f4:	50040000 	.word	0x50040000
 80045f8:	50040100 	.word	0x50040100
 80045fc:	50040300 	.word	0x50040300

08004600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f003 0307 	and.w	r3, r3, #7
 800460e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004610:	4b0c      	ldr	r3, [pc, #48]	; (8004644 <__NVIC_SetPriorityGrouping+0x44>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800461c:	4013      	ands	r3, r2
 800461e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800462c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004632:	4a04      	ldr	r2, [pc, #16]	; (8004644 <__NVIC_SetPriorityGrouping+0x44>)
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	60d3      	str	r3, [r2, #12]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr
 8004644:	e000ed00 	.word	0xe000ed00

08004648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <__NVIC_GetPriorityGrouping+0x18>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	0a1b      	lsrs	r3, r3, #8
 8004652:	f003 0307 	and.w	r3, r3, #7
}
 8004656:	4618      	mov	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	4603      	mov	r3, r0
 800466c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800466e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004672:	2b00      	cmp	r3, #0
 8004674:	db0b      	blt.n	800468e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	f003 021f 	and.w	r2, r3, #31
 800467c:	4907      	ldr	r1, [pc, #28]	; (800469c <__NVIC_EnableIRQ+0x38>)
 800467e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004682:	095b      	lsrs	r3, r3, #5
 8004684:	2001      	movs	r0, #1
 8004686:	fa00 f202 	lsl.w	r2, r0, r2
 800468a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800468e:	bf00      	nop
 8004690:	370c      	adds	r7, #12
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	e000e100 	.word	0xe000e100

080046a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4603      	mov	r3, r0
 80046a8:	6039      	str	r1, [r7, #0]
 80046aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	db0a      	blt.n	80046ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	490c      	ldr	r1, [pc, #48]	; (80046ec <__NVIC_SetPriority+0x4c>)
 80046ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046be:	0112      	lsls	r2, r2, #4
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	440b      	add	r3, r1
 80046c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046c8:	e00a      	b.n	80046e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	b2da      	uxtb	r2, r3
 80046ce:	4908      	ldr	r1, [pc, #32]	; (80046f0 <__NVIC_SetPriority+0x50>)
 80046d0:	79fb      	ldrb	r3, [r7, #7]
 80046d2:	f003 030f 	and.w	r3, r3, #15
 80046d6:	3b04      	subs	r3, #4
 80046d8:	0112      	lsls	r2, r2, #4
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	440b      	add	r3, r1
 80046de:	761a      	strb	r2, [r3, #24]
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	e000e100 	.word	0xe000e100
 80046f0:	e000ed00 	.word	0xe000ed00

080046f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b089      	sub	sp, #36	; 0x24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f003 0307 	and.w	r3, r3, #7
 8004706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f1c3 0307 	rsb	r3, r3, #7
 800470e:	2b04      	cmp	r3, #4
 8004710:	bf28      	it	cs
 8004712:	2304      	movcs	r3, #4
 8004714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	3304      	adds	r3, #4
 800471a:	2b06      	cmp	r3, #6
 800471c:	d902      	bls.n	8004724 <NVIC_EncodePriority+0x30>
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	3b03      	subs	r3, #3
 8004722:	e000      	b.n	8004726 <NVIC_EncodePriority+0x32>
 8004724:	2300      	movs	r3, #0
 8004726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004728:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43da      	mvns	r2, r3
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	401a      	ands	r2, r3
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800473c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	fa01 f303 	lsl.w	r3, r1, r3
 8004746:	43d9      	mvns	r1, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800474c:	4313      	orrs	r3, r2
         );
}
 800474e:	4618      	mov	r0, r3
 8004750:	3724      	adds	r7, #36	; 0x24
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
	...

0800475c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	3b01      	subs	r3, #1
 8004768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800476c:	d301      	bcc.n	8004772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800476e:	2301      	movs	r3, #1
 8004770:	e00f      	b.n	8004792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004772:	4a0a      	ldr	r2, [pc, #40]	; (800479c <SysTick_Config+0x40>)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3b01      	subs	r3, #1
 8004778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800477a:	210f      	movs	r1, #15
 800477c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004780:	f7ff ff8e 	bl	80046a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004784:	4b05      	ldr	r3, [pc, #20]	; (800479c <SysTick_Config+0x40>)
 8004786:	2200      	movs	r2, #0
 8004788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800478a:	4b04      	ldr	r3, [pc, #16]	; (800479c <SysTick_Config+0x40>)
 800478c:	2207      	movs	r2, #7
 800478e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	e000e010 	.word	0xe000e010

080047a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff ff29 	bl	8004600 <__NVIC_SetPriorityGrouping>
}
 80047ae:	bf00      	nop
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b086      	sub	sp, #24
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	4603      	mov	r3, r0
 80047be:	60b9      	str	r1, [r7, #8]
 80047c0:	607a      	str	r2, [r7, #4]
 80047c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80047c4:	2300      	movs	r3, #0
 80047c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047c8:	f7ff ff3e 	bl	8004648 <__NVIC_GetPriorityGrouping>
 80047cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	68b9      	ldr	r1, [r7, #8]
 80047d2:	6978      	ldr	r0, [r7, #20]
 80047d4:	f7ff ff8e 	bl	80046f4 <NVIC_EncodePriority>
 80047d8:	4602      	mov	r2, r0
 80047da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047de:	4611      	mov	r1, r2
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff ff5d 	bl	80046a0 <__NVIC_SetPriority>
}
 80047e6:	bf00      	nop
 80047e8:	3718      	adds	r7, #24
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b082      	sub	sp, #8
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	4603      	mov	r3, r0
 80047f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff ff31 	bl	8004664 <__NVIC_EnableIRQ>
}
 8004802:	bf00      	nop
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b082      	sub	sp, #8
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff ffa2 	bl	800475c <SysTick_Config>
 8004818:	4603      	mov	r3, r0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e098      	b.n	8004968 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	461a      	mov	r2, r3
 800483c:	4b4d      	ldr	r3, [pc, #308]	; (8004974 <HAL_DMA_Init+0x150>)
 800483e:	429a      	cmp	r2, r3
 8004840:	d80f      	bhi.n	8004862 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	4b4b      	ldr	r3, [pc, #300]	; (8004978 <HAL_DMA_Init+0x154>)
 800484a:	4413      	add	r3, r2
 800484c:	4a4b      	ldr	r2, [pc, #300]	; (800497c <HAL_DMA_Init+0x158>)
 800484e:	fba2 2303 	umull	r2, r3, r2, r3
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	009a      	lsls	r2, r3, #2
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a48      	ldr	r2, [pc, #288]	; (8004980 <HAL_DMA_Init+0x15c>)
 800485e:	641a      	str	r2, [r3, #64]	; 0x40
 8004860:	e00e      	b.n	8004880 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	4b46      	ldr	r3, [pc, #280]	; (8004984 <HAL_DMA_Init+0x160>)
 800486a:	4413      	add	r3, r2
 800486c:	4a43      	ldr	r2, [pc, #268]	; (800497c <HAL_DMA_Init+0x158>)
 800486e:	fba2 2303 	umull	r2, r3, r2, r3
 8004872:	091b      	lsrs	r3, r3, #4
 8004874:	009a      	lsls	r2, r3, #2
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a42      	ldr	r2, [pc, #264]	; (8004988 <HAL_DMA_Init+0x164>)
 800487e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80048a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048da:	d039      	beq.n	8004950 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e0:	4a27      	ldr	r2, [pc, #156]	; (8004980 <HAL_DMA_Init+0x15c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d11a      	bne.n	800491c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80048e6:	4b29      	ldr	r3, [pc, #164]	; (800498c <HAL_DMA_Init+0x168>)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ee:	f003 031c 	and.w	r3, r3, #28
 80048f2:	210f      	movs	r1, #15
 80048f4:	fa01 f303 	lsl.w	r3, r1, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	4924      	ldr	r1, [pc, #144]	; (800498c <HAL_DMA_Init+0x168>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004900:	4b22      	ldr	r3, [pc, #136]	; (800498c <HAL_DMA_Init+0x168>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490c:	f003 031c 	and.w	r3, r3, #28
 8004910:	fa01 f303 	lsl.w	r3, r1, r3
 8004914:	491d      	ldr	r1, [pc, #116]	; (800498c <HAL_DMA_Init+0x168>)
 8004916:	4313      	orrs	r3, r2
 8004918:	600b      	str	r3, [r1, #0]
 800491a:	e019      	b.n	8004950 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800491c:	4b1c      	ldr	r3, [pc, #112]	; (8004990 <HAL_DMA_Init+0x16c>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004924:	f003 031c 	and.w	r3, r3, #28
 8004928:	210f      	movs	r1, #15
 800492a:	fa01 f303 	lsl.w	r3, r1, r3
 800492e:	43db      	mvns	r3, r3
 8004930:	4917      	ldr	r1, [pc, #92]	; (8004990 <HAL_DMA_Init+0x16c>)
 8004932:	4013      	ands	r3, r2
 8004934:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004936:	4b16      	ldr	r3, [pc, #88]	; (8004990 <HAL_DMA_Init+0x16c>)
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6859      	ldr	r1, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004942:	f003 031c 	and.w	r3, r3, #28
 8004946:	fa01 f303 	lsl.w	r3, r1, r3
 800494a:	4911      	ldr	r1, [pc, #68]	; (8004990 <HAL_DMA_Init+0x16c>)
 800494c:	4313      	orrs	r3, r2
 800494e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	3714      	adds	r7, #20
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	40020407 	.word	0x40020407
 8004978:	bffdfff8 	.word	0xbffdfff8
 800497c:	cccccccd 	.word	0xcccccccd
 8004980:	40020000 	.word	0x40020000
 8004984:	bffdfbf8 	.word	0xbffdfbf8
 8004988:	40020400 	.word	0x40020400
 800498c:	400200a8 	.word	0x400200a8
 8004990:	400204a8 	.word	0x400204a8

08004994 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e072      	b.n	8004a8c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0201 	bic.w	r2, r2, #1
 80049b4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	4b36      	ldr	r3, [pc, #216]	; (8004a98 <HAL_DMA_DeInit+0x104>)
 80049be:	429a      	cmp	r2, r3
 80049c0:	d80f      	bhi.n	80049e2 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	461a      	mov	r2, r3
 80049c8:	4b34      	ldr	r3, [pc, #208]	; (8004a9c <HAL_DMA_DeInit+0x108>)
 80049ca:	4413      	add	r3, r2
 80049cc:	4a34      	ldr	r2, [pc, #208]	; (8004aa0 <HAL_DMA_DeInit+0x10c>)
 80049ce:	fba2 2303 	umull	r2, r3, r2, r3
 80049d2:	091b      	lsrs	r3, r3, #4
 80049d4:	009a      	lsls	r2, r3, #2
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a31      	ldr	r2, [pc, #196]	; (8004aa4 <HAL_DMA_DeInit+0x110>)
 80049de:	641a      	str	r2, [r3, #64]	; 0x40
 80049e0:	e00e      	b.n	8004a00 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	461a      	mov	r2, r3
 80049e8:	4b2f      	ldr	r3, [pc, #188]	; (8004aa8 <HAL_DMA_DeInit+0x114>)
 80049ea:	4413      	add	r3, r2
 80049ec:	4a2c      	ldr	r2, [pc, #176]	; (8004aa0 <HAL_DMA_DeInit+0x10c>)
 80049ee:	fba2 2303 	umull	r2, r3, r2, r3
 80049f2:	091b      	lsrs	r3, r3, #4
 80049f4:	009a      	lsls	r2, r3, #2
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2b      	ldr	r2, [pc, #172]	; (8004aac <HAL_DMA_DeInit+0x118>)
 80049fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2200      	movs	r2, #0
 8004a06:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0c:	f003 021c 	and.w	r2, r3, #28
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	2101      	movs	r1, #1
 8004a16:	fa01 f202 	lsl.w	r2, r1, r2
 8004a1a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	4a20      	ldr	r2, [pc, #128]	; (8004aa4 <HAL_DMA_DeInit+0x110>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d10d      	bne.n	8004a42 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004a26:	4b22      	ldr	r3, [pc, #136]	; (8004ab0 <HAL_DMA_DeInit+0x11c>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2e:	f003 031c 	and.w	r3, r3, #28
 8004a32:	210f      	movs	r1, #15
 8004a34:	fa01 f303 	lsl.w	r3, r1, r3
 8004a38:	43db      	mvns	r3, r3
 8004a3a:	491d      	ldr	r1, [pc, #116]	; (8004ab0 <HAL_DMA_DeInit+0x11c>)
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	600b      	str	r3, [r1, #0]
 8004a40:	e00c      	b.n	8004a5c <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004a42:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <HAL_DMA_DeInit+0x120>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4a:	f003 031c 	and.w	r3, r3, #28
 8004a4e:	210f      	movs	r1, #15
 8004a50:	fa01 f303 	lsl.w	r3, r1, r3
 8004a54:	43db      	mvns	r3, r3
 8004a56:	4917      	ldr	r1, [pc, #92]	; (8004ab4 <HAL_DMA_DeInit+0x120>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	40020407 	.word	0x40020407
 8004a9c:	bffdfff8 	.word	0xbffdfff8
 8004aa0:	cccccccd 	.word	0xcccccccd
 8004aa4:	40020000 	.word	0x40020000
 8004aa8:	bffdfbf8 	.word	0xbffdfbf8
 8004aac:	40020400 	.word	0x40020400
 8004ab0:	400200a8 	.word	0x400200a8
 8004ab4:	400204a8 	.word	0x400204a8

08004ab8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_DMA_Start_IT+0x20>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e04b      	b.n	8004b70 <HAL_DMA_Start_IT+0xb8>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d13a      	bne.n	8004b62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0201 	bic.w	r2, r2, #1
 8004b08:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f91e 	bl	8004d52 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d008      	beq.n	8004b30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 020e 	orr.w	r2, r2, #14
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	e00f      	b.n	8004b50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0204 	bic.w	r2, r2, #4
 8004b3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 020a 	orr.w	r2, r2, #10
 8004b4e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	e005      	b.n	8004b6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3718      	adds	r7, #24
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d008      	beq.n	8004ba2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2204      	movs	r2, #4
 8004b94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e022      	b.n	8004be8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 020e 	bic.w	r2, r2, #14
 8004bb0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0201 	bic.w	r2, r2, #1
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc6:	f003 021c 	and.w	r2, r3, #28
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	2101      	movs	r1, #1
 8004bd0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bd4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004be6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c10:	f003 031c 	and.w	r3, r3, #28
 8004c14:	2204      	movs	r2, #4
 8004c16:	409a      	lsls	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d026      	beq.n	8004c6e <HAL_DMA_IRQHandler+0x7a>
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0304 	and.w	r3, r3, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d021      	beq.n	8004c6e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0320 	and.w	r3, r3, #32
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d107      	bne.n	8004c48 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0204 	bic.w	r2, r2, #4
 8004c46:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4c:	f003 021c 	and.w	r2, r3, #28
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c54:	2104      	movs	r1, #4
 8004c56:	fa01 f202 	lsl.w	r2, r1, r2
 8004c5a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d071      	beq.n	8004d48 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004c6c:	e06c      	b.n	8004d48 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c72:	f003 031c 	and.w	r3, r3, #28
 8004c76:	2202      	movs	r2, #2
 8004c78:	409a      	lsls	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d02e      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0xec>
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d029      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0320 	and.w	r3, r3, #32
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10b      	bne.n	8004cb2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 020a 	bic.w	r2, r2, #10
 8004ca8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb6:	f003 021c 	and.w	r2, r3, #28
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	2102      	movs	r1, #2
 8004cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d038      	beq.n	8004d48 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004cde:	e033      	b.n	8004d48 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce4:	f003 031c 	and.w	r3, r3, #28
 8004ce8:	2208      	movs	r2, #8
 8004cea:	409a      	lsls	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d02a      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x156>
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f003 0308 	and.w	r3, r3, #8
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d025      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 020e 	bic.w	r2, r2, #14
 8004d0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d12:	f003 021c 	and.w	r2, r3, #28
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d20:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d004      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d48:	bf00      	nop
 8004d4a:	bf00      	nop
}
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b085      	sub	sp, #20
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	60f8      	str	r0, [r7, #12]
 8004d5a:	60b9      	str	r1, [r7, #8]
 8004d5c:	607a      	str	r2, [r7, #4]
 8004d5e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d64:	f003 021c 	and.w	r2, r3, #28
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d72:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b10      	cmp	r3, #16
 8004d82:	d108      	bne.n	8004d96 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d94:	e007      	b.n	8004da6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	60da      	str	r2, [r3, #12]
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
	...

08004db4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004dc6:	4b2f      	ldr	r3, [pc, #188]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_FLASH_Program+0x1e>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e053      	b.n	8004e7a <HAL_FLASH_Program+0xc6>
 8004dd2:	4b2c      	ldr	r3, [pc, #176]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004dd8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ddc:	f000 f888 	bl	8004ef0 <FLASH_WaitForLastOperation>
 8004de0:	4603      	mov	r3, r0
 8004de2:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004de4:	7dfb      	ldrb	r3, [r7, #23]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d143      	bne.n	8004e72 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004dea:	4b26      	ldr	r3, [pc, #152]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004df0:	4b25      	ldr	r3, [pc, #148]	; (8004e88 <HAL_FLASH_Program+0xd4>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d009      	beq.n	8004e10 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004dfc:	4b22      	ldr	r3, [pc, #136]	; (8004e88 <HAL_FLASH_Program+0xd4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a21      	ldr	r2, [pc, #132]	; (8004e88 <HAL_FLASH_Program+0xd4>)
 8004e02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e06:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004e08:	4b1e      	ldr	r3, [pc, #120]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	771a      	strb	r2, [r3, #28]
 8004e0e:	e002      	b.n	8004e16 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004e10:	4b1c      	ldr	r3, [pc, #112]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d107      	bne.n	8004e2c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e20:	68b8      	ldr	r0, [r7, #8]
 8004e22:	f000 f8bd 	bl	8004fa0 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8004e26:	2301      	movs	r3, #1
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	e010      	b.n	8004e4e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d002      	beq.n	8004e38 <HAL_FLASH_Program+0x84>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d10a      	bne.n	8004e4e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	68b8      	ldr	r0, [r7, #8]
 8004e3e:	f000 f8d5 	bl	8004fec <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d102      	bne.n	8004e4e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8004e48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e4c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e4e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e52:	f000 f84d 	bl	8004ef0 <FLASH_WaitForLastOperation>
 8004e56:	4603      	mov	r3, r0
 8004e58:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d006      	beq.n	8004e6e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8004e60:	4b09      	ldr	r3, [pc, #36]	; (8004e88 <HAL_FLASH_Program+0xd4>)
 8004e62:	695a      	ldr	r2, [r3, #20]
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	43db      	mvns	r3, r3
 8004e68:	4907      	ldr	r1, [pc, #28]	; (8004e88 <HAL_FLASH_Program+0xd4>)
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004e6e:	f000 f9d3 	bl	8005218 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004e72:	4b04      	ldr	r3, [pc, #16]	; (8004e84 <HAL_FLASH_Program+0xd0>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	701a      	strb	r2, [r3, #0]

  return status;
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000014 	.word	0x20000014
 8004e88:	40022000 	.word	0x40022000

08004e8c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004e92:	2300      	movs	r3, #0
 8004e94:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004e96:	4b0b      	ldr	r3, [pc, #44]	; (8004ec4 <HAL_FLASH_Unlock+0x38>)
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	da0b      	bge.n	8004eb6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004e9e:	4b09      	ldr	r3, [pc, #36]	; (8004ec4 <HAL_FLASH_Unlock+0x38>)
 8004ea0:	4a09      	ldr	r2, [pc, #36]	; (8004ec8 <HAL_FLASH_Unlock+0x3c>)
 8004ea2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004ea4:	4b07      	ldr	r3, [pc, #28]	; (8004ec4 <HAL_FLASH_Unlock+0x38>)
 8004ea6:	4a09      	ldr	r2, [pc, #36]	; (8004ecc <HAL_FLASH_Unlock+0x40>)
 8004ea8:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004eaa:	4b06      	ldr	r3, [pc, #24]	; (8004ec4 <HAL_FLASH_Unlock+0x38>)
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	da01      	bge.n	8004eb6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	40022000 	.word	0x40022000
 8004ec8:	45670123 	.word	0x45670123
 8004ecc:	cdef89ab 	.word	0xcdef89ab

08004ed0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004ed4:	4b05      	ldr	r3, [pc, #20]	; (8004eec <HAL_FLASH_Lock+0x1c>)
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	4a04      	ldr	r2, [pc, #16]	; (8004eec <HAL_FLASH_Lock+0x1c>)
 8004eda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ede:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	40022000 	.word	0x40022000

08004ef0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7fd fb7e 	bl	80025f8 <HAL_GetTick>
 8004efc:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004efe:	e00d      	b.n	8004f1c <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f06:	d009      	beq.n	8004f1c <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8004f08:	f7fd fb76 	bl	80025f8 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d801      	bhi.n	8004f1c <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e036      	b.n	8004f8a <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004f1c:	4b1d      	ldr	r3, [pc, #116]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1eb      	bne.n	8004f00 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004f28:	4b1a      	ldr	r3, [pc, #104]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f2a:	691a      	ldr	r2, [r3, #16]
 8004f2c:	4b1a      	ldr	r3, [pc, #104]	; (8004f98 <FLASH_WaitForLastOperation+0xa8>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d01e      	beq.n	8004f76 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8004f38:	4b18      	ldr	r3, [pc, #96]	; (8004f9c <FLASH_WaitForLastOperation+0xac>)
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	4a16      	ldr	r2, [pc, #88]	; (8004f9c <FLASH_WaitForLastOperation+0xac>)
 8004f42:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d007      	beq.n	8004f5e <FLASH_WaitForLastOperation+0x6e>
 8004f4e:	4b11      	ldr	r3, [pc, #68]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f50:	699a      	ldr	r2, [r3, #24]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004f58:	490e      	ldr	r1, [pc, #56]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	618b      	str	r3, [r1, #24]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d004      	beq.n	8004f72 <FLASH_WaitForLastOperation+0x82>
 8004f68:	4a0a      	ldr	r2, [pc, #40]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f70:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e009      	b.n	8004f8a <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004f76:	4b07      	ldr	r3, [pc, #28]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004f82:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <FLASH_WaitForLastOperation+0xa4>)
 8004f84:	2201      	movs	r2, #1
 8004f86:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40022000 	.word	0x40022000
 8004f98:	0002c3fa 	.word	0x0002c3fa
 8004f9c:	20000014 	.word	0x20000014

08004fa0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004fac:	4b0e      	ldr	r3, [pc, #56]	; (8004fe8 <FLASH_Program_DoubleWord+0x48>)
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	4a0d      	ldr	r2, [pc, #52]	; (8004fe8 <FLASH_Program_DoubleWord+0x48>)
 8004fb2:	f043 0301 	orr.w	r3, r3, #1
 8004fb6:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004fbe:	f3bf 8f6f 	isb	sy
}
 8004fc2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8004fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	f04f 0300 	mov.w	r3, #0
 8004fd0:	000a      	movs	r2, r1
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	68f9      	ldr	r1, [r7, #12]
 8004fd6:	3104      	adds	r1, #4
 8004fd8:	4613      	mov	r3, r2
 8004fda:	600b      	str	r3, [r1, #0]
}
 8004fdc:	bf00      	nop
 8004fde:	3714      	adds	r7, #20
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	40022000 	.word	0x40022000

08004fec <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b089      	sub	sp, #36	; 0x24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004ff6:	2340      	movs	r3, #64	; 0x40
 8004ff8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005002:	4b14      	ldr	r3, [pc, #80]	; (8005054 <FLASH_Program_Fast+0x68>)
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	4a13      	ldr	r2, [pc, #76]	; (8005054 <FLASH_Program_Fast+0x68>)
 8005008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800500c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800500e:	f3ef 8310 	mrs	r3, PRIMASK
 8005012:	60fb      	str	r3, [r7, #12]
  return(result);
 8005014:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8005016:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005018:	b672      	cpsid	i
}
 800501a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	3304      	adds	r3, #4
 8005028:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	3304      	adds	r3, #4
 800502e:	617b      	str	r3, [r7, #20]
    row_index--;
 8005030:	7ffb      	ldrb	r3, [r7, #31]
 8005032:	3b01      	subs	r3, #1
 8005034:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8005036:	7ffb      	ldrb	r3, [r7, #31]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ef      	bne.n	800501c <FLASH_Program_Fast+0x30>
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	f383 8810 	msr	PRIMASK, r3
}
 8005046:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005048:	bf00      	nop
 800504a:	3724      	adds	r7, #36	; 0x24
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	40022000 	.word	0x40022000

08005058 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005062:	4b4a      	ldr	r3, [pc, #296]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d101      	bne.n	800506e <HAL_FLASHEx_Erase+0x16>
 800506a:	2302      	movs	r3, #2
 800506c:	e089      	b.n	8005182 <HAL_FLASHEx_Erase+0x12a>
 800506e:	4b47      	ldr	r3, [pc, #284]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 8005070:	2201      	movs	r2, #1
 8005072:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005074:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005078:	f7ff ff3a 	bl	8004ef0 <FLASH_WaitForLastOperation>
 800507c:	4603      	mov	r3, r0
 800507e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005080:	7bfb      	ldrb	r3, [r7, #15]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d179      	bne.n	800517a <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005086:	4b41      	ldr	r3, [pc, #260]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 8005088:	2200      	movs	r2, #0
 800508a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800508c:	4b40      	ldr	r3, [pc, #256]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005094:	2b00      	cmp	r3, #0
 8005096:	d019      	beq.n	80050cc <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005098:	4b3d      	ldr	r3, [pc, #244]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a3c      	ldr	r2, [pc, #240]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 800509e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050a2:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80050a4:	4b3a      	ldr	r3, [pc, #232]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d009      	beq.n	80050c4 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80050b0:	4b37      	ldr	r3, [pc, #220]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a36      	ldr	r2, [pc, #216]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050ba:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80050bc:	4b33      	ldr	r3, [pc, #204]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 80050be:	2203      	movs	r2, #3
 80050c0:	771a      	strb	r2, [r3, #28]
 80050c2:	e016      	b.n	80050f2 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80050c4:	4b31      	ldr	r3, [pc, #196]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 80050c6:	2201      	movs	r2, #1
 80050c8:	771a      	strb	r2, [r3, #28]
 80050ca:	e012      	b.n	80050f2 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80050cc:	4b30      	ldr	r3, [pc, #192]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d009      	beq.n	80050ec <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80050d8:	4b2d      	ldr	r3, [pc, #180]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a2c      	ldr	r2, [pc, #176]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 80050de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050e2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80050e4:	4b29      	ldr	r3, [pc, #164]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 80050e6:	2202      	movs	r2, #2
 80050e8:	771a      	strb	r2, [r3, #28]
 80050ea:	e002      	b.n	80050f2 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80050ec:	4b27      	ldr	r3, [pc, #156]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d111      	bne.n	800511e <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 f848 	bl	8005194 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005104:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005108:	f7ff fef2 	bl	8004ef0 <FLASH_WaitForLastOperation>
 800510c:	4603      	mov	r3, r0
 800510e:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8005110:	4b1f      	ldr	r3, [pc, #124]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	4a1e      	ldr	r2, [pc, #120]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 8005116:	f023 0304 	bic.w	r3, r3, #4
 800511a:	6153      	str	r3, [r2, #20]
 800511c:	e02b      	b.n	8005176 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005124:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	60bb      	str	r3, [r7, #8]
 800512c:	e01b      	b.n	8005166 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	4619      	mov	r1, r3
 8005134:	68b8      	ldr	r0, [r7, #8]
 8005136:	f000 f84b 	bl	80051d0 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800513a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800513e:	f7ff fed7 	bl	8004ef0 <FLASH_WaitForLastOperation>
 8005142:	4603      	mov	r3, r0
 8005144:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005146:	4b12      	ldr	r3, [pc, #72]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	4a11      	ldr	r2, [pc, #68]	; (8005190 <HAL_FLASHEx_Erase+0x138>)
 800514c:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8005150:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8005152:	7bfb      	ldrb	r3, [r7, #15]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	601a      	str	r2, [r3, #0]
          break;
 800515e:	e00a      	b.n	8005176 <HAL_FLASHEx_Erase+0x11e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	3301      	adds	r3, #1
 8005164:	60bb      	str	r3, [r7, #8]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	4413      	add	r3, r2
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	429a      	cmp	r2, r3
 8005174:	d3db      	bcc.n	800512e <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005176:	f000 f84f 	bl	8005218 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800517a:	4b04      	ldr	r3, [pc, #16]	; (800518c <HAL_FLASHEx_Erase+0x134>)
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]

  return status;
 8005180:	7bfb      	ldrb	r3, [r7, #15]
}
 8005182:	4618      	mov	r0, r3
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	20000014 	.word	0x20000014
 8005190:	40022000 	.word	0x40022000

08005194 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d005      	beq.n	80051b2 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80051a6:	4b09      	ldr	r3, [pc, #36]	; (80051cc <FLASH_MassErase+0x38>)
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	4a08      	ldr	r2, [pc, #32]	; (80051cc <FLASH_MassErase+0x38>)
 80051ac:	f043 0304 	orr.w	r3, r3, #4
 80051b0:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80051b2:	4b06      	ldr	r3, [pc, #24]	; (80051cc <FLASH_MassErase+0x38>)
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	4a05      	ldr	r2, [pc, #20]	; (80051cc <FLASH_MassErase+0x38>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051bc:	6153      	str	r3, [r2, #20]
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	40022000 	.word	0x40022000

080051d0 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80051da:	4b0e      	ldr	r3, [pc, #56]	; (8005214 <FLASH_PageErase+0x44>)
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80051ea:	490a      	ldr	r1, [pc, #40]	; (8005214 <FLASH_PageErase+0x44>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80051f0:	4b08      	ldr	r3, [pc, #32]	; (8005214 <FLASH_PageErase+0x44>)
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	4a07      	ldr	r2, [pc, #28]	; (8005214 <FLASH_PageErase+0x44>)
 80051f6:	f043 0302 	orr.w	r3, r3, #2
 80051fa:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80051fc:	4b05      	ldr	r3, [pc, #20]	; (8005214 <FLASH_PageErase+0x44>)
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	4a04      	ldr	r2, [pc, #16]	; (8005214 <FLASH_PageErase+0x44>)
 8005202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005206:	6153      	str	r3, [r2, #20]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40022000 	.word	0x40022000

08005218 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800521e:	4b1e      	ldr	r3, [pc, #120]	; (8005298 <FLASH_FlushCaches+0x80>)
 8005220:	7f1b      	ldrb	r3, [r3, #28]
 8005222:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8005224:	79fb      	ldrb	r3, [r7, #7]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d002      	beq.n	8005230 <FLASH_FlushCaches+0x18>
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	2b03      	cmp	r3, #3
 800522e:	d111      	bne.n	8005254 <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005230:	4b1a      	ldr	r3, [pc, #104]	; (800529c <FLASH_FlushCaches+0x84>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a19      	ldr	r2, [pc, #100]	; (800529c <FLASH_FlushCaches+0x84>)
 8005236:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800523a:	6013      	str	r3, [r2, #0]
 800523c:	4b17      	ldr	r3, [pc, #92]	; (800529c <FLASH_FlushCaches+0x84>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a16      	ldr	r2, [pc, #88]	; (800529c <FLASH_FlushCaches+0x84>)
 8005242:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005246:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005248:	4b14      	ldr	r3, [pc, #80]	; (800529c <FLASH_FlushCaches+0x84>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a13      	ldr	r2, [pc, #76]	; (800529c <FLASH_FlushCaches+0x84>)
 800524e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005252:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8005254:	79fb      	ldrb	r3, [r7, #7]
 8005256:	2b02      	cmp	r3, #2
 8005258:	d002      	beq.n	8005260 <FLASH_FlushCaches+0x48>
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	2b03      	cmp	r3, #3
 800525e:	d111      	bne.n	8005284 <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005260:	4b0e      	ldr	r3, [pc, #56]	; (800529c <FLASH_FlushCaches+0x84>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a0d      	ldr	r2, [pc, #52]	; (800529c <FLASH_FlushCaches+0x84>)
 8005266:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	4b0b      	ldr	r3, [pc, #44]	; (800529c <FLASH_FlushCaches+0x84>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a0a      	ldr	r2, [pc, #40]	; (800529c <FLASH_FlushCaches+0x84>)
 8005272:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005276:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005278:	4b08      	ldr	r3, [pc, #32]	; (800529c <FLASH_FlushCaches+0x84>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a07      	ldr	r2, [pc, #28]	; (800529c <FLASH_FlushCaches+0x84>)
 800527e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005282:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005284:	4b04      	ldr	r3, [pc, #16]	; (8005298 <FLASH_FlushCaches+0x80>)
 8005286:	2200      	movs	r2, #0
 8005288:	771a      	strb	r2, [r3, #28]
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	20000014 	.word	0x20000014
 800529c:	40022000 	.word	0x40022000

080052a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b087      	sub	sp, #28
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052ae:	e14e      	b.n	800554e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	2101      	movs	r1, #1
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	fa01 f303 	lsl.w	r3, r1, r3
 80052bc:	4013      	ands	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8140 	beq.w	8005548 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d00b      	beq.n	80052e8 <HAL_GPIO_Init+0x48>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d007      	beq.n	80052e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80052dc:	2b11      	cmp	r3, #17
 80052de:	d003      	beq.n	80052e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2b12      	cmp	r3, #18
 80052e6:	d130      	bne.n	800534a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	2203      	movs	r2, #3
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	43db      	mvns	r3, r3
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4013      	ands	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	fa02 f303 	lsl.w	r3, r2, r3
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800531e:	2201      	movs	r2, #1
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	fa02 f303 	lsl.w	r3, r2, r3
 8005326:	43db      	mvns	r3, r3
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4013      	ands	r3, r2
 800532c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	091b      	lsrs	r3, r3, #4
 8005334:	f003 0201 	and.w	r2, r3, #1
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4313      	orrs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	2203      	movs	r2, #3
 8005356:	fa02 f303 	lsl.w	r3, r2, r3
 800535a:	43db      	mvns	r3, r3
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4013      	ands	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	689a      	ldr	r2, [r3, #8]
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	2b02      	cmp	r3, #2
 8005380:	d003      	beq.n	800538a <HAL_GPIO_Init+0xea>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2b12      	cmp	r3, #18
 8005388:	d123      	bne.n	80053d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	08da      	lsrs	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3208      	adds	r2, #8
 8005392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005396:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	220f      	movs	r2, #15
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4013      	ands	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	691a      	ldr	r2, [r3, #16]
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	08da      	lsrs	r2, r3, #3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3208      	adds	r2, #8
 80053cc:	6939      	ldr	r1, [r7, #16]
 80053ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	2203      	movs	r2, #3
 80053de:	fa02 f303 	lsl.w	r3, r2, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4013      	ands	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f003 0203 	and.w	r2, r3, #3
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	005b      	lsls	r3, r3, #1
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 809a 	beq.w	8005548 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005414:	4b55      	ldr	r3, [pc, #340]	; (800556c <HAL_GPIO_Init+0x2cc>)
 8005416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005418:	4a54      	ldr	r2, [pc, #336]	; (800556c <HAL_GPIO_Init+0x2cc>)
 800541a:	f043 0301 	orr.w	r3, r3, #1
 800541e:	6613      	str	r3, [r2, #96]	; 0x60
 8005420:	4b52      	ldr	r3, [pc, #328]	; (800556c <HAL_GPIO_Init+0x2cc>)
 8005422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800542c:	4a50      	ldr	r2, [pc, #320]	; (8005570 <HAL_GPIO_Init+0x2d0>)
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	089b      	lsrs	r3, r3, #2
 8005432:	3302      	adds	r3, #2
 8005434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005438:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	220f      	movs	r2, #15
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	43db      	mvns	r3, r3
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4013      	ands	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005456:	d013      	beq.n	8005480 <HAL_GPIO_Init+0x1e0>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a46      	ldr	r2, [pc, #280]	; (8005574 <HAL_GPIO_Init+0x2d4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d00d      	beq.n	800547c <HAL_GPIO_Init+0x1dc>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a45      	ldr	r2, [pc, #276]	; (8005578 <HAL_GPIO_Init+0x2d8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d007      	beq.n	8005478 <HAL_GPIO_Init+0x1d8>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a44      	ldr	r2, [pc, #272]	; (800557c <HAL_GPIO_Init+0x2dc>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d101      	bne.n	8005474 <HAL_GPIO_Init+0x1d4>
 8005470:	2303      	movs	r3, #3
 8005472:	e006      	b.n	8005482 <HAL_GPIO_Init+0x1e2>
 8005474:	2307      	movs	r3, #7
 8005476:	e004      	b.n	8005482 <HAL_GPIO_Init+0x1e2>
 8005478:	2302      	movs	r3, #2
 800547a:	e002      	b.n	8005482 <HAL_GPIO_Init+0x1e2>
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <HAL_GPIO_Init+0x1e2>
 8005480:	2300      	movs	r3, #0
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	f002 0203 	and.w	r2, r2, #3
 8005488:	0092      	lsls	r2, r2, #2
 800548a:	4093      	lsls	r3, r2
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005492:	4937      	ldr	r1, [pc, #220]	; (8005570 <HAL_GPIO_Init+0x2d0>)
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	089b      	lsrs	r3, r3, #2
 8005498:	3302      	adds	r3, #2
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80054a0:	4b37      	ldr	r3, [pc, #220]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	43db      	mvns	r3, r3
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4013      	ands	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054c4:	4a2e      	ldr	r2, [pc, #184]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80054ca:	4b2d      	ldr	r3, [pc, #180]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	43db      	mvns	r3, r3
 80054d4:	693a      	ldr	r2, [r7, #16]
 80054d6:	4013      	ands	r3, r2
 80054d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054ee:	4a24      	ldr	r2, [pc, #144]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054f4:	4b22      	ldr	r3, [pc, #136]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	43db      	mvns	r3, r3
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4013      	ands	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005518:	4a19      	ldr	r2, [pc, #100]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800551e:	4b18      	ldr	r3, [pc, #96]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	43db      	mvns	r3, r3
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4013      	ands	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005542:	4a0f      	ldr	r2, [pc, #60]	; (8005580 <HAL_GPIO_Init+0x2e0>)
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	3301      	adds	r3, #1
 800554c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	fa22 f303 	lsr.w	r3, r2, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	f47f aea9 	bne.w	80052b0 <HAL_GPIO_Init+0x10>
  }
}
 800555e:	bf00      	nop
 8005560:	bf00      	nop
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	40021000 	.word	0x40021000
 8005570:	40010000 	.word	0x40010000
 8005574:	48000400 	.word	0x48000400
 8005578:	48000800 	.word	0x48000800
 800557c:	48000c00 	.word	0x48000c00
 8005580:	40010400 	.word	0x40010400

08005584 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005592:	e0b1      	b.n	80056f8 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005594:	2201      	movs	r2, #1
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	4013      	ands	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 80a4 	beq.w	80056f2 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80055aa:	4a5a      	ldr	r2, [pc, #360]	; (8005714 <HAL_GPIO_DeInit+0x190>)
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	089b      	lsrs	r3, r3, #2
 80055b0:	3302      	adds	r3, #2
 80055b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055b6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	220f      	movs	r2, #15
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4013      	ands	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80055d2:	d013      	beq.n	80055fc <HAL_GPIO_DeInit+0x78>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a50      	ldr	r2, [pc, #320]	; (8005718 <HAL_GPIO_DeInit+0x194>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00d      	beq.n	80055f8 <HAL_GPIO_DeInit+0x74>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a4f      	ldr	r2, [pc, #316]	; (800571c <HAL_GPIO_DeInit+0x198>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <HAL_GPIO_DeInit+0x70>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a4e      	ldr	r2, [pc, #312]	; (8005720 <HAL_GPIO_DeInit+0x19c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d101      	bne.n	80055f0 <HAL_GPIO_DeInit+0x6c>
 80055ec:	2303      	movs	r3, #3
 80055ee:	e006      	b.n	80055fe <HAL_GPIO_DeInit+0x7a>
 80055f0:	2307      	movs	r3, #7
 80055f2:	e004      	b.n	80055fe <HAL_GPIO_DeInit+0x7a>
 80055f4:	2302      	movs	r3, #2
 80055f6:	e002      	b.n	80055fe <HAL_GPIO_DeInit+0x7a>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e000      	b.n	80055fe <HAL_GPIO_DeInit+0x7a>
 80055fc:	2300      	movs	r3, #0
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	f002 0203 	and.w	r2, r2, #3
 8005604:	0092      	lsls	r2, r2, #2
 8005606:	4093      	lsls	r3, r2
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	429a      	cmp	r2, r3
 800560c:	d132      	bne.n	8005674 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800560e:	4b45      	ldr	r3, [pc, #276]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	43db      	mvns	r3, r3
 8005616:	4943      	ldr	r1, [pc, #268]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 8005618:	4013      	ands	r3, r2
 800561a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800561c:	4b41      	ldr	r3, [pc, #260]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	43db      	mvns	r3, r3
 8005624:	493f      	ldr	r1, [pc, #252]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 8005626:	4013      	ands	r3, r2
 8005628:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800562a:	4b3e      	ldr	r3, [pc, #248]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	43db      	mvns	r3, r3
 8005632:	493c      	ldr	r1, [pc, #240]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 8005634:	4013      	ands	r3, r2
 8005636:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8005638:	4b3a      	ldr	r3, [pc, #232]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 800563a:	68da      	ldr	r2, [r3, #12]
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	43db      	mvns	r3, r3
 8005640:	4938      	ldr	r1, [pc, #224]	; (8005724 <HAL_GPIO_DeInit+0x1a0>)
 8005642:	4013      	ands	r3, r2
 8005644:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 0303 	and.w	r3, r3, #3
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	220f      	movs	r2, #15
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005656:	4a2f      	ldr	r2, [pc, #188]	; (8005714 <HAL_GPIO_DeInit+0x190>)
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	089b      	lsrs	r3, r3, #2
 800565c:	3302      	adds	r3, #2
 800565e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	43da      	mvns	r2, r3
 8005666:	482b      	ldr	r0, [pc, #172]	; (8005714 <HAL_GPIO_DeInit+0x190>)
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	089b      	lsrs	r3, r3, #2
 800566c:	400a      	ands	r2, r1
 800566e:	3302      	adds	r3, #2
 8005670:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	2103      	movs	r1, #3
 800567e:	fa01 f303 	lsl.w	r3, r1, r3
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	08da      	lsrs	r2, r3, #3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3208      	adds	r2, #8
 8005690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f003 0307 	and.w	r3, r3, #7
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	220f      	movs	r2, #15
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	43db      	mvns	r3, r3
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	08d2      	lsrs	r2, r2, #3
 80056a8:	4019      	ands	r1, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	3208      	adds	r2, #8
 80056ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	2103      	movs	r1, #3
 80056bc:	fa01 f303 	lsl.w	r3, r1, r3
 80056c0:	43db      	mvns	r3, r3
 80056c2:	401a      	ands	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	2101      	movs	r1, #1
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	fa01 f303 	lsl.w	r3, r1, r3
 80056d4:	43db      	mvns	r3, r3
 80056d6:	401a      	ands	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68da      	ldr	r2, [r3, #12]
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	2103      	movs	r1, #3
 80056e6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ea:	43db      	mvns	r3, r3
 80056ec:	401a      	ands	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	3301      	adds	r3, #1
 80056f6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	f47f af47 	bne.w	8005594 <HAL_GPIO_DeInit+0x10>
  }
}
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	40010000 	.word	0x40010000
 8005718:	48000400 	.word	0x48000400
 800571c:	48000800 	.word	0x48000800
 8005720:	48000c00 	.word	0x48000c00
 8005724:	40010400 	.word	0x40010400

08005728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
 8005744:	e001      	b.n	800574a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800574a:	7bfb      	ldrb	r3, [r7, #15]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3714      	adds	r7, #20
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	807b      	strh	r3, [r7, #2]
 8005764:	4613      	mov	r3, r2
 8005766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005768:	787b      	ldrb	r3, [r7, #1]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800576e:	887a      	ldrh	r2, [r7, #2]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005774:	e002      	b.n	800577c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005776:	887a      	ldrh	r2, [r7, #2]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e0b6      	b.n	8005908 <HAL_LPTIM_Init+0x180>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7fc f9e7 	bl	8001b88 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2202      	movs	r2, #2
 80057be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if defined(LPTIM_RCR_REP)

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691a      	ldr	r2, [r3, #16]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f042 0201 	orr.w	r2, r2, #1
 80057d0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057da:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80057e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 80057e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 faa4 	bl	8005d38 <LPTIM_WaitForFlag>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d101      	bne.n	80057fa <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e086      	b.n	8005908 <HAL_LPTIM_Init+0x180>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 facc 	bl	8005d98 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fa8b 	bl	8005d1c <HAL_LPTIM_GetState>
 8005806:	4603      	mov	r3, r0
 8005808:	2b03      	cmp	r3, #3
 800580a:	d101      	bne.n	8005810 <HAL_LPTIM_Init+0x88>
  {
    return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e07b      	b.n	8005908 <HAL_LPTIM_Init+0x180>
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d004      	beq.n	800582a <HAL_LPTIM_Init+0xa2>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005828:	d103      	bne.n	8005832 <HAL_LPTIM_Init+0xaa>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f023 031e 	bic.w	r3, r3, #30
 8005830:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800583a:	4293      	cmp	r3, r2
 800583c:	d005      	beq.n	800584a <HAL_LPTIM_Init+0xc2>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005844:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005848:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4b30      	ldr	r3, [pc, #192]	; (8005910 <HAL_LPTIM_Init+0x188>)
 800584e:	4013      	ands	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800585a:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8005860:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8005866:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 800586c:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4313      	orrs	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d107      	bne.n	800588c <HAL_LPTIM_Init+0x104>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005884:	4313      	orrs	r3, r2
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d004      	beq.n	800589e <HAL_LPTIM_Init+0x116>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005898:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800589c:	d107      	bne.n	80058ae <HAL_LPTIM_Init+0x126>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80058a6:	4313      	orrs	r3, r2
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00a      	beq.n	80058d0 <HAL_LPTIM_Init+0x148>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80058c2:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80058c8:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a0d      	ldr	r2, [pc, #52]	; (8005914 <HAL_LPTIM_Init+0x18c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d108      	bne.n	80058f4 <HAL_LPTIM_Init+0x16c>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	621a      	str	r2, [r3, #32]
 80058f2:	e004      	b.n	80058fe <HAL_LPTIM_Init+0x176>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80058fc:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	ff19f1fe 	.word	0xff19f1fe
 8005914:	40007c00 	.word	0x40007c00

08005918 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2202      	movs	r2, #2
 8005926:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a3f      	ldr	r2, [pc, #252]	; (8005a2c <HAL_LPTIM_Counter_Start_IT+0x114>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d106      	bne.n	8005942 <HAL_LPTIM_Counter_Start_IT+0x2a>
 8005934:	4b3e      	ldr	r3, [pc, #248]	; (8005a30 <HAL_LPTIM_Counter_Start_IT+0x118>)
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	4a3d      	ldr	r2, [pc, #244]	; (8005a30 <HAL_LPTIM_Counter_Start_IT+0x118>)
 800593a:	f043 0301 	orr.w	r3, r3, #1
 800593e:	6213      	str	r3, [r2, #32]
 8005940:	e005      	b.n	800594e <HAL_LPTIM_Counter_Start_IT+0x36>
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <HAL_LPTIM_Counter_Start_IT+0x118>)
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	4a3a      	ldr	r2, [pc, #232]	; (8005a30 <HAL_LPTIM_Counter_Start_IT+0x118>)
 8005948:	f043 0302 	orr.w	r3, r3, #2
 800594c:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d00c      	beq.n	8005970 <HAL_LPTIM_Counter_Start_IT+0x58>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800595e:	d107      	bne.n	8005970 <HAL_LPTIM_Counter_Start_IT+0x58>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 800596e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0201 	orr.w	r2, r2, #1
 800597e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2210      	movs	r2, #16
 8005986:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005990:	2110      	movs	r1, #16
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f9d0 	bl	8005d38 <LPTIM_WaitForFlag>
 8005998:	4603      	mov	r3, r0
 800599a:	2b03      	cmp	r3, #3
 800599c:	d101      	bne.n	80059a2 <HAL_LPTIM_Counter_Start_IT+0x8a>
  {
    return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e03f      	b.n	8005a22 <HAL_LPTIM_Counter_Start_IT+0x10a>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 f9f8 	bl	8005d98 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f9b7 	bl	8005d1c <HAL_LPTIM_GetState>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b03      	cmp	r3, #3
 80059b2:	d101      	bne.n	80059b8 <HAL_LPTIM_Counter_Start_IT+0xa0>
  {
    return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e034      	b.n	8005a22 <HAL_LPTIM_Counter_Start_IT+0x10a>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0210 	orr.w	r2, r2, #16
 80059c6:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689a      	ldr	r2, [r3, #8]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0202 	orr.w	r2, r2, #2
 80059d6:	609a      	str	r2, [r3, #8]

#if defined(LPTIM_RCR_REP)
  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059e6:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80059f6:	609a      	str	r2, [r3, #8]

#endif
  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691a      	ldr	r2, [r3, #16]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0204 	orr.w	r2, r2, #4
 8005a16:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	40007c00 	.word	0x40007c00
 8005a30:	40010400 	.word	0x40010400

08005a34 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a21      	ldr	r2, [pc, #132]	; (8005ad0 <HAL_LPTIM_Counter_Stop_IT+0x9c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d106      	bne.n	8005a5c <HAL_LPTIM_Counter_Stop_IT+0x28>
 8005a4e:	4b21      	ldr	r3, [pc, #132]	; (8005ad4 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	4a20      	ldr	r2, [pc, #128]	; (8005ad4 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 8005a54:	f023 0301 	bic.w	r3, r3, #1
 8005a58:	6213      	str	r3, [r2, #32]
 8005a5a:	e005      	b.n	8005a68 <HAL_LPTIM_Counter_Stop_IT+0x34>
 8005a5c:	4b1d      	ldr	r3, [pc, #116]	; (8005ad4 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	4a1c      	ldr	r2, [pc, #112]	; (8005ad4 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 8005a62:	f023 0302 	bic.w	r3, r3, #2
 8005a66:	6213      	str	r3, [r2, #32]

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f995 	bl	8005d98 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f954 	bl	8005d1c <HAL_LPTIM_GetState>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b03      	cmp	r3, #3
 8005a78:	d101      	bne.n	8005a7e <HAL_LPTIM_Counter_Stop_IT+0x4a>
  {
    return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e024      	b.n	8005ac8 <HAL_LPTIM_Counter_Stop_IT+0x94>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	689a      	ldr	r2, [r3, #8]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0210 	bic.w	r2, r2, #16
 8005a8c:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f022 0202 	bic.w	r2, r2, #2
 8005a9c:	609a      	str	r2, [r3, #8]
#if defined(LPTIM_RCR_REP)

  /* Disable Rep Update Ok interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_REPOK);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005aac:	609a      	str	r2, [r3, #8]

  /* Disable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005abc:	609a      	str	r2, [r3, #8]
#endif
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3708      	adds	r7, #8
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40007c00 	.word	0x40007c00
 8005ad4:	40010400 	.word	0x40010400

08005ad8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d10d      	bne.n	8005b0a <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d106      	bne.n	8005b0a <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2201      	movs	r2, #1
 8005b02:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f8af 	bl	8005c68 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d10d      	bne.n	8005b34 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d106      	bne.n	8005b34 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f8a4 	bl	8005c7c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0304 	and.w	r3, r3, #4
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d10d      	bne.n	8005b5e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b04      	cmp	r3, #4
 8005b4e:	d106      	bne.n	8005b5e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2204      	movs	r2, #4
 8005b56:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f899 	bl	8005c90 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d10d      	bne.n	8005b88 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 0308 	and.w	r3, r3, #8
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d106      	bne.n	8005b88 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2208      	movs	r2, #8
 8005b80:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f88e 	bl	8005ca4 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0310 	and.w	r3, r3, #16
 8005b92:	2b10      	cmp	r3, #16
 8005b94:	d10d      	bne.n	8005bb2 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f003 0310 	and.w	r3, r3, #16
 8005ba0:	2b10      	cmp	r3, #16
 8005ba2:	d106      	bne.n	8005bb2 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2210      	movs	r2, #16
 8005baa:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 f883 	bl	8005cb8 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b20      	cmp	r3, #32
 8005bbe:	d10d      	bne.n	8005bdc <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f003 0320 	and.w	r3, r3, #32
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d106      	bne.n	8005bdc <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f878 	bl	8005ccc <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be6:	2b40      	cmp	r3, #64	; 0x40
 8005be8:	d10d      	bne.n	8005c06 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf4:	2b40      	cmp	r3, #64	; 0x40
 8005bf6:	d106      	bne.n	8005c06 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2240      	movs	r2, #64	; 0x40
 8005bfe:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 f86d 	bl	8005ce0 <HAL_LPTIM_DirectionDownCallback>
  }
#if defined(LPTIM_RCR_REP)

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c10:	2b80      	cmp	r3, #128	; 0x80
 8005c12:	d10d      	bne.n	8005c30 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1e:	2b80      	cmp	r3, #128	; 0x80
 8005c20:	d106      	bne.n	8005c30 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2280      	movs	r2, #128	; 0x80
 8005c28:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f862 	bl	8005cf4 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c3e:	d10f      	bne.n	8005c60 <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c4e:	d107      	bne.n	8005c60 <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c58:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f854 	bl	8005d08 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8005c60:	bf00      	nop
 8005c62:	3708      	adds	r7, #8
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005d2a:	b2db      	uxtb	r3, r3
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8005d46:	4b12      	ldr	r3, [pc, #72]	; (8005d90 <LPTIM_WaitForFlag+0x58>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a12      	ldr	r2, [pc, #72]	; (8005d94 <LPTIM_WaitForFlag+0x5c>)
 8005d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d50:	0b9b      	lsrs	r3, r3, #14
 8005d52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005d56:	fb02 f303 	mul.w	r3, r2, r3
 8005d5a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	4013      	ands	r3, r2
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d002      	beq.n	8005d82 <LPTIM_WaitForFlag+0x4a>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1ec      	bne.n	8005d5c <LPTIM_WaitForFlag+0x24>

  return result;
 8005d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	20000008 	.word	0x20000008
 8005d94:	d1b71759 	.word	0xd1b71759

08005d98 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b08a      	sub	sp, #40	; 0x28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8005da0:	2300      	movs	r3, #0
 8005da2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8005da4:	b672      	cpsid	i
}
 8005da6:	bf00      	nop

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a85      	ldr	r2, [pc, #532]	; (8005fc4 <LPTIM_Disable+0x22c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d003      	beq.n	8005dba <LPTIM_Disable+0x22>
 8005db2:	4a85      	ldr	r2, [pc, #532]	; (8005fc8 <LPTIM_Disable+0x230>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d007      	beq.n	8005dc8 <LPTIM_Disable+0x30>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8005db8:	e00d      	b.n	8005dd6 <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005dba:	4b84      	ldr	r3, [pc, #528]	; (8005fcc <LPTIM_Disable+0x234>)
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005dc4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005dc6:	e006      	b.n	8005dd6 <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005dc8:	4b80      	ldr	r3, [pc, #512]	; (8005fcc <LPTIM_Disable+0x234>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005dd4:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	613b      	str	r3, [r7, #16]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e04:	60fb      	str	r3, [r7, #12]
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a6e      	ldr	r2, [pc, #440]	; (8005fc4 <LPTIM_Disable+0x22c>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d003      	beq.n	8005e18 <LPTIM_Disable+0x80>
 8005e10:	4a6d      	ldr	r2, [pc, #436]	; (8005fc8 <LPTIM_Disable+0x230>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d00d      	beq.n	8005e32 <LPTIM_Disable+0x9a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8005e16:	e019      	b.n	8005e4c <LPTIM_Disable+0xb4>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005e18:	4b6c      	ldr	r3, [pc, #432]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1c:	4a6b      	ldr	r2, [pc, #428]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e22:	6393      	str	r3, [r2, #56]	; 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8005e24:	4b69      	ldr	r3, [pc, #420]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e28:	4a68      	ldr	r2, [pc, #416]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e2e:	6393      	str	r3, [r2, #56]	; 0x38
      break;
 8005e30:	e00c      	b.n	8005e4c <LPTIM_Disable+0xb4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8005e32:	4b66      	ldr	r3, [pc, #408]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e36:	4a65      	ldr	r2, [pc, #404]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e38:	f043 0320 	orr.w	r3, r3, #32
 8005e3c:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8005e3e:	4b63      	ldr	r3, [pc, #396]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e42:	4a62      	ldr	r2, [pc, #392]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e44:	f023 0320 	bic.w	r3, r3, #32
 8005e48:	63d3      	str	r3, [r2, #60]	; 0x3c
      break;
 8005e4a:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d106      	bne.n	8005e60 <LPTIM_Disable+0xc8>
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d103      	bne.n	8005e60 <LPTIM_Disable+0xc8>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 8096 	beq.w	8005f8c <LPTIM_Disable+0x1f4>
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a57      	ldr	r2, [pc, #348]	; (8005fc4 <LPTIM_Disable+0x22c>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d003      	beq.n	8005e72 <LPTIM_Disable+0xda>
 8005e6a:	4a57      	ldr	r2, [pc, #348]	; (8005fc8 <LPTIM_Disable+0x230>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d009      	beq.n	8005e84 <LPTIM_Disable+0xec>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8005e70:	e011      	b.n	8005e96 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8005e72:	4b56      	ldr	r3, [pc, #344]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e78:	4a54      	ldr	r2, [pc, #336]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e7a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8005e7e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 8005e82:	e008      	b.n	8005e96 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8005e84:	4b51      	ldr	r3, [pc, #324]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e8a:	4a50      	ldr	r2, [pc, #320]	; (8005fcc <LPTIM_Disable+0x234>)
 8005e8c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 8005e94:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01a      	beq.n	8005ed2 <LPTIM_Disable+0x13a>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005eb4:	2108      	movs	r1, #8
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7ff ff3e 	bl	8005d38 <LPTIM_WaitForFlag>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b03      	cmp	r3, #3
 8005ec0:	d103      	bne.n	8005eca <LPTIM_Disable+0x132>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2203      	movs	r2, #3
 8005ec6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2208      	movs	r2, #8
 8005ed0:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d01a      	beq.n	8005f0e <LPTIM_Disable+0x176>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	691a      	ldr	r2, [r3, #16]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0201 	orr.w	r2, r2, #1
 8005ee6:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005ef0:	2110      	movs	r1, #16
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff ff20 	bl	8005d38 <LPTIM_WaitForFlag>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b03      	cmp	r3, #3
 8005efc:	d103      	bne.n	8005f06 <LPTIM_Disable+0x16e>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2203      	movs	r2, #3
 8005f02:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2210      	movs	r2, #16
 8005f0c:	605a      	str	r2, [r3, #4]
    }
#if defined(LPTIM_RCR_REP)

    if (tmpRCR != 0UL)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01c      	beq.n	8005f4e <LPTIM_Disable+0x1b6>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f042 0201 	orr.w	r2, r2, #1
 8005f22:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8005f2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7ff ff01 	bl	8005d38 <LPTIM_WaitForFlag>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d103      	bne.n	8005f44 <LPTIM_Disable+0x1ac>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2203      	movs	r2, #3
 8005f40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f4c:	605a      	str	r2, [r3, #4]
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1c      	ldr	r2, [pc, #112]	; (8005fc4 <LPTIM_Disable+0x22c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d003      	beq.n	8005f60 <LPTIM_Disable+0x1c8>
 8005f58:	4a1b      	ldr	r2, [pc, #108]	; (8005fc8 <LPTIM_Disable+0x230>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00b      	beq.n	8005f76 <LPTIM_Disable+0x1de>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8005f5e:	e016      	b.n	8005f8e <LPTIM_Disable+0x1f6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8005f60:	4b1a      	ldr	r3, [pc, #104]	; (8005fcc <LPTIM_Disable+0x234>)
 8005f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f66:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005f6a:	4918      	ldr	r1, [pc, #96]	; (8005fcc <LPTIM_Disable+0x234>)
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 8005f74:	e00b      	b.n	8005f8e <LPTIM_Disable+0x1f6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8005f76:	4b15      	ldr	r3, [pc, #84]	; (8005fcc <LPTIM_Disable+0x234>)
 8005f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f80:	4912      	ldr	r1, [pc, #72]	; (8005fcc <LPTIM_Disable+0x234>)
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 8005f8a:	e000      	b.n	8005f8e <LPTIM_Disable+0x1f6>
    }
  }
 8005f8c:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6a3a      	ldr	r2, [r7, #32]
 8005fa4:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69fa      	ldr	r2, [r7, #28]
 8005fac:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8005fb6:	b662      	cpsie	i
}
 8005fb8:	bf00      	nop

  __enable_irq();
}
 8005fba:	bf00      	nop
 8005fbc:	3728      	adds	r7, #40	; 0x28
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40007c00 	.word	0x40007c00
 8005fc8:	40009400 	.word	0x40009400
 8005fcc:	40021000 	.word	0x40021000

08005fd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005fd4:	4b04      	ldr	r3, [pc, #16]	; (8005fe8 <HAL_PWREx_GetVoltageRange+0x18>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	40007000 	.word	0x40007000

08005fec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ffa:	d130      	bne.n	800605e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005ffc:	4b23      	ldr	r3, [pc, #140]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006008:	d038      	beq.n	800607c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800600a:	4b20      	ldr	r3, [pc, #128]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006012:	4a1e      	ldr	r2, [pc, #120]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006014:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006018:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800601a:	4b1d      	ldr	r3, [pc, #116]	; (8006090 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2232      	movs	r2, #50	; 0x32
 8006020:	fb02 f303 	mul.w	r3, r2, r3
 8006024:	4a1b      	ldr	r2, [pc, #108]	; (8006094 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006026:	fba2 2303 	umull	r2, r3, r2, r3
 800602a:	0c9b      	lsrs	r3, r3, #18
 800602c:	3301      	adds	r3, #1
 800602e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006030:	e002      	b.n	8006038 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	3b01      	subs	r3, #1
 8006036:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006038:	4b14      	ldr	r3, [pc, #80]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006044:	d102      	bne.n	800604c <HAL_PWREx_ControlVoltageScaling+0x60>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1f2      	bne.n	8006032 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800604c:	4b0f      	ldr	r3, [pc, #60]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800604e:	695b      	ldr	r3, [r3, #20]
 8006050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006058:	d110      	bne.n	800607c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e00f      	b.n	800607e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800605e:	4b0b      	ldr	r3, [pc, #44]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606a:	d007      	beq.n	800607c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800606c:	4b07      	ldr	r3, [pc, #28]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006074:	4a05      	ldr	r2, [pc, #20]	; (800608c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800607a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40007000 	.word	0x40007000
 8006090:	20000008 	.word	0x20000008
 8006094:	431bde83 	.word	0x431bde83

08006098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b08a      	sub	sp, #40	; 0x28
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d102      	bne.n	80060ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f000 bc56 	b.w	8006958 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060ac:	4ba1      	ldr	r3, [pc, #644]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f003 030c 	and.w	r3, r3, #12
 80060b4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060b6:	4b9f      	ldr	r3, [pc, #636]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0303 	and.w	r3, r3, #3
 80060be:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0310 	and.w	r3, r3, #16
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 80e6 	beq.w	800629a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <HAL_RCC_OscConfig+0x4c>
 80060d4:	6a3b      	ldr	r3, [r7, #32]
 80060d6:	2b0c      	cmp	r3, #12
 80060d8:	f040 808d 	bne.w	80061f6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	f040 8089 	bne.w	80061f6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060e4:	4b93      	ldr	r3, [pc, #588]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d006      	beq.n	80060fe <HAL_RCC_OscConfig+0x66>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d102      	bne.n	80060fe <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	f000 bc2d 	b.w	8006958 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006102:	4b8c      	ldr	r3, [pc, #560]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0308 	and.w	r3, r3, #8
 800610a:	2b00      	cmp	r3, #0
 800610c:	d004      	beq.n	8006118 <HAL_RCC_OscConfig+0x80>
 800610e:	4b89      	ldr	r3, [pc, #548]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006116:	e005      	b.n	8006124 <HAL_RCC_OscConfig+0x8c>
 8006118:	4b86      	ldr	r3, [pc, #536]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800611a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800611e:	091b      	lsrs	r3, r3, #4
 8006120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006124:	4293      	cmp	r3, r2
 8006126:	d224      	bcs.n	8006172 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612c:	4618      	mov	r0, r3
 800612e:	f000 fdbf 	bl	8006cb0 <RCC_SetFlashLatencyFromMSIRange>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	f000 bc0d 	b.w	8006958 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800613e:	4b7d      	ldr	r3, [pc, #500]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a7c      	ldr	r2, [pc, #496]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006144:	f043 0308 	orr.w	r3, r3, #8
 8006148:	6013      	str	r3, [r2, #0]
 800614a:	4b7a      	ldr	r3, [pc, #488]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006156:	4977      	ldr	r1, [pc, #476]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006158:	4313      	orrs	r3, r2
 800615a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800615c:	4b75      	ldr	r3, [pc, #468]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	021b      	lsls	r3, r3, #8
 800616a:	4972      	ldr	r1, [pc, #456]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800616c:	4313      	orrs	r3, r2
 800616e:	604b      	str	r3, [r1, #4]
 8006170:	e025      	b.n	80061be <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006172:	4b70      	ldr	r3, [pc, #448]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a6f      	ldr	r2, [pc, #444]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006178:	f043 0308 	orr.w	r3, r3, #8
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	4b6d      	ldr	r3, [pc, #436]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	496a      	ldr	r1, [pc, #424]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800618c:	4313      	orrs	r3, r2
 800618e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006190:	4b68      	ldr	r3, [pc, #416]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	4965      	ldr	r1, [pc, #404]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d109      	bne.n	80061be <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fd7e 	bl	8006cb0 <RCC_SetFlashLatencyFromMSIRange>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e3cc      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80061be:	f000 fcb3 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 80061c2:	4602      	mov	r2, r0
 80061c4:	4b5b      	ldr	r3, [pc, #364]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	091b      	lsrs	r3, r3, #4
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	495a      	ldr	r1, [pc, #360]	; (8006338 <HAL_RCC_OscConfig+0x2a0>)
 80061d0:	5ccb      	ldrb	r3, [r1, r3]
 80061d2:	f003 031f 	and.w	r3, r3, #31
 80061d6:	fa22 f303 	lsr.w	r3, r2, r3
 80061da:	4a58      	ldr	r2, [pc, #352]	; (800633c <HAL_RCC_OscConfig+0x2a4>)
 80061dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80061de:	4b58      	ldr	r3, [pc, #352]	; (8006340 <HAL_RCC_OscConfig+0x2a8>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fc f9b8 	bl	8002558 <HAL_InitTick>
 80061e8:	4603      	mov	r3, r0
 80061ea:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80061ec:	7dfb      	ldrb	r3, [r7, #23]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d052      	beq.n	8006298 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80061f2:	7dfb      	ldrb	r3, [r7, #23]
 80061f4:	e3b0      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d032      	beq.n	8006264 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80061fe:	4b4d      	ldr	r3, [pc, #308]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a4c      	ldr	r2, [pc, #304]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006204:	f043 0301 	orr.w	r3, r3, #1
 8006208:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800620a:	f7fc f9f5 	bl	80025f8 <HAL_GetTick>
 800620e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006210:	e008      	b.n	8006224 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006212:	f7fc f9f1 	bl	80025f8 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	2b02      	cmp	r3, #2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e399      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006224:	4b43      	ldr	r3, [pc, #268]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0302 	and.w	r3, r3, #2
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f0      	beq.n	8006212 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006230:	4b40      	ldr	r3, [pc, #256]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a3f      	ldr	r2, [pc, #252]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006236:	f043 0308 	orr.w	r3, r3, #8
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	4b3d      	ldr	r3, [pc, #244]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006248:	493a      	ldr	r1, [pc, #232]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800624a:	4313      	orrs	r3, r2
 800624c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800624e:	4b39      	ldr	r3, [pc, #228]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	021b      	lsls	r3, r3, #8
 800625c:	4935      	ldr	r1, [pc, #212]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800625e:	4313      	orrs	r3, r2
 8006260:	604b      	str	r3, [r1, #4]
 8006262:	e01a      	b.n	800629a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006264:	4b33      	ldr	r3, [pc, #204]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a32      	ldr	r2, [pc, #200]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800626a:	f023 0301 	bic.w	r3, r3, #1
 800626e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006270:	f7fc f9c2 	bl	80025f8 <HAL_GetTick>
 8006274:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006278:	f7fc f9be 	bl	80025f8 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e366      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800628a:	4b2a      	ldr	r3, [pc, #168]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1f0      	bne.n	8006278 <HAL_RCC_OscConfig+0x1e0>
 8006296:	e000      	b.n	800629a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006298:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d073      	beq.n	800638e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	2b08      	cmp	r3, #8
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_OscConfig+0x220>
 80062ac:	6a3b      	ldr	r3, [r7, #32]
 80062ae:	2b0c      	cmp	r3, #12
 80062b0:	d10e      	bne.n	80062d0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	2b03      	cmp	r3, #3
 80062b6:	d10b      	bne.n	80062d0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b8:	4b1e      	ldr	r3, [pc, #120]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d063      	beq.n	800638c <HAL_RCC_OscConfig+0x2f4>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d15f      	bne.n	800638c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e343      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062d8:	d106      	bne.n	80062e8 <HAL_RCC_OscConfig+0x250>
 80062da:	4b16      	ldr	r3, [pc, #88]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a15      	ldr	r2, [pc, #84]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80062e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062e4:	6013      	str	r3, [r2, #0]
 80062e6:	e01d      	b.n	8006324 <HAL_RCC_OscConfig+0x28c>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062f0:	d10c      	bne.n	800630c <HAL_RCC_OscConfig+0x274>
 80062f2:	4b10      	ldr	r3, [pc, #64]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a0f      	ldr	r2, [pc, #60]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 80062f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a0c      	ldr	r2, [pc, #48]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	e00b      	b.n	8006324 <HAL_RCC_OscConfig+0x28c>
 800630c:	4b09      	ldr	r3, [pc, #36]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a08      	ldr	r2, [pc, #32]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 8006312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006316:	6013      	str	r3, [r2, #0]
 8006318:	4b06      	ldr	r3, [pc, #24]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a05      	ldr	r2, [pc, #20]	; (8006334 <HAL_RCC_OscConfig+0x29c>)
 800631e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01b      	beq.n	8006364 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800632c:	f7fc f964 	bl	80025f8 <HAL_GetTick>
 8006330:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006332:	e010      	b.n	8006356 <HAL_RCC_OscConfig+0x2be>
 8006334:	40021000 	.word	0x40021000
 8006338:	08009160 	.word	0x08009160
 800633c:	20000008 	.word	0x20000008
 8006340:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006344:	f7fc f958 	bl	80025f8 <HAL_GetTick>
 8006348:	4602      	mov	r2, r0
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	2b64      	cmp	r3, #100	; 0x64
 8006350:	d901      	bls.n	8006356 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8006352:	2303      	movs	r3, #3
 8006354:	e300      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006356:	4ba0      	ldr	r3, [pc, #640]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d0f0      	beq.n	8006344 <HAL_RCC_OscConfig+0x2ac>
 8006362:	e014      	b.n	800638e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006364:	f7fc f948 	bl	80025f8 <HAL_GetTick>
 8006368:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800636a:	e008      	b.n	800637e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800636c:	f7fc f944 	bl	80025f8 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	2b64      	cmp	r3, #100	; 0x64
 8006378:	d901      	bls.n	800637e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e2ec      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800637e:	4b96      	ldr	r3, [pc, #600]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1f0      	bne.n	800636c <HAL_RCC_OscConfig+0x2d4>
 800638a:	e000      	b.n	800638e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800638c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d060      	beq.n	800645c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	2b04      	cmp	r3, #4
 800639e:	d005      	beq.n	80063ac <HAL_RCC_OscConfig+0x314>
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	2b0c      	cmp	r3, #12
 80063a4:	d119      	bne.n	80063da <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d116      	bne.n	80063da <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063ac:	4b8a      	ldr	r3, [pc, #552]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d005      	beq.n	80063c4 <HAL_RCC_OscConfig+0x32c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d101      	bne.n	80063c4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e2c9      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c4:	4b84      	ldr	r3, [pc, #528]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	061b      	lsls	r3, r3, #24
 80063d2:	4981      	ldr	r1, [pc, #516]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063d8:	e040      	b.n	800645c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d023      	beq.n	800642a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063e2:	4b7d      	ldr	r3, [pc, #500]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a7c      	ldr	r2, [pc, #496]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80063e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ee:	f7fc f903 	bl	80025f8 <HAL_GetTick>
 80063f2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063f4:	e008      	b.n	8006408 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063f6:	f7fc f8ff 	bl	80025f8 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d901      	bls.n	8006408 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e2a7      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006408:	4b73      	ldr	r3, [pc, #460]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006410:	2b00      	cmp	r3, #0
 8006412:	d0f0      	beq.n	80063f6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006414:	4b70      	ldr	r3, [pc, #448]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	061b      	lsls	r3, r3, #24
 8006422:	496d      	ldr	r1, [pc, #436]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006424:	4313      	orrs	r3, r2
 8006426:	604b      	str	r3, [r1, #4]
 8006428:	e018      	b.n	800645c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800642a:	4b6b      	ldr	r3, [pc, #428]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a6a      	ldr	r2, [pc, #424]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006436:	f7fc f8df 	bl	80025f8 <HAL_GetTick>
 800643a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800643c:	e008      	b.n	8006450 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800643e:	f7fc f8db 	bl	80025f8 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	2b02      	cmp	r3, #2
 800644a:	d901      	bls.n	8006450 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e283      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006450:	4b61      	ldr	r3, [pc, #388]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1f0      	bne.n	800643e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	2b00      	cmp	r3, #0
 8006466:	d07f      	beq.n	8006568 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d05f      	beq.n	8006530 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8006470:	4b59      	ldr	r3, [pc, #356]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006476:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	699a      	ldr	r2, [r3, #24]
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	f003 0310 	and.w	r3, r3, #16
 8006482:	429a      	cmp	r2, r3
 8006484:	d037      	beq.n	80064f6 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	f003 0302 	and.w	r3, r3, #2
 800648c:	2b00      	cmp	r3, #0
 800648e:	d006      	beq.n	800649e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006496:	2b00      	cmp	r3, #0
 8006498:	d101      	bne.n	800649e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e25c      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d01b      	beq.n	80064e0 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 80064a8:	4b4b      	ldr	r3, [pc, #300]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064ae:	4a4a      	ldr	r2, [pc, #296]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064b0:	f023 0301 	bic.w	r3, r3, #1
 80064b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80064b8:	f7fc f89e 	bl	80025f8 <HAL_GetTick>
 80064bc:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064c0:	f7fc f89a 	bl	80025f8 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b11      	cmp	r3, #17
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e242      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064d2:	4b41      	ldr	r3, [pc, #260]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1ef      	bne.n	80064c0 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80064e0:	4b3d      	ldr	r3, [pc, #244]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064e6:	f023 0210 	bic.w	r2, r3, #16
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	493a      	ldr	r1, [pc, #232]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064f6:	4b38      	ldr	r3, [pc, #224]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064fc:	4a36      	ldr	r2, [pc, #216]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006506:	f7fc f877 	bl	80025f8 <HAL_GetTick>
 800650a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800650c:	e008      	b.n	8006520 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800650e:	f7fc f873 	bl	80025f8 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	2b11      	cmp	r3, #17
 800651a:	d901      	bls.n	8006520 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e21b      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006520:	4b2d      	ldr	r3, [pc, #180]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0ef      	beq.n	800650e <HAL_RCC_OscConfig+0x476>
 800652e:	e01b      	b.n	8006568 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006530:	4b29      	ldr	r3, [pc, #164]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006536:	4a28      	ldr	r2, [pc, #160]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006538:	f023 0301 	bic.w	r3, r3, #1
 800653c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006540:	f7fc f85a 	bl	80025f8 <HAL_GetTick>
 8006544:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006546:	e008      	b.n	800655a <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006548:	f7fc f856 	bl	80025f8 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b11      	cmp	r3, #17
 8006554:	d901      	bls.n	800655a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e1fe      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800655a:	4b1f      	ldr	r3, [pc, #124]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800655c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006560:	f003 0302 	and.w	r3, r3, #2
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1ef      	bne.n	8006548 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 80c1 	beq.w	80066f8 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006576:	2300      	movs	r3, #0
 8006578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800657c:	4b16      	ldr	r3, [pc, #88]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800657e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10e      	bne.n	80065a6 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006588:	4b13      	ldr	r3, [pc, #76]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800658a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800658c:	4a12      	ldr	r2, [pc, #72]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 800658e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006592:	6593      	str	r3, [r2, #88]	; 0x58
 8006594:	4b10      	ldr	r3, [pc, #64]	; (80065d8 <HAL_RCC_OscConfig+0x540>)
 8006596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80065a0:	2301      	movs	r3, #1
 80065a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065a6:	4b0d      	ldr	r3, [pc, #52]	; (80065dc <HAL_RCC_OscConfig+0x544>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d11c      	bne.n	80065ec <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065b2:	4b0a      	ldr	r3, [pc, #40]	; (80065dc <HAL_RCC_OscConfig+0x544>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a09      	ldr	r2, [pc, #36]	; (80065dc <HAL_RCC_OscConfig+0x544>)
 80065b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065be:	f7fc f81b 	bl	80025f8 <HAL_GetTick>
 80065c2:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065c4:	e00c      	b.n	80065e0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065c6:	f7fc f817 	bl	80025f8 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d905      	bls.n	80065e0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e1bf      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
 80065d8:	40021000 	.word	0x40021000
 80065dc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065e0:	4bb1      	ldr	r3, [pc, #708]	; (80068a8 <HAL_RCC_OscConfig+0x810>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0ec      	beq.n	80065c6 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d02c      	beq.n	8006652 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80065f8:	4bac      	ldr	r3, [pc, #688]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800660a:	49a8      	ldr	r1, [pc, #672]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0304 	and.w	r3, r3, #4
 800661a:	2b00      	cmp	r3, #0
 800661c:	d010      	beq.n	8006640 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800661e:	4ba3      	ldr	r3, [pc, #652]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006624:	4aa1      	ldr	r2, [pc, #644]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006626:	f043 0304 	orr.w	r3, r3, #4
 800662a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800662e:	4b9f      	ldr	r3, [pc, #636]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006634:	4a9d      	ldr	r2, [pc, #628]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006636:	f043 0301 	orr.w	r3, r3, #1
 800663a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800663e:	e018      	b.n	8006672 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006640:	4b9a      	ldr	r3, [pc, #616]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006646:	4a99      	ldr	r2, [pc, #612]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006648:	f043 0301 	orr.w	r3, r3, #1
 800664c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006650:	e00f      	b.n	8006672 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006652:	4b96      	ldr	r3, [pc, #600]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006658:	4a94      	ldr	r2, [pc, #592]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800665a:	f023 0301 	bic.w	r3, r3, #1
 800665e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006662:	4b92      	ldr	r3, [pc, #584]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006668:	4a90      	ldr	r2, [pc, #576]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800666a:	f023 0304 	bic.w	r3, r3, #4
 800666e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d016      	beq.n	80066a8 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800667a:	f7fb ffbd 	bl	80025f8 <HAL_GetTick>
 800667e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006680:	e00a      	b.n	8006698 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006682:	f7fb ffb9 	bl	80025f8 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006690:	4293      	cmp	r3, r2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e15f      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006698:	4b84      	ldr	r3, [pc, #528]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800669a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d0ed      	beq.n	8006682 <HAL_RCC_OscConfig+0x5ea>
 80066a6:	e01d      	b.n	80066e4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a8:	f7fb ffa6 	bl	80025f8 <HAL_GetTick>
 80066ac:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80066ae:	e00a      	b.n	80066c6 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b0:	f7fb ffa2 	bl	80025f8 <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80066be:	4293      	cmp	r3, r2
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e148      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80066c6:	4b79      	ldr	r3, [pc, #484]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80066c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1ed      	bne.n	80066b0 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80066d4:	4b75      	ldr	r3, [pc, #468]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80066d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066da:	4a74      	ldr	r2, [pc, #464]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80066dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d105      	bne.n	80066f8 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ec:	4b6f      	ldr	r3, [pc, #444]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80066ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f0:	4a6e      	ldr	r2, [pc, #440]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80066f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0320 	and.w	r3, r3, #32
 8006700:	2b00      	cmp	r3, #0
 8006702:	d03c      	beq.n	800677e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006708:	2b00      	cmp	r3, #0
 800670a:	d01c      	beq.n	8006746 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800670c:	4b67      	ldr	r3, [pc, #412]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800670e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006712:	4a66      	ldr	r2, [pc, #408]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006714:	f043 0301 	orr.w	r3, r3, #1
 8006718:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800671c:	f7fb ff6c 	bl	80025f8 <HAL_GetTick>
 8006720:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006724:	f7fb ff68 	bl	80025f8 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e110      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006736:	4b5d      	ldr	r3, [pc, #372]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006738:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	d0ef      	beq.n	8006724 <HAL_RCC_OscConfig+0x68c>
 8006744:	e01b      	b.n	800677e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006746:	4b59      	ldr	r3, [pc, #356]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006748:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800674c:	4a57      	ldr	r2, [pc, #348]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800674e:	f023 0301 	bic.w	r3, r3, #1
 8006752:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006756:	f7fb ff4f 	bl	80025f8 <HAL_GetTick>
 800675a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800675c:	e008      	b.n	8006770 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800675e:	f7fb ff4b 	bl	80025f8 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d901      	bls.n	8006770 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e0f3      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006770:	4b4e      	ldr	r3, [pc, #312]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006772:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1ef      	bne.n	800675e <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 80e7 	beq.w	8006956 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678c:	2b02      	cmp	r3, #2
 800678e:	f040 80b7 	bne.w	8006900 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006792:	4b46      	ldr	r3, [pc, #280]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f003 0203 	and.w	r2, r3, #3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d124      	bne.n	80067f0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b0:	3b01      	subs	r3, #1
 80067b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d11b      	bne.n	80067f0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d113      	bne.n	80067f0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d2:	085b      	lsrs	r3, r3, #1
 80067d4:	3b01      	subs	r3, #1
 80067d6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067d8:	429a      	cmp	r2, r3
 80067da:	d109      	bne.n	80067f0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	085b      	lsrs	r3, r3, #1
 80067e8:	3b01      	subs	r3, #1
 80067ea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d061      	beq.n	80068b4 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	2b0c      	cmp	r3, #12
 80067f4:	d056      	beq.n	80068a4 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80067f6:	4b2d      	ldr	r3, [pc, #180]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a2c      	ldr	r2, [pc, #176]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 80067fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006800:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006802:	f7fb fef9 	bl	80025f8 <HAL_GetTick>
 8006806:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800680a:	f7fb fef5 	bl	80025f8 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e09d      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800681c:	4b23      	ldr	r3, [pc, #140]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1f0      	bne.n	800680a <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006828:	4b20      	ldr	r3, [pc, #128]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	4b20      	ldr	r3, [pc, #128]	; (80068b0 <HAL_RCC_OscConfig+0x818>)
 800682e:	4013      	ands	r3, r2
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006838:	3a01      	subs	r2, #1
 800683a:	0112      	lsls	r2, r2, #4
 800683c:	4311      	orrs	r1, r2
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006842:	0212      	lsls	r2, r2, #8
 8006844:	4311      	orrs	r1, r2
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800684a:	0852      	lsrs	r2, r2, #1
 800684c:	3a01      	subs	r2, #1
 800684e:	0552      	lsls	r2, r2, #21
 8006850:	4311      	orrs	r1, r2
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006856:	0852      	lsrs	r2, r2, #1
 8006858:	3a01      	subs	r2, #1
 800685a:	0652      	lsls	r2, r2, #25
 800685c:	430a      	orrs	r2, r1
 800685e:	4913      	ldr	r1, [pc, #76]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006860:	4313      	orrs	r3, r2
 8006862:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006864:	4b11      	ldr	r3, [pc, #68]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a10      	ldr	r2, [pc, #64]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 800686a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800686e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006870:	4b0e      	ldr	r3, [pc, #56]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	4a0d      	ldr	r2, [pc, #52]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006876:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800687a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800687c:	f7fb febc 	bl	80025f8 <HAL_GetTick>
 8006880:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006882:	e008      	b.n	8006896 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006884:	f7fb feb8 	bl	80025f8 <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	2b02      	cmp	r3, #2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e060      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006896:	4b05      	ldr	r3, [pc, #20]	; (80068ac <HAL_RCC_OscConfig+0x814>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0f0      	beq.n	8006884 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068a2:	e058      	b.n	8006956 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e057      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
 80068a8:	40007000 	.word	0x40007000
 80068ac:	40021000 	.word	0x40021000
 80068b0:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068b4:	4b2a      	ldr	r3, [pc, #168]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d14a      	bne.n	8006956 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80068c0:	4b27      	ldr	r3, [pc, #156]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a26      	ldr	r2, [pc, #152]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068cc:	4b24      	ldr	r3, [pc, #144]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	4a23      	ldr	r2, [pc, #140]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80068d8:	f7fb fe8e 	bl	80025f8 <HAL_GetTick>
 80068dc:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068e0:	f7fb fe8a 	bl	80025f8 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e032      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068f2:	4b1b      	ldr	r3, [pc, #108]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0f0      	beq.n	80068e0 <HAL_RCC_OscConfig+0x848>
 80068fe:	e02a      	b.n	8006956 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	2b0c      	cmp	r3, #12
 8006904:	d025      	beq.n	8006952 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006906:	4b16      	ldr	r3, [pc, #88]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a15      	ldr	r2, [pc, #84]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 800690c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006910:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006912:	4b13      	ldr	r3, [pc, #76]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	4a12      	ldr	r2, [pc, #72]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006918:	f023 0303 	bic.w	r3, r3, #3
 800691c:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800691e:	4b10      	ldr	r3, [pc, #64]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	4a0f      	ldr	r2, [pc, #60]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006924:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006928:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800692a:	f7fb fe65 	bl	80025f8 <HAL_GetTick>
 800692e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006930:	e008      	b.n	8006944 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006932:	f7fb fe61 	bl	80025f8 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d901      	bls.n	8006944 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e009      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006944:	4b06      	ldr	r3, [pc, #24]	; (8006960 <HAL_RCC_OscConfig+0x8c8>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1f0      	bne.n	8006932 <HAL_RCC_OscConfig+0x89a>
 8006950:	e001      	b.n	8006956 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e000      	b.n	8006958 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3728      	adds	r7, #40	; 0x28
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	40021000 	.word	0x40021000

08006964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d101      	bne.n	8006978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e0c8      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006978:	4b66      	ldr	r3, [pc, #408]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0307 	and.w	r3, r3, #7
 8006980:	683a      	ldr	r2, [r7, #0]
 8006982:	429a      	cmp	r2, r3
 8006984:	d910      	bls.n	80069a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006986:	4b63      	ldr	r3, [pc, #396]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f023 0207 	bic.w	r2, r3, #7
 800698e:	4961      	ldr	r1, [pc, #388]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	4313      	orrs	r3, r2
 8006994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006996:	4b5f      	ldr	r3, [pc, #380]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0307 	and.w	r3, r3, #7
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d001      	beq.n	80069a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0b0      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0301 	and.w	r3, r3, #1
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d04c      	beq.n	8006a4e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	d107      	bne.n	80069cc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069bc:	4b56      	ldr	r3, [pc, #344]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d121      	bne.n	8006a0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e09e      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d107      	bne.n	80069e4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069d4:	4b50      	ldr	r3, [pc, #320]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d115      	bne.n	8006a0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e092      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d107      	bne.n	80069fc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069ec:	4b4a      	ldr	r3, [pc, #296]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d109      	bne.n	8006a0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e086      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069fc:	4b46      	ldr	r3, [pc, #280]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e07e      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a0c:	4b42      	ldr	r3, [pc, #264]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f023 0203 	bic.w	r2, r3, #3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	493f      	ldr	r1, [pc, #252]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a1e:	f7fb fdeb 	bl	80025f8 <HAL_GetTick>
 8006a22:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a24:	e00a      	b.n	8006a3c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a26:	f7fb fde7 	bl	80025f8 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d901      	bls.n	8006a3c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e066      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a3c:	4b36      	ldr	r3, [pc, #216]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f003 020c 	and.w	r2, r3, #12
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d1eb      	bne.n	8006a26 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d008      	beq.n	8006a6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a5a:	4b2f      	ldr	r3, [pc, #188]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	492c      	ldr	r1, [pc, #176]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a6c:	4b29      	ldr	r3, [pc, #164]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0307 	and.w	r3, r3, #7
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d210      	bcs.n	8006a9c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a7a:	4b26      	ldr	r3, [pc, #152]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f023 0207 	bic.w	r2, r3, #7
 8006a82:	4924      	ldr	r1, [pc, #144]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8a:	4b22      	ldr	r3, [pc, #136]	; (8006b14 <HAL_RCC_ClockConfig+0x1b0>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0307 	and.w	r3, r3, #7
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d001      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e036      	b.n	8006b0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d008      	beq.n	8006aba <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	4918      	ldr	r1, [pc, #96]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0308 	and.w	r3, r3, #8
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d009      	beq.n	8006ada <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ac6:	4b14      	ldr	r3, [pc, #80]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	4910      	ldr	r1, [pc, #64]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ada:	f000 f825 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	4b0d      	ldr	r3, [pc, #52]	; (8006b18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	490c      	ldr	r1, [pc, #48]	; (8006b1c <HAL_RCC_ClockConfig+0x1b8>)
 8006aec:	5ccb      	ldrb	r3, [r1, r3]
 8006aee:	f003 031f 	and.w	r3, r3, #31
 8006af2:	fa22 f303 	lsr.w	r3, r2, r3
 8006af6:	4a0a      	ldr	r2, [pc, #40]	; (8006b20 <HAL_RCC_ClockConfig+0x1bc>)
 8006af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006afa:	4b0a      	ldr	r3, [pc, #40]	; (8006b24 <HAL_RCC_ClockConfig+0x1c0>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fb fd2a 	bl	8002558 <HAL_InitTick>
 8006b04:	4603      	mov	r3, r0
 8006b06:	72fb      	strb	r3, [r7, #11]

  return status;
 8006b08:	7afb      	ldrb	r3, [r7, #11]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	40022000 	.word	0x40022000
 8006b18:	40021000 	.word	0x40021000
 8006b1c:	08009160 	.word	0x08009160
 8006b20:	20000008 	.word	0x20000008
 8006b24:	2000000c 	.word	0x2000000c

08006b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b089      	sub	sp, #36	; 0x24
 8006b2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	61fb      	str	r3, [r7, #28]
 8006b32:	2300      	movs	r3, #0
 8006b34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b36:	4b3e      	ldr	r3, [pc, #248]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
 8006b3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b40:	4b3b      	ldr	r3, [pc, #236]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d005      	beq.n	8006b5c <HAL_RCC_GetSysClockFreq+0x34>
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	2b0c      	cmp	r3, #12
 8006b54:	d121      	bne.n	8006b9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d11e      	bne.n	8006b9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006b5c:	4b34      	ldr	r3, [pc, #208]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0308 	and.w	r3, r3, #8
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d107      	bne.n	8006b78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006b68:	4b31      	ldr	r3, [pc, #196]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b6e:	0a1b      	lsrs	r3, r3, #8
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	61fb      	str	r3, [r7, #28]
 8006b76:	e005      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006b78:	4b2d      	ldr	r3, [pc, #180]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	091b      	lsrs	r3, r3, #4
 8006b7e:	f003 030f 	and.w	r3, r3, #15
 8006b82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006b84:	4a2b      	ldr	r2, [pc, #172]	; (8006c34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10d      	bne.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b98:	e00a      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	2b04      	cmp	r3, #4
 8006b9e:	d102      	bne.n	8006ba6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ba0:	4b25      	ldr	r3, [pc, #148]	; (8006c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8006ba2:	61bb      	str	r3, [r7, #24]
 8006ba4:	e004      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	2b08      	cmp	r3, #8
 8006baa:	d101      	bne.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006bac:	4b23      	ldr	r3, [pc, #140]	; (8006c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8006bae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	2b0c      	cmp	r3, #12
 8006bb4:	d134      	bne.n	8006c20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006bb6:	4b1e      	ldr	r3, [pc, #120]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f003 0303 	and.w	r3, r3, #3
 8006bbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d003      	beq.n	8006bce <HAL_RCC_GetSysClockFreq+0xa6>
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	2b03      	cmp	r3, #3
 8006bca:	d003      	beq.n	8006bd4 <HAL_RCC_GetSysClockFreq+0xac>
 8006bcc:	e005      	b.n	8006bda <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006bce:	4b1a      	ldr	r3, [pc, #104]	; (8006c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8006bd0:	617b      	str	r3, [r7, #20]
      break;
 8006bd2:	e005      	b.n	8006be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006bd4:	4b19      	ldr	r3, [pc, #100]	; (8006c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8006bd6:	617b      	str	r3, [r7, #20]
      break;
 8006bd8:	e002      	b.n	8006be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	617b      	str	r3, [r7, #20]
      break;
 8006bde:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006be0:	4b13      	ldr	r3, [pc, #76]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	091b      	lsrs	r3, r3, #4
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	3301      	adds	r3, #1
 8006bec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006bee:	4b10      	ldr	r3, [pc, #64]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	fb02 f203 	mul.w	r2, r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006c06:	4b0a      	ldr	r3, [pc, #40]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	0e5b      	lsrs	r3, r3, #25
 8006c0c:	f003 0303 	and.w	r3, r3, #3
 8006c10:	3301      	adds	r3, #1
 8006c12:	005b      	lsls	r3, r3, #1
 8006c14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006c20:	69bb      	ldr	r3, [r7, #24]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3724      	adds	r7, #36	; 0x24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40021000 	.word	0x40021000
 8006c34:	08009178 	.word	0x08009178
 8006c38:	00f42400 	.word	0x00f42400
 8006c3c:	007a1200 	.word	0x007a1200

08006c40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c44:	4b03      	ldr	r3, [pc, #12]	; (8006c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c46:	681b      	ldr	r3, [r3, #0]
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	20000008 	.word	0x20000008

08006c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006c5c:	f7ff fff0 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006c60:	4602      	mov	r2, r0
 8006c62:	4b06      	ldr	r3, [pc, #24]	; (8006c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	0a1b      	lsrs	r3, r3, #8
 8006c68:	f003 0307 	and.w	r3, r3, #7
 8006c6c:	4904      	ldr	r1, [pc, #16]	; (8006c80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c6e:	5ccb      	ldrb	r3, [r1, r3]
 8006c70:	f003 031f 	and.w	r3, r3, #31
 8006c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	40021000 	.word	0x40021000
 8006c80:	08009170 	.word	0x08009170

08006c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006c88:	f7ff ffda 	bl	8006c40 <HAL_RCC_GetHCLKFreq>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	4b06      	ldr	r3, [pc, #24]	; (8006ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	0adb      	lsrs	r3, r3, #11
 8006c94:	f003 0307 	and.w	r3, r3, #7
 8006c98:	4904      	ldr	r1, [pc, #16]	; (8006cac <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c9a:	5ccb      	ldrb	r3, [r1, r3]
 8006c9c:	f003 031f 	and.w	r3, r3, #31
 8006ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	40021000 	.word	0x40021000
 8006cac:	08009170 	.word	0x08009170

08006cb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b086      	sub	sp, #24
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006cb8:	2300      	movs	r3, #0
 8006cba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006cbc:	4b2a      	ldr	r3, [pc, #168]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d003      	beq.n	8006cd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006cc8:	f7ff f982 	bl	8005fd0 <HAL_PWREx_GetVoltageRange>
 8006ccc:	6178      	str	r0, [r7, #20]
 8006cce:	e014      	b.n	8006cfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006cd0:	4b25      	ldr	r3, [pc, #148]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cd4:	4a24      	ldr	r2, [pc, #144]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cda:	6593      	str	r3, [r2, #88]	; 0x58
 8006cdc:	4b22      	ldr	r3, [pc, #136]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006ce8:	f7ff f972 	bl	8005fd0 <HAL_PWREx_GetVoltageRange>
 8006cec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006cee:	4b1e      	ldr	r3, [pc, #120]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cf2:	4a1d      	ldr	r2, [pc, #116]	; (8006d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006cf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cf8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d00:	d10b      	bne.n	8006d1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2b80      	cmp	r3, #128	; 0x80
 8006d06:	d919      	bls.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2ba0      	cmp	r3, #160	; 0xa0
 8006d0c:	d902      	bls.n	8006d14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006d0e:	2302      	movs	r3, #2
 8006d10:	613b      	str	r3, [r7, #16]
 8006d12:	e013      	b.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006d14:	2301      	movs	r3, #1
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	e010      	b.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b80      	cmp	r3, #128	; 0x80
 8006d1e:	d902      	bls.n	8006d26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006d20:	2303      	movs	r3, #3
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	e00a      	b.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b80      	cmp	r3, #128	; 0x80
 8006d2a:	d102      	bne.n	8006d32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	613b      	str	r3, [r7, #16]
 8006d30:	e004      	b.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b70      	cmp	r3, #112	; 0x70
 8006d36:	d101      	bne.n	8006d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006d38:	2301      	movs	r3, #1
 8006d3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006d3c:	4b0b      	ldr	r3, [pc, #44]	; (8006d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f023 0207 	bic.w	r2, r3, #7
 8006d44:	4909      	ldr	r1, [pc, #36]	; (8006d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006d4c:	4b07      	ldr	r3, [pc, #28]	; (8006d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d001      	beq.n	8006d5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e000      	b.n	8006d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3718      	adds	r7, #24
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	40021000 	.word	0x40021000
 8006d6c:	40022000 	.word	0x40022000

08006d70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006d78:	2300      	movs	r3, #0
 8006d7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 809e 	beq.w	8006eca <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d92:	4b46      	ldr	r3, [pc, #280]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e000      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8006da2:	2300      	movs	r3, #0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00d      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006da8:	4b40      	ldr	r3, [pc, #256]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dac:	4a3f      	ldr	r2, [pc, #252]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006db2:	6593      	str	r3, [r2, #88]	; 0x58
 8006db4:	4b3d      	ldr	r3, [pc, #244]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dbc:	60bb      	str	r3, [r7, #8]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006dc4:	4b3a      	ldr	r3, [pc, #232]	; (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a39      	ldr	r2, [pc, #228]	; (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006dca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006dd0:	f7fb fc12 	bl	80025f8 <HAL_GetTick>
 8006dd4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006dd6:	e009      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dd8:	f7fb fc0e 	bl	80025f8 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	d902      	bls.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	74fb      	strb	r3, [r7, #19]
        break;
 8006dea:	e005      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006dec:	4b30      	ldr	r3, [pc, #192]	; (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d0ef      	beq.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8006df8:	7cfb      	ldrb	r3, [r7, #19]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d15a      	bne.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006dfe:	4b2b      	ldr	r3, [pc, #172]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d01e      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d019      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e1a:	4b24      	ldr	r3, [pc, #144]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e24:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e26:	4b21      	ldr	r3, [pc, #132]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e2c:	4a1f      	ldr	r2, [pc, #124]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006e36:	4b1d      	ldr	r3, [pc, #116]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3c:	4a1b      	ldr	r2, [pc, #108]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e46:	4a19      	ldr	r2, [pc, #100]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d016      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e58:	f7fb fbce 	bl	80025f8 <HAL_GetTick>
 8006e5c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e5e:	e00b      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e60:	f7fb fbca 	bl	80025f8 <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d902      	bls.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	74fb      	strb	r3, [r7, #19]
            break;
 8006e76:	e006      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e78:	4b0c      	ldr	r3, [pc, #48]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d0ec      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8006e86:	7cfb      	ldrb	r3, [r7, #19]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10b      	bne.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e8c:	4b07      	ldr	r3, [pc, #28]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9a:	4904      	ldr	r1, [pc, #16]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006ea2:	e009      	b.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ea4:	7cfb      	ldrb	r3, [r7, #19]
 8006ea6:	74bb      	strb	r3, [r7, #18]
 8006ea8:	e006      	b.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8006eaa:	bf00      	nop
 8006eac:	40021000 	.word	0x40021000
 8006eb0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb4:	7cfb      	ldrb	r3, [r7, #19]
 8006eb6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006eb8:	7c7b      	ldrb	r3, [r7, #17]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d105      	bne.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ebe:	4b6e      	ldr	r3, [pc, #440]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ec2:	4a6d      	ldr	r2, [pc, #436]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ec8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00a      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006ed6:	4b68      	ldr	r3, [pc, #416]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006edc:	f023 0203 	bic.w	r2, r3, #3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	4964      	ldr	r1, [pc, #400]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00a      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ef8:	4b5f      	ldr	r3, [pc, #380]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efe:	f023 020c 	bic.w	r2, r3, #12
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	495c      	ldr	r1, [pc, #368]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 0304 	and.w	r3, r3, #4
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00a      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006f1a:	4b57      	ldr	r3, [pc, #348]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	4953      	ldr	r1, [pc, #332]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0320 	and.w	r3, r3, #32
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d00a      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f3c:	4b4e      	ldr	r3, [pc, #312]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f42:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	494b      	ldr	r1, [pc, #300]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f5e:	4b46      	ldr	r3, [pc, #280]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f64:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6a1b      	ldr	r3, [r3, #32]
 8006f6c:	4942      	ldr	r1, [pc, #264]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00a      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f80:	4b3d      	ldr	r3, [pc, #244]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f86:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f8e:	493a      	ldr	r1, [pc, #232]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f90:	4313      	orrs	r3, r2
 8006f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00a      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006fa2:	4b35      	ldr	r3, [pc, #212]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	4931      	ldr	r1, [pc, #196]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00a      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006fc4:	4b2c      	ldr	r3, [pc, #176]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	4929      	ldr	r1, [pc, #164]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00a      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006fe6:	4b24      	ldr	r3, [pc, #144]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	4920      	ldr	r1, [pc, #128]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d015      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007008:	4b1b      	ldr	r3, [pc, #108]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007016:	4918      	ldr	r1, [pc, #96]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007018:	4313      	orrs	r3, r2
 800701a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007026:	d105      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007028:	4b13      	ldr	r3, [pc, #76]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	4a12      	ldr	r2, [pc, #72]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800702e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007032:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d015      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007040:	4b0d      	ldr	r3, [pc, #52]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007046:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800704e:	490a      	ldr	r1, [pc, #40]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007050:	4313      	orrs	r3, r2
 8007052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800705a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800705e:	d105      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007060:	4b05      	ldr	r3, [pc, #20]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	4a04      	ldr	r2, [pc, #16]	; (8007078 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007066:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800706a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800706c:	7cbb      	ldrb	r3, [r7, #18]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3718      	adds	r7, #24
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	40021000 	.word	0x40021000

0800707c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e049      	b.n	8007122 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fa fd96 	bl	8001bd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2202      	movs	r2, #2
 80070ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	3304      	adds	r3, #4
 80070b8:	4619      	mov	r1, r3
 80070ba:	4610      	mov	r0, r2
 80070bc:	f000 fd68 	bl	8007b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3708      	adds	r7, #8
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800713a:	b2db      	uxtb	r3, r3
 800713c:	2b01      	cmp	r3, #1
 800713e:	d001      	beq.n	8007144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e03b      	b.n	80071bc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68da      	ldr	r2, [r3, #12]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0201 	orr.w	r2, r2, #1
 800715a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a19      	ldr	r2, [pc, #100]	; (80071c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d009      	beq.n	800717a <HAL_TIM_Base_Start_IT+0x4e>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800716e:	d004      	beq.n	800717a <HAL_TIM_Base_Start_IT+0x4e>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a15      	ldr	r2, [pc, #84]	; (80071cc <HAL_TIM_Base_Start_IT+0xa0>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d115      	bne.n	80071a6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	4b13      	ldr	r3, [pc, #76]	; (80071d0 <HAL_TIM_Base_Start_IT+0xa4>)
 8007182:	4013      	ands	r3, r2
 8007184:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2b06      	cmp	r3, #6
 800718a:	d015      	beq.n	80071b8 <HAL_TIM_Base_Start_IT+0x8c>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007192:	d011      	beq.n	80071b8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 0201 	orr.w	r2, r2, #1
 80071a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071a4:	e008      	b.n	80071b8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f042 0201 	orr.w	r2, r2, #1
 80071b4:	601a      	str	r2, [r3, #0]
 80071b6:	e000      	b.n	80071ba <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3714      	adds	r7, #20
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr
 80071c8:	40012c00 	.word	0x40012c00
 80071cc:	40014000 	.word	0x40014000
 80071d0:	00010007 	.word	0x00010007

080071d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68da      	ldr	r2, [r3, #12]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 0201 	bic.w	r2, r2, #1
 80071ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	6a1a      	ldr	r2, [r3, #32]
 80071f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80071f6:	4013      	ands	r3, r2
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d10f      	bne.n	800721c <HAL_TIM_Base_Stop_IT+0x48>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6a1a      	ldr	r2, [r3, #32]
 8007202:	f240 4344 	movw	r3, #1092	; 0x444
 8007206:	4013      	ands	r3, r2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d107      	bne.n	800721c <HAL_TIM_Base_Stop_IT+0x48>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f022 0201 	bic.w	r2, r2, #1
 800721a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	370c      	adds	r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr

08007232 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b082      	sub	sp, #8
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e049      	b.n	80072d8 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b00      	cmp	r3, #0
 800724e:	d106      	bne.n	800725e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f841 	bl	80072e0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2202      	movs	r2, #2
 8007262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	3304      	adds	r3, #4
 800726e:	4619      	mov	r1, r3
 8007270:	4610      	mov	r0, r2
 8007272:	f000 fc8d 	bl	8007b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2201      	movs	r2, #1
 800729a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3708      	adds	r7, #8
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d109      	bne.n	8007318 <HAL_TIM_OC_Start+0x24>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b01      	cmp	r3, #1
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	e03c      	b.n	8007392 <HAL_TIM_OC_Start+0x9e>
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	2b04      	cmp	r3, #4
 800731c:	d109      	bne.n	8007332 <HAL_TIM_OC_Start+0x3e>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007324:	b2db      	uxtb	r3, r3
 8007326:	2b01      	cmp	r3, #1
 8007328:	bf14      	ite	ne
 800732a:	2301      	movne	r3, #1
 800732c:	2300      	moveq	r3, #0
 800732e:	b2db      	uxtb	r3, r3
 8007330:	e02f      	b.n	8007392 <HAL_TIM_OC_Start+0x9e>
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b08      	cmp	r3, #8
 8007336:	d109      	bne.n	800734c <HAL_TIM_OC_Start+0x58>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800733e:	b2db      	uxtb	r3, r3
 8007340:	2b01      	cmp	r3, #1
 8007342:	bf14      	ite	ne
 8007344:	2301      	movne	r3, #1
 8007346:	2300      	moveq	r3, #0
 8007348:	b2db      	uxtb	r3, r3
 800734a:	e022      	b.n	8007392 <HAL_TIM_OC_Start+0x9e>
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	2b0c      	cmp	r3, #12
 8007350:	d109      	bne.n	8007366 <HAL_TIM_OC_Start+0x72>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b01      	cmp	r3, #1
 800735c:	bf14      	ite	ne
 800735e:	2301      	movne	r3, #1
 8007360:	2300      	moveq	r3, #0
 8007362:	b2db      	uxtb	r3, r3
 8007364:	e015      	b.n	8007392 <HAL_TIM_OC_Start+0x9e>
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b10      	cmp	r3, #16
 800736a:	d109      	bne.n	8007380 <HAL_TIM_OC_Start+0x8c>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	bf14      	ite	ne
 8007378:	2301      	movne	r3, #1
 800737a:	2300      	moveq	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	e008      	b.n	8007392 <HAL_TIM_OC_Start+0x9e>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007386:	b2db      	uxtb	r3, r3
 8007388:	2b01      	cmp	r3, #1
 800738a:	bf14      	ite	ne
 800738c:	2301      	movne	r3, #1
 800738e:	2300      	moveq	r3, #0
 8007390:	b2db      	uxtb	r3, r3
 8007392:	2b00      	cmp	r3, #0
 8007394:	d001      	beq.n	800739a <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e07e      	b.n	8007498 <HAL_TIM_OC_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d104      	bne.n	80073aa <HAL_TIM_OC_Start+0xb6>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2202      	movs	r2, #2
 80073a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073a8:	e023      	b.n	80073f2 <HAL_TIM_OC_Start+0xfe>
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	2b04      	cmp	r3, #4
 80073ae:	d104      	bne.n	80073ba <HAL_TIM_OC_Start+0xc6>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2202      	movs	r2, #2
 80073b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073b8:	e01b      	b.n	80073f2 <HAL_TIM_OC_Start+0xfe>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d104      	bne.n	80073ca <HAL_TIM_OC_Start+0xd6>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2202      	movs	r2, #2
 80073c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073c8:	e013      	b.n	80073f2 <HAL_TIM_OC_Start+0xfe>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b0c      	cmp	r3, #12
 80073ce:	d104      	bne.n	80073da <HAL_TIM_OC_Start+0xe6>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80073d8:	e00b      	b.n	80073f2 <HAL_TIM_OC_Start+0xfe>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b10      	cmp	r3, #16
 80073de:	d104      	bne.n	80073ea <HAL_TIM_OC_Start+0xf6>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073e8:	e003      	b.n	80073f2 <HAL_TIM_OC_Start+0xfe>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2202      	movs	r2, #2
 80073ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2201      	movs	r2, #1
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 ff44 	bl	8008288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a26      	ldr	r2, [pc, #152]	; (80074a0 <HAL_TIM_OC_Start+0x1ac>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d009      	beq.n	800741e <HAL_TIM_OC_Start+0x12a>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a25      	ldr	r2, [pc, #148]	; (80074a4 <HAL_TIM_OC_Start+0x1b0>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d004      	beq.n	800741e <HAL_TIM_OC_Start+0x12a>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a23      	ldr	r2, [pc, #140]	; (80074a8 <HAL_TIM_OC_Start+0x1b4>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d101      	bne.n	8007422 <HAL_TIM_OC_Start+0x12e>
 800741e:	2301      	movs	r3, #1
 8007420:	e000      	b.n	8007424 <HAL_TIM_OC_Start+0x130>
 8007422:	2300      	movs	r3, #0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d007      	beq.n	8007438 <HAL_TIM_OC_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007436:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a18      	ldr	r2, [pc, #96]	; (80074a0 <HAL_TIM_OC_Start+0x1ac>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d009      	beq.n	8007456 <HAL_TIM_OC_Start+0x162>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800744a:	d004      	beq.n	8007456 <HAL_TIM_OC_Start+0x162>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a14      	ldr	r2, [pc, #80]	; (80074a4 <HAL_TIM_OC_Start+0x1b0>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d115      	bne.n	8007482 <HAL_TIM_OC_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	689a      	ldr	r2, [r3, #8]
 800745c:	4b13      	ldr	r3, [pc, #76]	; (80074ac <HAL_TIM_OC_Start+0x1b8>)
 800745e:	4013      	ands	r3, r2
 8007460:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2b06      	cmp	r3, #6
 8007466:	d015      	beq.n	8007494 <HAL_TIM_OC_Start+0x1a0>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800746e:	d011      	beq.n	8007494 <HAL_TIM_OC_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0201 	orr.w	r2, r2, #1
 800747e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007480:	e008      	b.n	8007494 <HAL_TIM_OC_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f042 0201 	orr.w	r2, r2, #1
 8007490:	601a      	str	r2, [r3, #0]
 8007492:	e000      	b.n	8007496 <HAL_TIM_OC_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007494:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	40012c00 	.word	0x40012c00
 80074a4:	40014000 	.word	0x40014000
 80074a8:	40014400 	.word	0x40014400
 80074ac:	00010007 	.word	0x00010007

080074b0 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2200      	movs	r2, #0
 80074c0:	6839      	ldr	r1, [r7, #0]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 fee0 	bl	8008288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a39      	ldr	r2, [pc, #228]	; (80075b4 <HAL_TIM_OC_Stop+0x104>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d009      	beq.n	80074e6 <HAL_TIM_OC_Stop+0x36>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a38      	ldr	r2, [pc, #224]	; (80075b8 <HAL_TIM_OC_Stop+0x108>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d004      	beq.n	80074e6 <HAL_TIM_OC_Stop+0x36>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a36      	ldr	r2, [pc, #216]	; (80075bc <HAL_TIM_OC_Stop+0x10c>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d101      	bne.n	80074ea <HAL_TIM_OC_Stop+0x3a>
 80074e6:	2301      	movs	r3, #1
 80074e8:	e000      	b.n	80074ec <HAL_TIM_OC_Stop+0x3c>
 80074ea:	2300      	movs	r3, #0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d017      	beq.n	8007520 <HAL_TIM_OC_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6a1a      	ldr	r2, [r3, #32]
 80074f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80074fa:	4013      	ands	r3, r2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d10f      	bne.n	8007520 <HAL_TIM_OC_Stop+0x70>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6a1a      	ldr	r2, [r3, #32]
 8007506:	f240 4344 	movw	r3, #1092	; 0x444
 800750a:	4013      	ands	r3, r2
 800750c:	2b00      	cmp	r3, #0
 800750e:	d107      	bne.n	8007520 <HAL_TIM_OC_Stop+0x70>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800751e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6a1a      	ldr	r2, [r3, #32]
 8007526:	f241 1311 	movw	r3, #4369	; 0x1111
 800752a:	4013      	ands	r3, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10f      	bne.n	8007550 <HAL_TIM_OC_Stop+0xa0>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6a1a      	ldr	r2, [r3, #32]
 8007536:	f240 4344 	movw	r3, #1092	; 0x444
 800753a:	4013      	ands	r3, r2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d107      	bne.n	8007550 <HAL_TIM_OC_Stop+0xa0>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0201 	bic.w	r2, r2, #1
 800754e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d104      	bne.n	8007560 <HAL_TIM_OC_Stop+0xb0>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800755e:	e023      	b.n	80075a8 <HAL_TIM_OC_Stop+0xf8>
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b04      	cmp	r3, #4
 8007564:	d104      	bne.n	8007570 <HAL_TIM_OC_Stop+0xc0>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800756e:	e01b      	b.n	80075a8 <HAL_TIM_OC_Stop+0xf8>
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2b08      	cmp	r3, #8
 8007574:	d104      	bne.n	8007580 <HAL_TIM_OC_Stop+0xd0>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800757e:	e013      	b.n	80075a8 <HAL_TIM_OC_Stop+0xf8>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b0c      	cmp	r3, #12
 8007584:	d104      	bne.n	8007590 <HAL_TIM_OC_Stop+0xe0>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800758e:	e00b      	b.n	80075a8 <HAL_TIM_OC_Stop+0xf8>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b10      	cmp	r3, #16
 8007594:	d104      	bne.n	80075a0 <HAL_TIM_OC_Stop+0xf0>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800759e:	e003      	b.n	80075a8 <HAL_TIM_OC_Stop+0xf8>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40012c00 	.word	0x40012c00
 80075b8:	40014000 	.word	0x40014000
 80075bc:	40014400 	.word	0x40014400

080075c0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d101      	bne.n	80075d4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e041      	b.n	8007658 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d106      	bne.n	80075ee <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f839 	bl	8007660 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2202      	movs	r2, #2
 80075f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3304      	adds	r3, #4
 80075fe:	4619      	mov	r1, r3
 8007600:	4610      	mov	r0, r2
 8007602:	f000 fac5 	bl	8007b90 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 0208 	bic.w	r2, r2, #8
 8007614:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6819      	ldr	r1, [r3, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	683a      	ldr	r2, [r7, #0]
 8007622:	430a      	orrs	r2, r1
 8007624:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2201      	movs	r2, #1
 800762a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2201      	movs	r2, #1
 800764a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b02      	cmp	r3, #2
 8007688:	d122      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b02      	cmp	r3, #2
 8007696:	d11b      	bne.n	80076d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f06f 0202 	mvn.w	r2, #2
 80076a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	f003 0303 	and.w	r3, r3, #3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fa4c 	bl	8007b54 <HAL_TIM_IC_CaptureCallback>
 80076bc:	e005      	b.n	80076ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fa3e 	bl	8007b40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 fa4f 	bl	8007b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	f003 0304 	and.w	r3, r3, #4
 80076da:	2b04      	cmp	r3, #4
 80076dc:	d122      	bne.n	8007724 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	f003 0304 	and.w	r3, r3, #4
 80076e8:	2b04      	cmp	r3, #4
 80076ea:	d11b      	bne.n	8007724 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f06f 0204 	mvn.w	r2, #4
 80076f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fa22 	bl	8007b54 <HAL_TIM_IC_CaptureCallback>
 8007710:	e005      	b.n	800771e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 fa14 	bl	8007b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fa25 	bl	8007b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	f003 0308 	and.w	r3, r3, #8
 800772e:	2b08      	cmp	r3, #8
 8007730:	d122      	bne.n	8007778 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f003 0308 	and.w	r3, r3, #8
 800773c:	2b08      	cmp	r3, #8
 800773e:	d11b      	bne.n	8007778 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f06f 0208 	mvn.w	r2, #8
 8007748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2204      	movs	r2, #4
 800774e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	69db      	ldr	r3, [r3, #28]
 8007756:	f003 0303 	and.w	r3, r3, #3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d003      	beq.n	8007766 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 f9f8 	bl	8007b54 <HAL_TIM_IC_CaptureCallback>
 8007764:	e005      	b.n	8007772 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f9ea 	bl	8007b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f9fb 	bl	8007b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	f003 0310 	and.w	r3, r3, #16
 8007782:	2b10      	cmp	r3, #16
 8007784:	d122      	bne.n	80077cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	f003 0310 	and.w	r3, r3, #16
 8007790:	2b10      	cmp	r3, #16
 8007792:	d11b      	bne.n	80077cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f06f 0210 	mvn.w	r2, #16
 800779c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2208      	movs	r2, #8
 80077a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d003      	beq.n	80077ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f9ce 	bl	8007b54 <HAL_TIM_IC_CaptureCallback>
 80077b8:	e005      	b.n	80077c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f9c0 	bl	8007b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 f9d1 	bl	8007b68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d10e      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d107      	bne.n	80077f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f06f 0201 	mvn.w	r2, #1
 80077f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f99a 	bl	8007b2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007802:	2b80      	cmp	r3, #128	; 0x80
 8007804:	d10e      	bne.n	8007824 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007810:	2b80      	cmp	r3, #128	; 0x80
 8007812:	d107      	bne.n	8007824 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800781c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 fdc8 	bl	80083b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800782e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007832:	d10e      	bne.n	8007852 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800783e:	2b80      	cmp	r3, #128	; 0x80
 8007840:	d107      	bne.n	8007852 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800784a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fdbb 	bl	80083c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785c:	2b40      	cmp	r3, #64	; 0x40
 800785e:	d10e      	bne.n	800787e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786a:	2b40      	cmp	r3, #64	; 0x40
 800786c:	d107      	bne.n	800787e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 f97f 	bl	8007b7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	f003 0320 	and.w	r3, r3, #32
 8007888:	2b20      	cmp	r3, #32
 800788a:	d10e      	bne.n	80078aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f003 0320 	and.w	r3, r3, #32
 8007896:	2b20      	cmp	r3, #32
 8007898:	d107      	bne.n	80078aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f06f 0220 	mvn.w	r2, #32
 80078a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 fd7b 	bl	80083a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078aa:	bf00      	nop
 80078ac:	3708      	adds	r7, #8
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
	...

080078b4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d101      	bne.n	80078ce <HAL_TIM_OC_ConfigChannel+0x1a>
 80078ca:	2302      	movs	r3, #2
 80078cc:	e064      	b.n	8007998 <HAL_TIM_OC_ConfigChannel+0xe4>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2b14      	cmp	r3, #20
 80078da:	d857      	bhi.n	800798c <HAL_TIM_OC_ConfigChannel+0xd8>
 80078dc:	a201      	add	r2, pc, #4	; (adr r2, 80078e4 <HAL_TIM_OC_ConfigChannel+0x30>)
 80078de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e2:	bf00      	nop
 80078e4:	08007939 	.word	0x08007939
 80078e8:	0800798d 	.word	0x0800798d
 80078ec:	0800798d 	.word	0x0800798d
 80078f0:	0800798d 	.word	0x0800798d
 80078f4:	08007947 	.word	0x08007947
 80078f8:	0800798d 	.word	0x0800798d
 80078fc:	0800798d 	.word	0x0800798d
 8007900:	0800798d 	.word	0x0800798d
 8007904:	08007955 	.word	0x08007955
 8007908:	0800798d 	.word	0x0800798d
 800790c:	0800798d 	.word	0x0800798d
 8007910:	0800798d 	.word	0x0800798d
 8007914:	08007963 	.word	0x08007963
 8007918:	0800798d 	.word	0x0800798d
 800791c:	0800798d 	.word	0x0800798d
 8007920:	0800798d 	.word	0x0800798d
 8007924:	08007971 	.word	0x08007971
 8007928:	0800798d 	.word	0x0800798d
 800792c:	0800798d 	.word	0x0800798d
 8007930:	0800798d 	.word	0x0800798d
 8007934:	0800797f 	.word	0x0800797f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68b9      	ldr	r1, [r7, #8]
 800793e:	4618      	mov	r0, r3
 8007940:	f000 f98a 	bl	8007c58 <TIM_OC1_SetConfig>
      break;
 8007944:	e023      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68b9      	ldr	r1, [r7, #8]
 800794c:	4618      	mov	r0, r3
 800794e:	f000 f9ff 	bl	8007d50 <TIM_OC2_SetConfig>
      break;
 8007952:	e01c      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68b9      	ldr	r1, [r7, #8]
 800795a:	4618      	mov	r0, r3
 800795c:	f000 fa72 	bl	8007e44 <TIM_OC3_SetConfig>
      break;
 8007960:	e015      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68b9      	ldr	r1, [r7, #8]
 8007968:	4618      	mov	r0, r3
 800796a:	f000 fae3 	bl	8007f34 <TIM_OC4_SetConfig>
      break;
 800796e:	e00e      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68b9      	ldr	r1, [r7, #8]
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fb3a 	bl	8007ff0 <TIM_OC5_SetConfig>
      break;
 800797c:	e007      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68b9      	ldr	r1, [r7, #8]
 8007984:	4618      	mov	r0, r3
 8007986:	f000 fb8b 	bl	80080a0 <TIM_OC6_SetConfig>
      break;
 800798a:	e000      	b.n	800798e <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 800798c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d101      	bne.n	80079b8 <HAL_TIM_ConfigClockSource+0x18>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e0b5      	b.n	8007b24 <HAL_TIM_ConfigClockSource+0x184>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80079da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079f4:	d03e      	beq.n	8007a74 <HAL_TIM_ConfigClockSource+0xd4>
 80079f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079fa:	f200 8087 	bhi.w	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 80079fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a02:	f000 8085 	beq.w	8007b10 <HAL_TIM_ConfigClockSource+0x170>
 8007a06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a0a:	d87f      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a0c:	2b70      	cmp	r3, #112	; 0x70
 8007a0e:	d01a      	beq.n	8007a46 <HAL_TIM_ConfigClockSource+0xa6>
 8007a10:	2b70      	cmp	r3, #112	; 0x70
 8007a12:	d87b      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a14:	2b60      	cmp	r3, #96	; 0x60
 8007a16:	d050      	beq.n	8007aba <HAL_TIM_ConfigClockSource+0x11a>
 8007a18:	2b60      	cmp	r3, #96	; 0x60
 8007a1a:	d877      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a1c:	2b50      	cmp	r3, #80	; 0x50
 8007a1e:	d03c      	beq.n	8007a9a <HAL_TIM_ConfigClockSource+0xfa>
 8007a20:	2b50      	cmp	r3, #80	; 0x50
 8007a22:	d873      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a24:	2b40      	cmp	r3, #64	; 0x40
 8007a26:	d058      	beq.n	8007ada <HAL_TIM_ConfigClockSource+0x13a>
 8007a28:	2b40      	cmp	r3, #64	; 0x40
 8007a2a:	d86f      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a2c:	2b30      	cmp	r3, #48	; 0x30
 8007a2e:	d064      	beq.n	8007afa <HAL_TIM_ConfigClockSource+0x15a>
 8007a30:	2b30      	cmp	r3, #48	; 0x30
 8007a32:	d86b      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a34:	2b20      	cmp	r3, #32
 8007a36:	d060      	beq.n	8007afa <HAL_TIM_ConfigClockSource+0x15a>
 8007a38:	2b20      	cmp	r3, #32
 8007a3a:	d867      	bhi.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d05c      	beq.n	8007afa <HAL_TIM_ConfigClockSource+0x15a>
 8007a40:	2b10      	cmp	r3, #16
 8007a42:	d05a      	beq.n	8007afa <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007a44:	e062      	b.n	8007b0c <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	6899      	ldr	r1, [r3, #8]
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685a      	ldr	r2, [r3, #4]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	f000 fbf7 	bl	8008248 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a68:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	609a      	str	r2, [r3, #8]
      break;
 8007a72:	e04e      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6818      	ldr	r0, [r3, #0]
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	6899      	ldr	r1, [r3, #8]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	f000 fbe0 	bl	8008248 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	689a      	ldr	r2, [r3, #8]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a96:	609a      	str	r2, [r3, #8]
      break;
 8007a98:	e03b      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6818      	ldr	r0, [r3, #0]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	6859      	ldr	r1, [r3, #4]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f000 fb54 	bl	8008154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2150      	movs	r1, #80	; 0x50
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f000 fbad 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 8007ab8:	e02b      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6818      	ldr	r0, [r3, #0]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	6859      	ldr	r1, [r3, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f000 fb73 	bl	80081b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2160      	movs	r1, #96	; 0x60
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f000 fb9d 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 8007ad8:	e01b      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6818      	ldr	r0, [r3, #0]
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	6859      	ldr	r1, [r3, #4]
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	f000 fb34 	bl	8008154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2140      	movs	r1, #64	; 0x40
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 fb8d 	bl	8008212 <TIM_ITRx_SetConfig>
      break;
 8007af8:	e00b      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4619      	mov	r1, r3
 8007b04:	4610      	mov	r0, r2
 8007b06:	f000 fb84 	bl	8008212 <TIM_ITRx_SetConfig>
        break;
 8007b0a:	e002      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007b0c:	bf00      	nop
 8007b0e:	e000      	b.n	8007b12 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007b10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a2a      	ldr	r2, [pc, #168]	; (8007c4c <TIM_Base_SetConfig+0xbc>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d003      	beq.n	8007bb0 <TIM_Base_SetConfig+0x20>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bae:	d108      	bne.n	8007bc2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a21      	ldr	r2, [pc, #132]	; (8007c4c <TIM_Base_SetConfig+0xbc>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d00b      	beq.n	8007be2 <TIM_Base_SetConfig+0x52>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bd0:	d007      	beq.n	8007be2 <TIM_Base_SetConfig+0x52>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a1e      	ldr	r2, [pc, #120]	; (8007c50 <TIM_Base_SetConfig+0xc0>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d003      	beq.n	8007be2 <TIM_Base_SetConfig+0x52>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a1d      	ldr	r2, [pc, #116]	; (8007c54 <TIM_Base_SetConfig+0xc4>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d108      	bne.n	8007bf4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	689a      	ldr	r2, [r3, #8]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a0c      	ldr	r2, [pc, #48]	; (8007c4c <TIM_Base_SetConfig+0xbc>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d007      	beq.n	8007c30 <TIM_Base_SetConfig+0xa0>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a0b      	ldr	r2, [pc, #44]	; (8007c50 <TIM_Base_SetConfig+0xc0>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d003      	beq.n	8007c30 <TIM_Base_SetConfig+0xa0>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a0a      	ldr	r2, [pc, #40]	; (8007c54 <TIM_Base_SetConfig+0xc4>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d103      	bne.n	8007c38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	691a      	ldr	r2, [r3, #16]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	615a      	str	r2, [r3, #20]
}
 8007c3e:	bf00      	nop
 8007c40:	3714      	adds	r7, #20
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop
 8007c4c:	40012c00 	.word	0x40012c00
 8007c50:	40014000 	.word	0x40014000
 8007c54:	40014400 	.word	0x40014400

08007c58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	f023 0201 	bic.w	r2, r3, #1
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	699b      	ldr	r3, [r3, #24]
 8007c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 0303 	bic.w	r3, r3, #3
 8007c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f023 0302 	bic.w	r3, r3, #2
 8007ca4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a24      	ldr	r2, [pc, #144]	; (8007d44 <TIM_OC1_SetConfig+0xec>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d007      	beq.n	8007cc8 <TIM_OC1_SetConfig+0x70>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a23      	ldr	r2, [pc, #140]	; (8007d48 <TIM_OC1_SetConfig+0xf0>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d003      	beq.n	8007cc8 <TIM_OC1_SetConfig+0x70>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a22      	ldr	r2, [pc, #136]	; (8007d4c <TIM_OC1_SetConfig+0xf4>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d10c      	bne.n	8007ce2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f023 0308 	bic.w	r3, r3, #8
 8007cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	f023 0304 	bic.w	r3, r3, #4
 8007ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4a17      	ldr	r2, [pc, #92]	; (8007d44 <TIM_OC1_SetConfig+0xec>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d007      	beq.n	8007cfa <TIM_OC1_SetConfig+0xa2>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4a16      	ldr	r2, [pc, #88]	; (8007d48 <TIM_OC1_SetConfig+0xf0>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d003      	beq.n	8007cfa <TIM_OC1_SetConfig+0xa2>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	4a15      	ldr	r2, [pc, #84]	; (8007d4c <TIM_OC1_SetConfig+0xf4>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d111      	bne.n	8007d1e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	68fa      	ldr	r2, [r7, #12]
 8007d28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	697a      	ldr	r2, [r7, #20]
 8007d36:	621a      	str	r2, [r3, #32]
}
 8007d38:	bf00      	nop
 8007d3a:	371c      	adds	r7, #28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	40012c00 	.word	0x40012c00
 8007d48:	40014000 	.word	0x40014000
 8007d4c:	40014400 	.word	0x40014400

08007d50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a1b      	ldr	r3, [r3, #32]
 8007d5e:	f023 0210 	bic.w	r2, r3, #16
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a1b      	ldr	r3, [r3, #32]
 8007d6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	021b      	lsls	r3, r3, #8
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f023 0320 	bic.w	r3, r3, #32
 8007d9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a22      	ldr	r2, [pc, #136]	; (8007e38 <TIM_OC2_SetConfig+0xe8>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d10d      	bne.n	8007dd0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	011b      	lsls	r3, r3, #4
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a19      	ldr	r2, [pc, #100]	; (8007e38 <TIM_OC2_SetConfig+0xe8>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d007      	beq.n	8007de8 <TIM_OC2_SetConfig+0x98>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a18      	ldr	r2, [pc, #96]	; (8007e3c <TIM_OC2_SetConfig+0xec>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d003      	beq.n	8007de8 <TIM_OC2_SetConfig+0x98>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a17      	ldr	r2, [pc, #92]	; (8007e40 <TIM_OC2_SetConfig+0xf0>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d113      	bne.n	8007e10 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007dee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007df6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	697a      	ldr	r2, [r7, #20]
 8007e28:	621a      	str	r2, [r3, #32]
}
 8007e2a:	bf00      	nop
 8007e2c:	371c      	adds	r7, #28
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	40012c00 	.word	0x40012c00
 8007e3c:	40014000 	.word	0x40014000
 8007e40:	40014400 	.word	0x40014400

08007e44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b087      	sub	sp, #28
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a1b      	ldr	r3, [r3, #32]
 8007e52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	69db      	ldr	r3, [r3, #28]
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f023 0303 	bic.w	r3, r3, #3
 8007e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	021b      	lsls	r3, r3, #8
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a21      	ldr	r2, [pc, #132]	; (8007f28 <TIM_OC3_SetConfig+0xe4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d10d      	bne.n	8007ec2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	021b      	lsls	r3, r3, #8
 8007eb4:	697a      	ldr	r2, [r7, #20]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a18      	ldr	r2, [pc, #96]	; (8007f28 <TIM_OC3_SetConfig+0xe4>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d007      	beq.n	8007eda <TIM_OC3_SetConfig+0x96>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	4a17      	ldr	r2, [pc, #92]	; (8007f2c <TIM_OC3_SetConfig+0xe8>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d003      	beq.n	8007eda <TIM_OC3_SetConfig+0x96>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a16      	ldr	r2, [pc, #88]	; (8007f30 <TIM_OC3_SetConfig+0xec>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d113      	bne.n	8007f02 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ee0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	695b      	ldr	r3, [r3, #20]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	621a      	str	r2, [r3, #32]
}
 8007f1c:	bf00      	nop
 8007f1e:	371c      	adds	r7, #28
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr
 8007f28:	40012c00 	.word	0x40012c00
 8007f2c:	40014000 	.word	0x40014000
 8007f30:	40014400 	.word	0x40014400

08007f34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b087      	sub	sp, #28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	021b      	lsls	r3, r3, #8
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	031b      	lsls	r3, r3, #12
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a14      	ldr	r2, [pc, #80]	; (8007fe4 <TIM_OC4_SetConfig+0xb0>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d007      	beq.n	8007fa8 <TIM_OC4_SetConfig+0x74>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a13      	ldr	r2, [pc, #76]	; (8007fe8 <TIM_OC4_SetConfig+0xb4>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d003      	beq.n	8007fa8 <TIM_OC4_SetConfig+0x74>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a12      	ldr	r2, [pc, #72]	; (8007fec <TIM_OC4_SetConfig+0xb8>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d109      	bne.n	8007fbc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	695b      	ldr	r3, [r3, #20]
 8007fb4:	019b      	lsls	r3, r3, #6
 8007fb6:	697a      	ldr	r2, [r7, #20]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	693a      	ldr	r2, [r7, #16]
 8007fd4:	621a      	str	r2, [r3, #32]
}
 8007fd6:	bf00      	nop
 8007fd8:	371c      	adds	r7, #28
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	40012c00 	.word	0x40012c00
 8007fe8:	40014000 	.word	0x40014000
 8007fec:	40014400 	.word	0x40014400

08007ff0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b087      	sub	sp, #28
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800801e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	4313      	orrs	r3, r2
 800802c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008034:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	041b      	lsls	r3, r3, #16
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	4313      	orrs	r3, r2
 8008040:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4a13      	ldr	r2, [pc, #76]	; (8008094 <TIM_OC5_SetConfig+0xa4>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d007      	beq.n	800805a <TIM_OC5_SetConfig+0x6a>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	4a12      	ldr	r2, [pc, #72]	; (8008098 <TIM_OC5_SetConfig+0xa8>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d003      	beq.n	800805a <TIM_OC5_SetConfig+0x6a>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a11      	ldr	r2, [pc, #68]	; (800809c <TIM_OC5_SetConfig+0xac>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d109      	bne.n	800806e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008060:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	021b      	lsls	r3, r3, #8
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	4313      	orrs	r3, r2
 800806c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	697a      	ldr	r2, [r7, #20]
 8008072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	685a      	ldr	r2, [r3, #4]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	693a      	ldr	r2, [r7, #16]
 8008086:	621a      	str	r2, [r3, #32]
}
 8008088:	bf00      	nop
 800808a:	371c      	adds	r7, #28
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	40012c00 	.word	0x40012c00
 8008098:	40014000 	.word	0x40014000
 800809c:	40014400 	.word	0x40014400

080080a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b087      	sub	sp, #28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a1b      	ldr	r3, [r3, #32]
 80080ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80080ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	021b      	lsls	r3, r3, #8
 80080da:	68fa      	ldr	r2, [r7, #12]
 80080dc:	4313      	orrs	r3, r2
 80080de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80080e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	051b      	lsls	r3, r3, #20
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	4a14      	ldr	r2, [pc, #80]	; (8008148 <TIM_OC6_SetConfig+0xa8>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d007      	beq.n	800810c <TIM_OC6_SetConfig+0x6c>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a13      	ldr	r2, [pc, #76]	; (800814c <TIM_OC6_SetConfig+0xac>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d003      	beq.n	800810c <TIM_OC6_SetConfig+0x6c>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a12      	ldr	r2, [pc, #72]	; (8008150 <TIM_OC6_SetConfig+0xb0>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d109      	bne.n	8008120 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008112:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	695b      	ldr	r3, [r3, #20]
 8008118:	029b      	lsls	r3, r3, #10
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	4313      	orrs	r3, r2
 800811e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	685a      	ldr	r2, [r3, #4]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	621a      	str	r2, [r3, #32]
}
 800813a:	bf00      	nop
 800813c:	371c      	adds	r7, #28
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	40012c00 	.word	0x40012c00
 800814c:	40014000 	.word	0x40014000
 8008150:	40014400 	.word	0x40014400

08008154 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008154:	b480      	push	{r7}
 8008156:	b087      	sub	sp, #28
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6a1b      	ldr	r3, [r3, #32]
 8008164:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	f023 0201 	bic.w	r2, r3, #1
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800817e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	011b      	lsls	r3, r3, #4
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	4313      	orrs	r3, r2
 8008188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f023 030a 	bic.w	r3, r3, #10
 8008190:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	4313      	orrs	r3, r2
 8008198:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	697a      	ldr	r2, [r7, #20]
 80081a4:	621a      	str	r2, [r3, #32]
}
 80081a6:	bf00      	nop
 80081a8:	371c      	adds	r7, #28
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b087      	sub	sp, #28
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	60f8      	str	r0, [r7, #12]
 80081ba:	60b9      	str	r1, [r7, #8]
 80081bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6a1b      	ldr	r3, [r3, #32]
 80081c2:	f023 0210 	bic.w	r2, r3, #16
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6a1b      	ldr	r3, [r3, #32]
 80081d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	031b      	lsls	r3, r3, #12
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	011b      	lsls	r3, r3, #4
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	697a      	ldr	r2, [r7, #20]
 80081fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	621a      	str	r2, [r3, #32]
}
 8008206:	bf00      	nop
 8008208:	371c      	adds	r7, #28
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr

08008212 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008212:	b480      	push	{r7}
 8008214:	b085      	sub	sp, #20
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008228:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	4313      	orrs	r3, r2
 8008230:	f043 0307 	orr.w	r3, r3, #7
 8008234:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	609a      	str	r2, [r3, #8]
}
 800823c:	bf00      	nop
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008248:	b480      	push	{r7}
 800824a:	b087      	sub	sp, #28
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008262:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	021a      	lsls	r2, r3, #8
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	431a      	orrs	r2, r3
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	4313      	orrs	r3, r2
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	4313      	orrs	r3, r2
 8008274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	609a      	str	r2, [r3, #8]
}
 800827c:	bf00      	nop
 800827e:	371c      	adds	r7, #28
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008288:	b480      	push	{r7}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	f003 031f 	and.w	r3, r3, #31
 800829a:	2201      	movs	r2, #1
 800829c:	fa02 f303 	lsl.w	r3, r2, r3
 80082a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6a1a      	ldr	r2, [r3, #32]
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	43db      	mvns	r3, r3
 80082aa:	401a      	ands	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a1a      	ldr	r2, [r3, #32]
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 031f 	and.w	r3, r3, #31
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	fa01 f303 	lsl.w	r3, r1, r3
 80082c0:	431a      	orrs	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
	...

080082d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d101      	bne.n	80082ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082e8:	2302      	movs	r3, #2
 80082ea:	e04f      	b.n	800838c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2202      	movs	r2, #2
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a21      	ldr	r2, [pc, #132]	; (8008398 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d108      	bne.n	8008328 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800831c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	4313      	orrs	r3, r2
 8008326:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800832e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4313      	orrs	r3, r2
 8008338:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a14      	ldr	r2, [pc, #80]	; (8008398 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d009      	beq.n	8008360 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008354:	d004      	beq.n	8008360 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a10      	ldr	r2, [pc, #64]	; (800839c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d10c      	bne.n	800837a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008366:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	4313      	orrs	r3, r2
 8008370:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr
 8008398:	40012c00 	.word	0x40012c00
 800839c:	40014000 	.word	0x40014000

080083a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d101      	bne.n	80083ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e040      	b.n	8008470 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d106      	bne.n	8008404 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2200      	movs	r2, #0
 80083fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f7f9 fc8c 	bl	8001d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2224      	movs	r2, #36	; 0x24
 8008408:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f022 0201 	bic.w	r2, r2, #1
 8008418:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f968 	bl	80086f0 <UART_SetConfig>
 8008420:	4603      	mov	r3, r0
 8008422:	2b01      	cmp	r3, #1
 8008424:	d101      	bne.n	800842a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	e022      	b.n	8008470 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842e:	2b00      	cmp	r3, #0
 8008430:	d002      	beq.n	8008438 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 fb90 	bl	8008b58 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008446:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	689a      	ldr	r2, [r3, #8]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008456:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f042 0201 	orr.w	r2, r2, #1
 8008466:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 fc17 	bl	8008c9c <UART_CheckIdleState>
 800846e:	4603      	mov	r3, r0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d101      	bne.n	800848a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e02b      	b.n	80084e2 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2224      	movs	r2, #36	; 0x24
 800848e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0201 	bic.w	r2, r2, #1
 800849e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2200      	movs	r2, #0
 80084a6:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2200      	movs	r2, #0
 80084ae:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2200      	movs	r2, #0
 80084b6:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f7f9 fc9f 	bl	8001dfc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3708      	adds	r7, #8
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b08a      	sub	sp, #40	; 0x28
 80084ee:	af02      	add	r7, sp, #8
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	60b9      	str	r1, [r7, #8]
 80084f4:	603b      	str	r3, [r7, #0]
 80084f6:	4613      	mov	r3, r2
 80084f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084fe:	2b20      	cmp	r3, #32
 8008500:	f040 8082 	bne.w	8008608 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d002      	beq.n	8008510 <HAL_UART_Transmit+0x26>
 800850a:	88fb      	ldrh	r3, [r7, #6]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d101      	bne.n	8008514 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e07a      	b.n	800860a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800851a:	2b01      	cmp	r3, #1
 800851c:	d101      	bne.n	8008522 <HAL_UART_Transmit+0x38>
 800851e:	2302      	movs	r3, #2
 8008520:	e073      	b.n	800860a <HAL_UART_Transmit+0x120>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2201      	movs	r2, #1
 8008526:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2221      	movs	r2, #33	; 0x21
 8008536:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008538:	f7fa f85e 	bl	80025f8 <HAL_GetTick>
 800853c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	88fa      	ldrh	r2, [r7, #6]
 8008542:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	88fa      	ldrh	r2, [r7, #6]
 800854a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008556:	d108      	bne.n	800856a <HAL_UART_Transmit+0x80>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d104      	bne.n	800856a <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008560:	2300      	movs	r3, #0
 8008562:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	61bb      	str	r3, [r7, #24]
 8008568:	e003      	b.n	8008572 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800856e:	2300      	movs	r3, #0
 8008570:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800857a:	e02d      	b.n	80085d8 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	2200      	movs	r2, #0
 8008584:	2180      	movs	r1, #128	; 0x80
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 fbd1 	bl	8008d2e <UART_WaitOnFlagUntilTimeout>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e039      	b.n	800860a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10b      	bne.n	80085b4 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	881a      	ldrh	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085a8:	b292      	uxth	r2, r2
 80085aa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	3302      	adds	r3, #2
 80085b0:	61bb      	str	r3, [r7, #24]
 80085b2:	e008      	b.n	80085c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	781a      	ldrb	r2, [r3, #0]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	b292      	uxth	r2, r2
 80085be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	3301      	adds	r3, #1
 80085c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	3b01      	subs	r3, #1
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80085de:	b29b      	uxth	r3, r3
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1cb      	bne.n	800857c <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	2200      	movs	r2, #0
 80085ec:	2140      	movs	r1, #64	; 0x40
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f000 fb9d 	bl	8008d2e <UART_WaitOnFlagUntilTimeout>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e005      	b.n	800860a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2220      	movs	r2, #32
 8008602:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008604:	2300      	movs	r3, #0
 8008606:	e000      	b.n	800860a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008608:	2302      	movs	r3, #2
  }
}
 800860a:	4618      	mov	r0, r3
 800860c:	3720      	adds	r7, #32
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
	...

08008614 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	4613      	mov	r3, r2
 8008620:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008626:	2b20      	cmp	r3, #32
 8008628:	d131      	bne.n	800868e <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_UART_Receive_DMA+0x22>
 8008630:	88fb      	ldrh	r3, [r7, #6]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e02a      	b.n	8008690 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008640:	2b01      	cmp	r3, #1
 8008642:	d101      	bne.n	8008648 <HAL_UART_Receive_DMA+0x34>
 8008644:	2302      	movs	r3, #2
 8008646:	e023      	b.n	8008690 <HAL_UART_Receive_DMA+0x7c>
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2200      	movs	r2, #0
 8008654:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a0f      	ldr	r2, [pc, #60]	; (8008698 <HAL_UART_Receive_DMA+0x84>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d00e      	beq.n	800867e <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d007      	beq.n	800867e <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800867c:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800867e:	88fb      	ldrh	r3, [r7, #6]
 8008680:	461a      	mov	r2, r3
 8008682:	68b9      	ldr	r1, [r7, #8]
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f000 fbcf 	bl	8008e28 <UART_Start_Receive_DMA>
 800868a:	4603      	mov	r3, r0
 800868c:	e000      	b.n	8008690 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 800868e:	2302      	movs	r3, #2
  }
}
 8008690:	4618      	mov	r0, r3
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	40008000 	.word	0x40008000

0800869c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80086a4:	bf00      	nop
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80086cc:	bf00      	nop
 80086ce:	370c      	adds	r7, #12
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086e4:	bf00      	nop
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086f0:	b5b0      	push	{r4, r5, r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086f8:	2300      	movs	r3, #0
 80086fa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	689a      	ldr	r2, [r3, #8]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	431a      	orrs	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	431a      	orrs	r2, r3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	4313      	orrs	r3, r2
 8008712:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	4baa      	ldr	r3, [pc, #680]	; (80089c4 <UART_SetConfig+0x2d4>)
 800871c:	4013      	ands	r3, r2
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	6812      	ldr	r2, [r2, #0]
 8008722:	69f9      	ldr	r1, [r7, #28]
 8008724:	430b      	orrs	r3, r1
 8008726:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68da      	ldr	r2, [r3, #12]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a9f      	ldr	r2, [pc, #636]	; (80089c8 <UART_SetConfig+0x2d8>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d004      	beq.n	8008758 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a1b      	ldr	r3, [r3, #32]
 8008752:	69fa      	ldr	r2, [r7, #28]
 8008754:	4313      	orrs	r3, r2
 8008756:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	69fa      	ldr	r2, [r7, #28]
 8008768:	430a      	orrs	r2, r1
 800876a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a96      	ldr	r2, [pc, #600]	; (80089cc <UART_SetConfig+0x2dc>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d121      	bne.n	80087ba <UART_SetConfig+0xca>
 8008776:	4b96      	ldr	r3, [pc, #600]	; (80089d0 <UART_SetConfig+0x2e0>)
 8008778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800877c:	f003 0303 	and.w	r3, r3, #3
 8008780:	2b03      	cmp	r3, #3
 8008782:	d817      	bhi.n	80087b4 <UART_SetConfig+0xc4>
 8008784:	a201      	add	r2, pc, #4	; (adr r2, 800878c <UART_SetConfig+0x9c>)
 8008786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878a:	bf00      	nop
 800878c:	0800879d 	.word	0x0800879d
 8008790:	080087a9 	.word	0x080087a9
 8008794:	080087a3 	.word	0x080087a3
 8008798:	080087af 	.word	0x080087af
 800879c:	2301      	movs	r3, #1
 800879e:	76fb      	strb	r3, [r7, #27]
 80087a0:	e096      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80087a2:	2302      	movs	r3, #2
 80087a4:	76fb      	strb	r3, [r7, #27]
 80087a6:	e093      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80087a8:	2304      	movs	r3, #4
 80087aa:	76fb      	strb	r3, [r7, #27]
 80087ac:	e090      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80087ae:	2308      	movs	r3, #8
 80087b0:	76fb      	strb	r3, [r7, #27]
 80087b2:	e08d      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80087b4:	2310      	movs	r3, #16
 80087b6:	76fb      	strb	r3, [r7, #27]
 80087b8:	e08a      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a85      	ldr	r2, [pc, #532]	; (80089d4 <UART_SetConfig+0x2e4>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d132      	bne.n	800882a <UART_SetConfig+0x13a>
 80087c4:	4b82      	ldr	r3, [pc, #520]	; (80089d0 <UART_SetConfig+0x2e0>)
 80087c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ca:	f003 030c 	and.w	r3, r3, #12
 80087ce:	2b0c      	cmp	r3, #12
 80087d0:	d828      	bhi.n	8008824 <UART_SetConfig+0x134>
 80087d2:	a201      	add	r2, pc, #4	; (adr r2, 80087d8 <UART_SetConfig+0xe8>)
 80087d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d8:	0800880d 	.word	0x0800880d
 80087dc:	08008825 	.word	0x08008825
 80087e0:	08008825 	.word	0x08008825
 80087e4:	08008825 	.word	0x08008825
 80087e8:	08008819 	.word	0x08008819
 80087ec:	08008825 	.word	0x08008825
 80087f0:	08008825 	.word	0x08008825
 80087f4:	08008825 	.word	0x08008825
 80087f8:	08008813 	.word	0x08008813
 80087fc:	08008825 	.word	0x08008825
 8008800:	08008825 	.word	0x08008825
 8008804:	08008825 	.word	0x08008825
 8008808:	0800881f 	.word	0x0800881f
 800880c:	2300      	movs	r3, #0
 800880e:	76fb      	strb	r3, [r7, #27]
 8008810:	e05e      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008812:	2302      	movs	r3, #2
 8008814:	76fb      	strb	r3, [r7, #27]
 8008816:	e05b      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008818:	2304      	movs	r3, #4
 800881a:	76fb      	strb	r3, [r7, #27]
 800881c:	e058      	b.n	80088d0 <UART_SetConfig+0x1e0>
 800881e:	2308      	movs	r3, #8
 8008820:	76fb      	strb	r3, [r7, #27]
 8008822:	e055      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008824:	2310      	movs	r3, #16
 8008826:	76fb      	strb	r3, [r7, #27]
 8008828:	e052      	b.n	80088d0 <UART_SetConfig+0x1e0>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a6a      	ldr	r2, [pc, #424]	; (80089d8 <UART_SetConfig+0x2e8>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d120      	bne.n	8008876 <UART_SetConfig+0x186>
 8008834:	4b66      	ldr	r3, [pc, #408]	; (80089d0 <UART_SetConfig+0x2e0>)
 8008836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800883a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800883e:	2b30      	cmp	r3, #48	; 0x30
 8008840:	d013      	beq.n	800886a <UART_SetConfig+0x17a>
 8008842:	2b30      	cmp	r3, #48	; 0x30
 8008844:	d814      	bhi.n	8008870 <UART_SetConfig+0x180>
 8008846:	2b20      	cmp	r3, #32
 8008848:	d009      	beq.n	800885e <UART_SetConfig+0x16e>
 800884a:	2b20      	cmp	r3, #32
 800884c:	d810      	bhi.n	8008870 <UART_SetConfig+0x180>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d002      	beq.n	8008858 <UART_SetConfig+0x168>
 8008852:	2b10      	cmp	r3, #16
 8008854:	d006      	beq.n	8008864 <UART_SetConfig+0x174>
 8008856:	e00b      	b.n	8008870 <UART_SetConfig+0x180>
 8008858:	2300      	movs	r3, #0
 800885a:	76fb      	strb	r3, [r7, #27]
 800885c:	e038      	b.n	80088d0 <UART_SetConfig+0x1e0>
 800885e:	2302      	movs	r3, #2
 8008860:	76fb      	strb	r3, [r7, #27]
 8008862:	e035      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008864:	2304      	movs	r3, #4
 8008866:	76fb      	strb	r3, [r7, #27]
 8008868:	e032      	b.n	80088d0 <UART_SetConfig+0x1e0>
 800886a:	2308      	movs	r3, #8
 800886c:	76fb      	strb	r3, [r7, #27]
 800886e:	e02f      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008870:	2310      	movs	r3, #16
 8008872:	76fb      	strb	r3, [r7, #27]
 8008874:	e02c      	b.n	80088d0 <UART_SetConfig+0x1e0>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a53      	ldr	r2, [pc, #332]	; (80089c8 <UART_SetConfig+0x2d8>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d125      	bne.n	80088cc <UART_SetConfig+0x1dc>
 8008880:	4b53      	ldr	r3, [pc, #332]	; (80089d0 <UART_SetConfig+0x2e0>)
 8008882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008886:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800888a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800888e:	d017      	beq.n	80088c0 <UART_SetConfig+0x1d0>
 8008890:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008894:	d817      	bhi.n	80088c6 <UART_SetConfig+0x1d6>
 8008896:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800889a:	d00b      	beq.n	80088b4 <UART_SetConfig+0x1c4>
 800889c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088a0:	d811      	bhi.n	80088c6 <UART_SetConfig+0x1d6>
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d003      	beq.n	80088ae <UART_SetConfig+0x1be>
 80088a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088aa:	d006      	beq.n	80088ba <UART_SetConfig+0x1ca>
 80088ac:	e00b      	b.n	80088c6 <UART_SetConfig+0x1d6>
 80088ae:	2300      	movs	r3, #0
 80088b0:	76fb      	strb	r3, [r7, #27]
 80088b2:	e00d      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80088b4:	2302      	movs	r3, #2
 80088b6:	76fb      	strb	r3, [r7, #27]
 80088b8:	e00a      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80088ba:	2304      	movs	r3, #4
 80088bc:	76fb      	strb	r3, [r7, #27]
 80088be:	e007      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80088c0:	2308      	movs	r3, #8
 80088c2:	76fb      	strb	r3, [r7, #27]
 80088c4:	e004      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80088c6:	2310      	movs	r3, #16
 80088c8:	76fb      	strb	r3, [r7, #27]
 80088ca:	e001      	b.n	80088d0 <UART_SetConfig+0x1e0>
 80088cc:	2310      	movs	r3, #16
 80088ce:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a3c      	ldr	r2, [pc, #240]	; (80089c8 <UART_SetConfig+0x2d8>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	f040 8082 	bne.w	80089e0 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80088dc:	7efb      	ldrb	r3, [r7, #27]
 80088de:	2b08      	cmp	r3, #8
 80088e0:	d823      	bhi.n	800892a <UART_SetConfig+0x23a>
 80088e2:	a201      	add	r2, pc, #4	; (adr r2, 80088e8 <UART_SetConfig+0x1f8>)
 80088e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e8:	0800890d 	.word	0x0800890d
 80088ec:	0800892b 	.word	0x0800892b
 80088f0:	08008915 	.word	0x08008915
 80088f4:	0800892b 	.word	0x0800892b
 80088f8:	0800891b 	.word	0x0800891b
 80088fc:	0800892b 	.word	0x0800892b
 8008900:	0800892b 	.word	0x0800892b
 8008904:	0800892b 	.word	0x0800892b
 8008908:	08008923 	.word	0x08008923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800890c:	f7fe f9a4 	bl	8006c58 <HAL_RCC_GetPCLK1Freq>
 8008910:	6178      	str	r0, [r7, #20]
        break;
 8008912:	e00f      	b.n	8008934 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008914:	4b31      	ldr	r3, [pc, #196]	; (80089dc <UART_SetConfig+0x2ec>)
 8008916:	617b      	str	r3, [r7, #20]
        break;
 8008918:	e00c      	b.n	8008934 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800891a:	f7fe f905 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 800891e:	6178      	str	r0, [r7, #20]
        break;
 8008920:	e008      	b.n	8008934 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008926:	617b      	str	r3, [r7, #20]
        break;
 8008928:	e004      	b.n	8008934 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 800892a:	2300      	movs	r3, #0
 800892c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	76bb      	strb	r3, [r7, #26]
        break;
 8008932:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2b00      	cmp	r3, #0
 8008938:	f000 8100 	beq.w	8008b3c <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685a      	ldr	r2, [r3, #4]
 8008940:	4613      	mov	r3, r2
 8008942:	005b      	lsls	r3, r3, #1
 8008944:	4413      	add	r3, r2
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	429a      	cmp	r2, r3
 800894a:	d305      	bcc.n	8008958 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	429a      	cmp	r2, r3
 8008956:	d902      	bls.n	800895e <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	76bb      	strb	r3, [r7, #26]
 800895c:	e0ee      	b.n	8008b3c <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	4618      	mov	r0, r3
 8008962:	f04f 0100 	mov.w	r1, #0
 8008966:	f04f 0200 	mov.w	r2, #0
 800896a:	f04f 0300 	mov.w	r3, #0
 800896e:	020b      	lsls	r3, r1, #8
 8008970:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008974:	0202      	lsls	r2, r0, #8
 8008976:	6879      	ldr	r1, [r7, #4]
 8008978:	6849      	ldr	r1, [r1, #4]
 800897a:	0849      	lsrs	r1, r1, #1
 800897c:	4608      	mov	r0, r1
 800897e:	f04f 0100 	mov.w	r1, #0
 8008982:	1814      	adds	r4, r2, r0
 8008984:	eb43 0501 	adc.w	r5, r3, r1
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	461a      	mov	r2, r3
 800898e:	f04f 0300 	mov.w	r3, #0
 8008992:	4620      	mov	r0, r4
 8008994:	4629      	mov	r1, r5
 8008996:	f7f7 fc19 	bl	80001cc <__aeabi_uldivmod>
 800899a:	4602      	mov	r2, r0
 800899c:	460b      	mov	r3, r1
 800899e:	4613      	mov	r3, r2
 80089a0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089a8:	d308      	bcc.n	80089bc <UART_SetConfig+0x2cc>
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089b0:	d204      	bcs.n	80089bc <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	60da      	str	r2, [r3, #12]
 80089ba:	e0bf      	b.n	8008b3c <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	76bb      	strb	r3, [r7, #26]
 80089c0:	e0bc      	b.n	8008b3c <UART_SetConfig+0x44c>
 80089c2:	bf00      	nop
 80089c4:	efff69f3 	.word	0xefff69f3
 80089c8:	40008000 	.word	0x40008000
 80089cc:	40013800 	.word	0x40013800
 80089d0:	40021000 	.word	0x40021000
 80089d4:	40004400 	.word	0x40004400
 80089d8:	40004800 	.word	0x40004800
 80089dc:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	69db      	ldr	r3, [r3, #28]
 80089e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e8:	d15c      	bne.n	8008aa4 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 80089ea:	7efb      	ldrb	r3, [r7, #27]
 80089ec:	2b08      	cmp	r3, #8
 80089ee:	d828      	bhi.n	8008a42 <UART_SetConfig+0x352>
 80089f0:	a201      	add	r2, pc, #4	; (adr r2, 80089f8 <UART_SetConfig+0x308>)
 80089f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f6:	bf00      	nop
 80089f8:	08008a1d 	.word	0x08008a1d
 80089fc:	08008a25 	.word	0x08008a25
 8008a00:	08008a2d 	.word	0x08008a2d
 8008a04:	08008a43 	.word	0x08008a43
 8008a08:	08008a33 	.word	0x08008a33
 8008a0c:	08008a43 	.word	0x08008a43
 8008a10:	08008a43 	.word	0x08008a43
 8008a14:	08008a43 	.word	0x08008a43
 8008a18:	08008a3b 	.word	0x08008a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a1c:	f7fe f91c 	bl	8006c58 <HAL_RCC_GetPCLK1Freq>
 8008a20:	6178      	str	r0, [r7, #20]
        break;
 8008a22:	e013      	b.n	8008a4c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a24:	f7fe f92e 	bl	8006c84 <HAL_RCC_GetPCLK2Freq>
 8008a28:	6178      	str	r0, [r7, #20]
        break;
 8008a2a:	e00f      	b.n	8008a4c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a2c:	4b49      	ldr	r3, [pc, #292]	; (8008b54 <UART_SetConfig+0x464>)
 8008a2e:	617b      	str	r3, [r7, #20]
        break;
 8008a30:	e00c      	b.n	8008a4c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a32:	f7fe f879 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 8008a36:	6178      	str	r0, [r7, #20]
        break;
 8008a38:	e008      	b.n	8008a4c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a3e:	617b      	str	r3, [r7, #20]
        break;
 8008a40:	e004      	b.n	8008a4c <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8008a42:	2300      	movs	r3, #0
 8008a44:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	76bb      	strb	r3, [r7, #26]
        break;
 8008a4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d074      	beq.n	8008b3c <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	005a      	lsls	r2, r3, #1
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	085b      	lsrs	r3, r3, #1
 8008a5c:	441a      	add	r2, r3
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	2b0f      	cmp	r3, #15
 8008a6e:	d916      	bls.n	8008a9e <UART_SetConfig+0x3ae>
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a76:	d212      	bcs.n	8008a9e <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	f023 030f 	bic.w	r3, r3, #15
 8008a80:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	085b      	lsrs	r3, r3, #1
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	f003 0307 	and.w	r3, r3, #7
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	89fb      	ldrh	r3, [r7, #14]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	89fa      	ldrh	r2, [r7, #14]
 8008a9a:	60da      	str	r2, [r3, #12]
 8008a9c:	e04e      	b.n	8008b3c <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	76bb      	strb	r3, [r7, #26]
 8008aa2:	e04b      	b.n	8008b3c <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008aa4:	7efb      	ldrb	r3, [r7, #27]
 8008aa6:	2b08      	cmp	r3, #8
 8008aa8:	d827      	bhi.n	8008afa <UART_SetConfig+0x40a>
 8008aaa:	a201      	add	r2, pc, #4	; (adr r2, 8008ab0 <UART_SetConfig+0x3c0>)
 8008aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab0:	08008ad5 	.word	0x08008ad5
 8008ab4:	08008add 	.word	0x08008add
 8008ab8:	08008ae5 	.word	0x08008ae5
 8008abc:	08008afb 	.word	0x08008afb
 8008ac0:	08008aeb 	.word	0x08008aeb
 8008ac4:	08008afb 	.word	0x08008afb
 8008ac8:	08008afb 	.word	0x08008afb
 8008acc:	08008afb 	.word	0x08008afb
 8008ad0:	08008af3 	.word	0x08008af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ad4:	f7fe f8c0 	bl	8006c58 <HAL_RCC_GetPCLK1Freq>
 8008ad8:	6178      	str	r0, [r7, #20]
        break;
 8008ada:	e013      	b.n	8008b04 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008adc:	f7fe f8d2 	bl	8006c84 <HAL_RCC_GetPCLK2Freq>
 8008ae0:	6178      	str	r0, [r7, #20]
        break;
 8008ae2:	e00f      	b.n	8008b04 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ae4:	4b1b      	ldr	r3, [pc, #108]	; (8008b54 <UART_SetConfig+0x464>)
 8008ae6:	617b      	str	r3, [r7, #20]
        break;
 8008ae8:	e00c      	b.n	8008b04 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aea:	f7fe f81d 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 8008aee:	6178      	str	r0, [r7, #20]
        break;
 8008af0:	e008      	b.n	8008b04 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008af6:	617b      	str	r3, [r7, #20]
        break;
 8008af8:	e004      	b.n	8008b04 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8008afa:	2300      	movs	r3, #0
 8008afc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	76bb      	strb	r3, [r7, #26]
        break;
 8008b02:	bf00      	nop
    }

    if (pclk != 0U)
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d018      	beq.n	8008b3c <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	085a      	lsrs	r2, r3, #1
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	441a      	add	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	2b0f      	cmp	r3, #15
 8008b24:	d908      	bls.n	8008b38 <UART_SetConfig+0x448>
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b2c:	d204      	bcs.n	8008b38 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	60da      	str	r2, [r3, #12]
 8008b36:	e001      	b.n	8008b3c <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008b48:	7ebb      	ldrb	r3, [r7, #26]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3720      	adds	r7, #32
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bdb0      	pop	{r4, r5, r7, pc}
 8008b52:	bf00      	nop
 8008b54:	00f42400 	.word	0x00f42400

08008b58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b64:	f003 0301 	and.w	r3, r3, #1
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00a      	beq.n	8008b82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b86:	f003 0302 	and.w	r3, r3, #2
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00a      	beq.n	8008ba4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba8:	f003 0304 	and.w	r3, r3, #4
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00a      	beq.n	8008bc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	430a      	orrs	r2, r1
 8008bc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bca:	f003 0308 	and.w	r3, r3, #8
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00a      	beq.n	8008be8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	430a      	orrs	r2, r1
 8008be6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	f003 0310 	and.w	r3, r3, #16
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d00a      	beq.n	8008c0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	430a      	orrs	r2, r1
 8008c08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0e:	f003 0320 	and.w	r3, r3, #32
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00a      	beq.n	8008c2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	689b      	ldr	r3, [r3, #8]
 8008c1c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	430a      	orrs	r2, r1
 8008c2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d01a      	beq.n	8008c6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c56:	d10a      	bne.n	8008c6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	430a      	orrs	r2, r1
 8008c6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00a      	beq.n	8008c90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	430a      	orrs	r2, r1
 8008c8e:	605a      	str	r2, [r3, #4]
  }
}
 8008c90:	bf00      	nop
 8008c92:	370c      	adds	r7, #12
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b086      	sub	sp, #24
 8008ca0:	af02      	add	r7, sp, #8
 8008ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cac:	f7f9 fca4 	bl	80025f8 <HAL_GetTick>
 8008cb0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 0308 	and.w	r3, r3, #8
 8008cbc:	2b08      	cmp	r3, #8
 8008cbe:	d10e      	bne.n	8008cde <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cc0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f82d 	bl	8008d2e <UART_WaitOnFlagUntilTimeout>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d001      	beq.n	8008cde <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e023      	b.n	8008d26 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b04      	cmp	r3, #4
 8008cea:	d10e      	bne.n	8008d0a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f817 	bl	8008d2e <UART_WaitOnFlagUntilTimeout>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d001      	beq.n	8008d0a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d06:	2303      	movs	r3, #3
 8008d08:	e00d      	b.n	8008d26 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2220      	movs	r2, #32
 8008d0e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2220      	movs	r2, #32
 8008d14:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b084      	sub	sp, #16
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	60f8      	str	r0, [r7, #12]
 8008d36:	60b9      	str	r1, [r7, #8]
 8008d38:	603b      	str	r3, [r7, #0]
 8008d3a:	4613      	mov	r3, r2
 8008d3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d3e:	e05e      	b.n	8008dfe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d46:	d05a      	beq.n	8008dfe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d48:	f7f9 fc56 	bl	80025f8 <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d302      	bcc.n	8008d5e <UART_WaitOnFlagUntilTimeout+0x30>
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d11b      	bne.n	8008d96 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d6c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f022 0201 	bic.w	r2, r2, #1
 8008d7c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2220      	movs	r2, #32
 8008d82:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2220      	movs	r2, #32
 8008d88:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008d92:	2303      	movs	r3, #3
 8008d94:	e043      	b.n	8008e1e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d02c      	beq.n	8008dfe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008db2:	d124      	bne.n	8008dfe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008dbc:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008dcc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	689a      	ldr	r2, [r3, #8]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f022 0201 	bic.w	r2, r2, #1
 8008ddc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2220      	movs	r2, #32
 8008de2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2220      	movs	r2, #32
 8008de8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2220      	movs	r2, #32
 8008dee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e00f      	b.n	8008e1e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	69da      	ldr	r2, [r3, #28]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	4013      	ands	r3, r2
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	bf0c      	ite	eq
 8008e0e:	2301      	moveq	r3, #1
 8008e10:	2300      	movne	r3, #0
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	461a      	mov	r2, r3
 8008e16:	79fb      	ldrb	r3, [r7, #7]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d091      	beq.n	8008d40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
	...

08008e28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	4613      	mov	r3, r2
 8008e34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	88fa      	ldrh	r2, [r7, #6]
 8008e40:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2200      	movs	r2, #0
 8008e48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2222      	movs	r2, #34	; 0x22
 8008e50:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d02b      	beq.n	8008eb2 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e5e:	4a25      	ldr	r2, [pc, #148]	; (8008ef4 <UART_Start_Receive_DMA+0xcc>)
 8008e60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e66:	4a24      	ldr	r2, [pc, #144]	; (8008ef8 <UART_Start_Receive_DMA+0xd0>)
 8008e68:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e6e:	4a23      	ldr	r2, [pc, #140]	; (8008efc <UART_Start_Receive_DMA+0xd4>)
 8008e70:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e76:	2200      	movs	r2, #0
 8008e78:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3324      	adds	r3, #36	; 0x24
 8008e84:	4619      	mov	r1, r3
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	88fb      	ldrh	r3, [r7, #6]
 8008e8e:	f7fb fe13 	bl	8004ab8 <HAL_DMA_Start_IT>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00c      	beq.n	8008eb2 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2210      	movs	r2, #16
 8008e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e01c      	b.n	8008eec <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ec8:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689a      	ldr	r2, [r3, #8]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f042 0201 	orr.w	r2, r2, #1
 8008ed8:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	689a      	ldr	r2, [r3, #8]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ee8:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3710      	adds	r7, #16
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	08008f89 	.word	0x08008f89
 8008ef8:	08009021 	.word	0x08009021
 8008efc:	08009059 	.word	0x08009059

08008f00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008f16:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2220      	movs	r2, #32
 8008f1c:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008f1e:	bf00      	nop
 8008f20:	370c      	adds	r7, #12
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b083      	sub	sp, #12
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008f40:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	689a      	ldr	r2, [r3, #8]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 0201 	bic.w	r2, r2, #1
 8008f50:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d107      	bne.n	8008f6a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f022 0210 	bic.w	r2, r2, #16
 8008f68:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2220      	movs	r2, #32
 8008f6e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f94:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f003 0320 	and.w	r3, r3, #32
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d12a      	bne.n	8008ffa <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fba:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f022 0201 	bic.w	r2, r2, #1
 8008fca:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	689a      	ldr	r2, [r3, #8]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fda:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d107      	bne.n	8008ffa <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f022 0210 	bic.w	r2, r2, #16
 8008ff8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d107      	bne.n	8009012 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009008:	4619      	mov	r1, r3
 800900a:	68f8      	ldr	r0, [r7, #12]
 800900c:	f7ff fb64 	bl	80086d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009010:	e002      	b.n	8009018 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8009012:	68f8      	ldr	r0, [r7, #12]
 8009014:	f7ff fb42 	bl	800869c <HAL_UART_RxCpltCallback>
}
 8009018:	bf00      	nop
 800901a:	3710      	adds	r7, #16
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800902c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009032:	2b01      	cmp	r3, #1
 8009034:	d109      	bne.n	800904a <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800903c:	085b      	lsrs	r3, r3, #1
 800903e:	b29b      	uxth	r3, r3
 8009040:	4619      	mov	r1, r3
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f7ff fb48 	bl	80086d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009048:	e002      	b.n	8009050 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f7ff fb30 	bl	80086b0 <HAL_UART_RxHalfCpltCallback>
}
 8009050:	bf00      	nop
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b086      	sub	sp, #24
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009064:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800906a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009070:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800907c:	2b80      	cmp	r3, #128	; 0x80
 800907e:	d109      	bne.n	8009094 <UART_DMAError+0x3c>
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	2b21      	cmp	r3, #33	; 0x21
 8009084:	d106      	bne.n	8009094 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800908e:	6978      	ldr	r0, [r7, #20]
 8009090:	f7ff ff36 	bl	8008f00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800909e:	2b40      	cmp	r3, #64	; 0x40
 80090a0:	d109      	bne.n	80090b6 <UART_DMAError+0x5e>
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2b22      	cmp	r3, #34	; 0x22
 80090a6:	d106      	bne.n	80090b6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80090b0:	6978      	ldr	r0, [r7, #20]
 80090b2:	f7ff ff3a 	bl	8008f2a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80090bc:	f043 0210 	orr.w	r2, r3, #16
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090c6:	6978      	ldr	r0, [r7, #20]
 80090c8:	f7ff fafc 	bl	80086c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090cc:	bf00      	nop
 80090ce:	3718      	adds	r7, #24
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <__libc_init_array>:
 80090d4:	b570      	push	{r4, r5, r6, lr}
 80090d6:	4d0d      	ldr	r5, [pc, #52]	; (800910c <__libc_init_array+0x38>)
 80090d8:	4c0d      	ldr	r4, [pc, #52]	; (8009110 <__libc_init_array+0x3c>)
 80090da:	1b64      	subs	r4, r4, r5
 80090dc:	10a4      	asrs	r4, r4, #2
 80090de:	2600      	movs	r6, #0
 80090e0:	42a6      	cmp	r6, r4
 80090e2:	d109      	bne.n	80090f8 <__libc_init_array+0x24>
 80090e4:	4d0b      	ldr	r5, [pc, #44]	; (8009114 <__libc_init_array+0x40>)
 80090e6:	4c0c      	ldr	r4, [pc, #48]	; (8009118 <__libc_init_array+0x44>)
 80090e8:	f000 f820 	bl	800912c <_init>
 80090ec:	1b64      	subs	r4, r4, r5
 80090ee:	10a4      	asrs	r4, r4, #2
 80090f0:	2600      	movs	r6, #0
 80090f2:	42a6      	cmp	r6, r4
 80090f4:	d105      	bne.n	8009102 <__libc_init_array+0x2e>
 80090f6:	bd70      	pop	{r4, r5, r6, pc}
 80090f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80090fc:	4798      	blx	r3
 80090fe:	3601      	adds	r6, #1
 8009100:	e7ee      	b.n	80090e0 <__libc_init_array+0xc>
 8009102:	f855 3b04 	ldr.w	r3, [r5], #4
 8009106:	4798      	blx	r3
 8009108:	3601      	adds	r6, #1
 800910a:	e7f2      	b.n	80090f2 <__libc_init_array+0x1e>
 800910c:	080091b0 	.word	0x080091b0
 8009110:	080091b0 	.word	0x080091b0
 8009114:	080091b0 	.word	0x080091b0
 8009118:	080091b4 	.word	0x080091b4

0800911c <memset>:
 800911c:	4402      	add	r2, r0
 800911e:	4603      	mov	r3, r0
 8009120:	4293      	cmp	r3, r2
 8009122:	d100      	bne.n	8009126 <memset+0xa>
 8009124:	4770      	bx	lr
 8009126:	f803 1b01 	strb.w	r1, [r3], #1
 800912a:	e7f9      	b.n	8009120 <memset+0x4>

0800912c <_init>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	bf00      	nop
 8009130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009132:	bc08      	pop	{r3}
 8009134:	469e      	mov	lr, r3
 8009136:	4770      	bx	lr

08009138 <_fini>:
 8009138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913a:	bf00      	nop
 800913c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800913e:	bc08      	pop	{r3}
 8009140:	469e      	mov	lr, r3
 8009142:	4770      	bx	lr
