Decomposition Result:[
    {
        "id": "1",
        "content": "Define the module TopModule with input ports clk, areset, load, ena, and data[3:0], and output port q[3:0].",
        "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified. - input  clk - input  areset - input  load - input  ena - input  data (4 bits) - output q (4 bits)",
        "implementation": "module TopModule (\n    input clk,\n    input areset,\n    input load,\n    input ena,\n    input [3:0] data,\n    output reg [3:0] q\n);\n\nalways @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 4'b0000;\n    end else if (load) begin\n        q <= data;\n    end else if (ena) begin\n        q <= {1'b0, q[3:1]};\n    end\nend\n\nendmodule"
    },
    {
        "id": "2",
        "content": "Implement the asynchronous reset logic to set the shift register q to zero when areset is high.",
        "source": "(1) areset: Resets shift register to zero.",
        "implementation": "always @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 4'b0000;\n    end else begin\n        // Other logic will be implemented here\n    end\nend"
    },
    {
        "id": "3",
        "content": "Implement the load logic to load the shift register q with data[3:0] when load is high, giving it higher priority over ena.",
        "source": "(2) load: Loads shift register with data[3:0] instead of shifting. (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority.",
        "implementation": "always @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 4'b0000;\n    end else if (load) begin\n        q <= data;\n    end else if (ena) begin\n        q <= {1'b0, q[3:1]};\n    end\nend"
    },
    {
        "id": "4",
        "content": "Implement the enable logic to shift the shift register q to the right when ena is high, with q[3] becoming zero.",
        "source": "(3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears).",
        "implementation": "always @(posedge clk) begin\n    if (ena) begin\n        q <= {1'b0, q[3:1]}; // Shift right, q[3] becomes zero\n    end\nend"
    }
]

Modified Base Query:


I would like you to implement a module named TopModule with the following
interface. All input and output ports are one bit unless otherwise
specified.

 - input  clk
 - input  areset
 - input  load
 - input  ena
 - input  data (4 bits)
 - output q (4 bits)

The module should implement a 4-bit shift register (right shift), with
asynchronous positive edge triggered areset, synchronous active high
signals load, and enable.

  (1) areset: Resets shift register to zero.

  (2) load: Loads shift register with data[3:0] instead of shifting.

  (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and
       disappears).

  (4) q: The contents of the shift register. If both the load and ena
       inputs are asserted (1), the load input has higher priority.

Assume all sequential logic is triggered on the positive edge of the
clock.

